Analysis & Synthesis report for sdram
Fri Feb 25 13:08:37 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_next
 11. State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_state
 12. State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_next
 13. State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_state
 14. State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|DRsize
 15. State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|s_serial_transfer
 16. State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0
 24. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2|DE10_LITE_Qsys_altpll_0_dffpipe_l2c:dffpipe3
 25. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_a_module:DE10_LITE_Qsys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 26. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_b_module:DE10_LITE_Qsys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 27. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 28. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 29. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 30. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 31. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 32. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 33. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 34. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 35. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram
 36. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux:cmd_demux
 37. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 38. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux
 39. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_001
 40. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_002
 41. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 42. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004
 43. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_005
 44. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_006
 45. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_007
 46. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_008
 47. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_009
 48. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_010
 49. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_011
 50. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_012
 51. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_013
 52. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_014
 53. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_015
 54. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 55. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 56. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller
 59. Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 60. Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 61. Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 63. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi
 64. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller
 65. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller
 66. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator
 67. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_a_module:DE10_LITE_Qsys_cpu_cpu_register_bank_a
 68. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_a_module:DE10_LITE_Qsys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram
 69. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_b_module:DE10_LITE_Qsys_cpu_cpu_register_bank_b
 70. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_b_module:DE10_LITE_Qsys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram
 71. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 72. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram
 73. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 74. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 75. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 76. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 77. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 78. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_LITE_Qsys_cpu_cpu_debug_slave_phy
 79. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo
 80. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo
 81. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 82. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 83. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator
 84. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 85. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 86. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 87. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
 88. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
 89. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 90. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 91. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator
 92. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator
 93. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator
 94. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator
 95. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator
 96. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator
 97. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator
 98. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator
 99. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
100. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
101. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent
102. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor
103. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo
104. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
105. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
106. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
107. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
108. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
111. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
114. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo
117. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
118. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
121. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
124. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
125. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
126. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
127. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent
128. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent
131. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent
134. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent
137. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent
140. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent
143. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent
146. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent
149. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router|DE10_LITE_Qsys_mm_interconnect_0_router_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001|DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_003|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_004|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_005:router_005|DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_006|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_007|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_008:router_008|DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_009|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_010|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_011|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_012|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_013|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_014|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_015|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_016|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_017|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter
170. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
171. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
172. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
173. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
174. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
175. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb
176. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
177. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
178. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
179. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
180. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
181. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter
182. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
183. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
184. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
185. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter
186. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
187. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
188. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
189. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
190. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
191. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
192. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
193. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
194. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
195. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
196. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
197. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
198. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003
199. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004
200. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005
201. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006
202. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007
203. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008
204. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009
205. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010
206. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011
207. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012
208. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_013
209. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_014
210. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_015
211. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller
212. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
213. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
214. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001
215. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
216. Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
217. altsyncram Parameter Settings by Entity Instance
218. scfifo Parameter Settings by Entity Instance
219. Port Connectivity Checks: "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
220. Port Connectivity Checks: "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001"
221. Port Connectivity Checks: "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
222. Port Connectivity Checks: "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller"
223. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
224. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
225. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
226. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter"
227. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
228. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
229. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
230. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"
231. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
232. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
233. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
234. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_008:router_008|DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode:the_default_decode"
235. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_005:router_005|DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode:the_default_decode"
236. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_003|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode"
237. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode"
238. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001|DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
239. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router|DE10_LITE_Qsys_mm_interconnect_0_router_default_decode:the_default_decode"
240. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo"
241. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent"
242. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo"
243. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent"
244. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo"
245. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent"
246. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo"
247. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent"
248. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo"
249. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent"
250. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo"
251. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent"
252. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo"
253. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent"
254. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo"
255. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent"
256. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
257. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
258. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
259. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
260. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
261. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
262. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
263. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo"
264. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo"
265. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent"
266. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
267. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
268. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
269. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
270. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
271. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
272. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo"
273. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent"
274. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
275. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
276. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator"
277. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator"
278. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator"
279. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator"
280. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator"
281. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator"
282. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator"
283. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator"
284. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
285. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
286. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
287. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
288. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
289. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
290. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
291. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator"
292. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
293. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
294. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|DE10_LITE_Qsys_sdram_input_efifo_module:the_DE10_LITE_Qsys_sdram_input_efifo_module"
295. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic"
296. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart"
297. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_LITE_Qsys_cpu_cpu_debug_slave_phy"
298. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
299. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
300. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_pib:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_pib"
301. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo|DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo_wrptr_inc"
302. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_dtrace|DE10_LITE_Qsys_cpu_cpu_nios2_oci_td_mode:DE10_LITE_Qsys_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
303. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_itrace:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_itrace"
304. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk"
305. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_xbrk"
306. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug"
307. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci"
308. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_test_bench:the_DE10_LITE_Qsys_cpu_cpu_test_bench"
309. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu"
310. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1"
311. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0"
312. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"
313. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"
314. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer"
315. Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"
316. Port Connectivity Checks: "DE10_LITE_Qsys:u0"
317. Post-Synthesis Netlist Statistics for Top Partition
318. Elapsed Time Per Partition
319. Analysis & Synthesis Messages
320. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 25 13:08:37 2022       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; sdram                                       ;
; Top-level Entity Name              ; DE10_LITE_SDRAM_Nios_Test                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,396                                       ;
;     Total combinational functions  ; 2,832                                       ;
;     Dedicated logic registers      ; 2,001                                       ;
; Total registers                    ; 2001                                        ;
; Total pins                         ; 187                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 11,264                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                     ;
+------------------------------------------------------------------+---------------------------+--------------------+
; Option                                                           ; Setting                   ; Default Value      ;
+------------------------------------------------------------------+---------------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES          ;                    ;
; Top-level entity name                                            ; DE10_LITE_SDRAM_Nios_Test ; sdram              ;
; Family name                                                      ; MAX 10 FPGA               ; Cyclone V          ;
; Use smart compilation                                            ; Off                       ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                        ; On                 ;
; Enable compact report table                                      ; Off                       ; Off                ;
; Restructure Multiplexers                                         ; Auto                      ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                       ; Off                ;
; Preserve fewer node names                                        ; On                        ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                    ; Enable             ;
; Verilog Version                                                  ; Verilog_2001              ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993                 ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                      ; Auto               ;
; Safe State Machine                                               ; Off                       ; Off                ;
; Extract Verilog State Machines                                   ; On                        ; On                 ;
; Extract VHDL State Machines                                      ; On                        ; On                 ;
; Ignore Verilog initial constructs                                ; Off                       ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                      ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                       ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                        ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                        ; On                 ;
; Parallel Synthesis                                               ; On                        ; On                 ;
; DSP Block Balancing                                              ; Auto                      ; Auto               ;
; NOT Gate Push-Back                                               ; On                        ; On                 ;
; Power-Up Don't Care                                              ; On                        ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                       ; Off                ;
; Remove Duplicate Registers                                       ; On                        ; On                 ;
; Ignore CARRY Buffers                                             ; Off                       ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                       ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                       ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                       ; Off                ;
; Ignore LCELL Buffers                                             ; Off                       ; Off                ;
; Ignore SOFT Buffers                                              ; On                        ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                       ; Off                ;
; Optimization Technique                                           ; Balanced                  ; Balanced           ;
; Carry Chain Length                                               ; 70                        ; 70                 ;
; Auto Carry Chains                                                ; On                        ; On                 ;
; Auto Open-Drain Pins                                             ; On                        ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                       ; Off                ;
; Auto ROM Replacement                                             ; On                        ; On                 ;
; Auto RAM Replacement                                             ; On                        ; On                 ;
; Auto DSP Block Replacement                                       ; On                        ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                      ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                      ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                        ; On                 ;
; Strict RAM Replacement                                           ; Off                       ; Off                ;
; Allow Synchronous Control Signals                                ; On                        ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                       ; Off                ;
; Auto RAM Block Balancing                                         ; On                        ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                       ; Off                ;
; Auto Resource Sharing                                            ; Off                       ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                       ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                       ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                       ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                        ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                       ; Off                ;
; Timing-Driven Synthesis                                          ; On                        ; On                 ;
; Report Parameter Settings                                        ; On                        ; On                 ;
; Report Source Assignments                                        ; On                        ; On                 ;
; Report Connectivity Checks                                       ; On                        ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                       ; Off                ;
; Synchronization Register Chain Length                            ; 2                         ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation        ; Normal compilation ;
; HDL message level                                                ; Level2                    ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                       ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                      ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                      ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                       ; 100                ;
; Clock MUX Protection                                             ; On                        ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                       ; Off                ;
; Block Design Naming                                              ; Auto                      ; Auto               ;
; SDC constraint protection                                        ; Off                       ; Off                ;
; Synthesis Effort                                                 ; Auto                      ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                        ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                       ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                    ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                      ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                        ; On                 ;
+------------------------------------------------------------------+---------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; File Name with User-Entered Path                                                                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                ; Library        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/de10_lite_qsys.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/de10_lite_qsys.v                                                                     ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_accelerometer_spi.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_accelerometer_spi.v                                        ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v                                                 ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_buttons.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_buttons.v                                                  ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu.v                                                      ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v                                                  ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_debug_slave_sysclk.v                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_debug_slave_sysclk.v                               ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_debug_slave_tck.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_debug_slave_tck.v                                  ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_debug_slave_wrapper.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_debug_slave_wrapper.v                              ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_test_bench.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_test_bench.v                                       ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_hex0.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_hex0.v                                                     ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_irq_mapper.sv                                              ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v                                                ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_led.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_led.v                                                      ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v                                        ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter.v                      ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_001.v                  ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006.v                  ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux.sv                             ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux_001.sv                         ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux.sv                               ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux_003.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux_003.sv                           ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv                                ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv                            ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv                            ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_003.sv                            ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_005.sv                            ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv                            ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux.sv                             ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_004.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_004.sv                         ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux.sv                               ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux_001.sv                           ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v                                                    ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_switches.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_switches.v                                                 ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sysid_qsys_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sysid_qsys_0.v                                             ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_timer.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_timer.v                                                    ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_avalon_sc_fifo.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_avalon_sc_fifo.v                                                   ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_avalon_st_clock_crosser.v                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_avalon_st_clock_crosser.v                                          ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v                                ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv                                               ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter.sv                                            ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv                                     ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_uncompressor.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_uncompressor.sv                                       ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_master_agent.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_master_agent.sv                                             ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_master_translator.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_master_translator.sv                                        ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv                                              ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_translator.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_translator.sv                                         ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv                                            ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_reset_controller.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_reset_controller.v                                                 ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_reset_synchronizer.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_reset_synchronizer.v                                               ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_std_synchronizer_nocut.v                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_std_synchronizer_nocut.v                                           ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_auto_init.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_auto_init.v                                   ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v                              ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v                       ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v                        ; DE10_LITE_Qsys ;
; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_wrap_burst_converter.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/meder/nuttynios-hardware/db/ip/de10_lite_qsys/submodules/altera_wrap_burst_converter.sv                                            ; DE10_LITE_Qsys ;
; de10_lite_sdram_nios_test.v                                                                                                                 ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v                                                                               ;                ;
; altsyncram.tdf                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                       ;                ;
; stratix_ram_block.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                ;                ;
; lpm_mux.inc                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                          ;                ;
; lpm_decode.inc                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                       ;                ;
; aglobal180.inc                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                                       ;                ;
; a_rdenreg.inc                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                        ;                ;
; altrom.inc                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                                           ;                ;
; altram.inc                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                                           ;                ;
; altdpram.inc                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                                         ;                ;
; db/altsyncram_s0c1.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/meder/NuttyNios-Hardware/db/altsyncram_s0c1.tdf                                                                                    ;                ;
; altera_std_synchronizer.v                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                            ;                ;
; db/altsyncram_0n61.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/meder/NuttyNios-Hardware/db/altsyncram_0n61.tdf                                                                                    ;                ;
; sld_virtual_jtag_basic.v                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                             ;                ;
; sld_jtag_endpoint_adapter.vhd                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                        ;                ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                    ;                ;
; scfifo.tdf                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                                                           ;                ;
; a_regfifo.inc                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                        ;                ;
; a_dpfifo.inc                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                         ;                ;
; a_i2fifo.inc                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                         ;                ;
; a_fffifo.inc                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                         ;                ;
; a_f2fifo.inc                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                         ;                ;
; db/scfifo_9621.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/meder/NuttyNios-Hardware/db/scfifo_9621.tdf                                                                                        ;                ;
; db/a_dpfifo_bb01.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/meder/NuttyNios-Hardware/db/a_dpfifo_bb01.tdf                                                                                      ;                ;
; db/a_fefifo_7cf.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/meder/NuttyNios-Hardware/db/a_fefifo_7cf.tdf                                                                                       ;                ;
; db/cntr_337.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/meder/NuttyNios-Hardware/db/cntr_337.tdf                                                                                           ;                ;
; db/altsyncram_dtn1.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/meder/NuttyNios-Hardware/db/altsyncram_dtn1.tdf                                                                                    ;                ;
; db/cntr_n2b.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/meder/NuttyNios-Hardware/db/cntr_n2b.tdf                                                                                           ;                ;
; alt_jtag_atlantic.v                                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                  ;                ;
; sld_hub.vhd                                                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                          ; altera_sld     ;
; db/ip/sld8c825f5d/alt_sld_fab.v                                                                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/meder/NuttyNios-Hardware/db/ip/sld8c825f5d/alt_sld_fab.v                                                                           ; alt_sld_fab    ;
; db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab.v                                                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/meder/NuttyNios-Hardware/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab.v                                                    ; alt_sld_fab    ;
; db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/meder/NuttyNios-Hardware/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                             ; alt_sld_fab    ;
; db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/meder/NuttyNios-Hardware/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                          ; alt_sld_fab    ;
; db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                          ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/meder/NuttyNios-Hardware/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                        ; alt_sld_fab    ;
; db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/meder/NuttyNios-Hardware/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                          ; alt_sld_fab    ;
; sld_jtag_hub.vhd                                                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                     ;                ;
; sld_rom_sr.vhd                                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                       ;                ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,396                                                                                                       ;
;                                             ;                                                                                                             ;
; Total combinational functions               ; 2832                                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                                             ;
;     -- 4 input functions                    ; 1518                                                                                                        ;
;     -- 3 input functions                    ; 831                                                                                                         ;
;     -- <=2 input functions                  ; 483                                                                                                         ;
;                                             ;                                                                                                             ;
; Logic elements by mode                      ;                                                                                                             ;
;     -- normal mode                          ; 2663                                                                                                        ;
;     -- arithmetic mode                      ; 169                                                                                                         ;
;                                             ;                                                                                                             ;
; Total registers                             ; 2001                                                                                                        ;
;     -- Dedicated logic registers            ; 2001                                                                                                        ;
;     -- I/O registers                        ; 0                                                                                                           ;
;                                             ;                                                                                                             ;
; I/O pins                                    ; 187                                                                                                         ;
; Total memory bits                           ; 11264                                                                                                       ;
;                                             ;                                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                           ;
;                                             ;                                                                                                             ;
; Total PLLs                                  ; 1                                                                                                           ;
;     -- PLLs                                 ; 1                                                                                                           ;
;                                             ;                                                                                                             ;
; Maximum fan-out node                        ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 1907                                                                                                        ;
; Total fan-out                               ; 18325                                                                                                       ;
; Average fan-out                             ; 3.39                                                                                                        ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                       ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------+
; |DE10_LITE_SDRAM_Nios_Test                                                                                                              ; 2832 (0)            ; 2001 (0)                  ; 11264       ; 0          ; 0            ; 0       ; 0         ; 187  ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test                                                                                                                                                                                                                                                                                                                                                                                  ; DE10_LITE_SDRAM_Nios_Test                         ; work           ;
;    |DE10_LITE_Qsys:u0|                                                                                                                  ; 2684 (0)            ; 1916 (0)                  ; 11264       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0                                                                                                                                                                                                                                                                                                                                                                ; DE10_LITE_Qsys                                    ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|                                                                              ; 130 (46)            ; 108 (37)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi                                                                                                                                                                                                                                                                                                             ; DE10_LITE_Qsys_accelerometer_spi                  ; DE10_LITE_Qsys ;
;          |altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer|                                                                ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer                                                                                                                                                                                                                                               ; altera_up_accelerometer_spi_auto_init             ; DE10_LITE_Qsys ;
;          |altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|                                                              ; 8 (8)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller                                                                                                                                                                                                                                             ; altera_up_accelerometer_spi_auto_init_ctrl        ; DE10_LITE_Qsys ;
;          |altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|                                                      ; 63 (56)             ; 52 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                                     ; altera_up_accelerometer_spi_serial_bus_controller ; DE10_LITE_Qsys ;
;             |altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator|                                            ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                      ; altera_up_accelerometer_spi_slow_clock_generator  ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_altpll_0:altpll_0|                                                                                                ; 8 (7)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                               ; DE10_LITE_Qsys_altpll_0                           ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1|                                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1                                                                                                                                                                                                                                                                                       ; DE10_LITE_Qsys_altpll_0_altpll_3h92               ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2|                                                                                 ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                  ; DE10_LITE_Qsys_altpll_0_stdsync_sv6               ; DE10_LITE_Qsys ;
;             |DE10_LITE_Qsys_altpll_0_dffpipe_l2c:dffpipe3|                                                                              ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2|DE10_LITE_Qsys_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                     ; DE10_LITE_Qsys_altpll_0_dffpipe_l2c               ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_buttons:buttons|                                                                                                  ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons                                                                                                                                                                                                                                                                                                                                 ; DE10_LITE_Qsys_buttons                            ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_cpu:cpu|                                                                                                          ; 982 (0)             ; 592 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu                                                                                                                                                                                                                                                                                                                                         ; DE10_LITE_Qsys_cpu                                ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_cpu_cpu:cpu|                                                                                                   ; 982 (689)           ; 592 (322)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                              ; DE10_LITE_Qsys_cpu_cpu                            ; DE10_LITE_Qsys ;
;             |DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|                                                     ; 293 (37)            ; 270 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci                                                                                                                                                                                                                                        ; DE10_LITE_Qsys_cpu_cpu_nios2_oci                  ; DE10_LITE_Qsys ;
;                |DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|                              ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper                                                                                                                                              ; DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper        ; DE10_LITE_Qsys ;
;                   |DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|                             ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk                                                      ; DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk         ; DE10_LITE_Qsys ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                           ; work           ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                           ; work           ;
;                   |DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|                                   ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck                                                            ; DE10_LITE_Qsys_cpu_cpu_debug_slave_tck            ; DE10_LITE_Qsys ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                           ; work           ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                           ; work           ;
;                   |sld_virtual_jtag_basic:DE10_LITE_Qsys_cpu_cpu_debug_slave_phy|                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_LITE_Qsys_cpu_cpu_debug_slave_phy                                                                                ; sld_virtual_jtag_basic                            ; work           ;
;                |DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|                                    ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg                                                                                                                                                    ; DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg           ; DE10_LITE_Qsys ;
;                |DE10_LITE_Qsys_cpu_cpu_nios2_oci_break:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_break|                                      ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_break:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_break                                                                                                                                                      ; DE10_LITE_Qsys_cpu_cpu_nios2_oci_break            ; DE10_LITE_Qsys ;
;                |DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug|                                      ; 8 (8)               ; 8 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug                                                                                                                                                      ; DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug            ; DE10_LITE_Qsys ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                  ; altera_std_synchronizer                           ; work           ;
;                |DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|                                            ; 114 (114)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem                                                                                                                                                            ; DE10_LITE_Qsys_cpu_cpu_nios2_ocimem               ; DE10_LITE_Qsys ;
;                   |DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram|                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram                                                                           ; DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module       ; DE10_LITE_Qsys ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                        ; work           ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                   ; work           ;
;             |DE10_LITE_Qsys_cpu_cpu_register_bank_a_module:DE10_LITE_Qsys_cpu_cpu_register_bank_a|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_a_module:DE10_LITE_Qsys_cpu_cpu_register_bank_a                                                                                                                                                                                                                         ; DE10_LITE_Qsys_cpu_cpu_register_bank_a_module     ; DE10_LITE_Qsys ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_a_module:DE10_LITE_Qsys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                        ; work           ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_a_module:DE10_LITE_Qsys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                ; altsyncram_s0c1                                   ; work           ;
;             |DE10_LITE_Qsys_cpu_cpu_register_bank_b_module:DE10_LITE_Qsys_cpu_cpu_register_bank_b|                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_b_module:DE10_LITE_Qsys_cpu_cpu_register_bank_b                                                                                                                                                                                                                         ; DE10_LITE_Qsys_cpu_cpu_register_bank_b_module     ; DE10_LITE_Qsys ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_b_module:DE10_LITE_Qsys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                        ; work           ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_b_module:DE10_LITE_Qsys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                ; altsyncram_s0c1                                   ; work           ;
;       |DE10_LITE_Qsys_hex0:hex0|                                                                                                        ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_hex0:hex0                                                                                                                                                                                                                                                                                                                                       ; DE10_LITE_Qsys_hex0                               ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_hex0:hex1|                                                                                                        ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_hex0:hex1                                                                                                                                                                                                                                                                                                                                       ; DE10_LITE_Qsys_hex0                               ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_hex0:hex2|                                                                                                        ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_hex0:hex2                                                                                                                                                                                                                                                                                                                                       ; DE10_LITE_Qsys_hex0                               ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_hex0:hex3|                                                                                                        ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_hex0:hex3                                                                                                                                                                                                                                                                                                                                       ; DE10_LITE_Qsys_hex0                               ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_hex0:hex4|                                                                                                        ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_hex0:hex4                                                                                                                                                                                                                                                                                                                                       ; DE10_LITE_Qsys_hex0                               ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_hex0:hex5|                                                                                                        ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_hex0:hex5                                                                                                                                                                                                                                                                                                                                       ; DE10_LITE_Qsys_hex0                               ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_jtag_uart:jtag_uart|                                                                                              ; 142 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                             ; DE10_LITE_Qsys_jtag_uart                          ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|                                                      ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r                                                                                                                                                                                                                                                     ; DE10_LITE_Qsys_jtag_uart_scfifo_r                 ; DE10_LITE_Qsys ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                        ; scfifo                                            ; work           ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                             ; scfifo_9621                                       ; work           ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                        ; a_dpfifo_bb01                                     ; work           ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                ; a_fefifo_7cf                                      ; work           ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                           ; cntr_337                                          ; work           ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                ; altsyncram_dtn1                                   ; work           ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                  ; cntr_n2b                                          ; work           ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                        ; cntr_n2b                                          ; work           ;
;          |DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|                                                      ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w                                                                                                                                                                                                                                                     ; DE10_LITE_Qsys_jtag_uart_scfifo_w                 ; DE10_LITE_Qsys ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                        ; scfifo                                            ; work           ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                             ; scfifo_9621                                       ; work           ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                        ; a_dpfifo_bb01                                     ; work           ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                ; a_fefifo_7cf                                      ; work           ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                           ; cntr_337                                          ; work           ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                ; altsyncram_dtn1                                   ; work           ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                  ; cntr_n2b                                          ; work           ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                        ; cntr_n2b                                          ; work           ;
;          |alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|                                                                 ; 55 (55)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                ; alt_jtag_atlantic                                 ; work           ;
;       |DE10_LITE_Qsys_led:led|                                                                                                          ; 14 (14)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_led:led                                                                                                                                                                                                                                                                                                                                         ; DE10_LITE_Qsys_led                                ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|                                                                              ; 910 (0)             ; 639 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                             ; DE10_LITE_Qsys_mm_interconnect_0                  ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_cmd_demux:cmd_demux|                                                                         ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                        ; DE10_LITE_Qsys_mm_interconnect_0_cmd_demux        ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                ; DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001    ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                ; DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001    ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_006|                                                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_006                                                                                                                                                                                                                                                ; DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001    ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                     ; 57 (52)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                    ; DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003      ; DE10_LITE_Qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_006|                                                                     ; 57 (53)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_006                                                                                                                                                                                                                                                    ; DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003      ; DE10_LITE_Qsys ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_router:router|                                                                               ; 37 (37)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router                                                                                                                                                                                                                                                              ; DE10_LITE_Qsys_mm_interconnect_0_router           ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001|                                                                       ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                      ; DE10_LITE_Qsys_mm_interconnect_0_router_001       ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|                                                                             ; 177 (177)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                            ; DE10_LITE_Qsys_mm_interconnect_0_rsp_mux          ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                     ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                    ; DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001      ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|                                   ; 11 (11)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                    ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                      ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|                                                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|                                                                                 ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|                                                                                 ; 5 (5)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                  ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 68 (68)             ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|                                                                             ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; DE10_LITE_Qsys ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 6 (6)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; DE10_LITE_Qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 4 (0)               ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser          ; DE10_LITE_Qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 10 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                    ; DE10_LITE_Qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                          ; altera_std_synchronizer_nocut                     ; DE10_LITE_Qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                          ; altera_std_synchronizer_nocut                     ; DE10_LITE_Qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 5 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser          ; DE10_LITE_Qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 22 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                    ; DE10_LITE_Qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut                     ; DE10_LITE_Qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                              ; altera_std_synchronizer_nocut                     ; DE10_LITE_Qsys ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                        ; DE10_LITE_Qsys ;
;          |altera_merlin_master_agent:cpu_instruction_master_agent|                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                        ; DE10_LITE_Qsys ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                   ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                   ; DE10_LITE_Qsys ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                                            ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                                           ; altera_merlin_master_translator                   ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|                                        ; 14 (6)              ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent                                                                                                                                                                                                                       ; altera_merlin_slave_agent                         ; DE10_LITE_Qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                         ; altera_merlin_burst_uncompressor                  ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                           ; 3 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; DE10_LITE_Qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:buttons_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:hex0_s1_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:hex1_s1_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:hex2_s1_agent|                                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:hex3_s1_agent|                                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:hex4_s1_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:hex5_s1_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 20 (11)             ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; DE10_LITE_Qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9 (9)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                  ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:switches_s1_agent|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator|                              ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator                                                                                                                                                                                                             ; altera_merlin_slave_translator                    ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                 ; 1 (1)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:buttons_s1_translator|                                                                         ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                    ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:hex0_s1_translator|                                                                            ; 6 (6)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:hex1_s1_translator|                                                                            ; 6 (6)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:hex2_s1_translator|                                                                            ; 5 (5)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:hex3_s1_translator|                                                                            ; 5 (5)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:hex4_s1_translator|                                                                            ; 6 (6)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:hex5_s1_translator|                                                                            ; 6 (6)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 10 (10)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                             ; 5 (5)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:switches_s1_translator|                                                                        ; 7 (7)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                    ; DE10_LITE_Qsys ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; DE10_LITE_Qsys ;
;          |altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|                          ; 36 (36)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; DE10_LITE_Qsys ;
;          |altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|                          ; 30 (30)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; DE10_LITE_Qsys ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 46 (46)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                      ; altera_merlin_width_adapter                       ; DE10_LITE_Qsys ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 18 (18)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                      ; altera_merlin_width_adapter                       ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_sdram:sdram|                                                                                                      ; 282 (225)           ; 249 (157)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram                                                                                                                                                                                                                                                                                                                                     ; DE10_LITE_Qsys_sdram                              ; DE10_LITE_Qsys ;
;          |DE10_LITE_Qsys_sdram_input_efifo_module:the_DE10_LITE_Qsys_sdram_input_efifo_module|                                          ; 57 (57)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|DE10_LITE_Qsys_sdram_input_efifo_module:the_DE10_LITE_Qsys_sdram_input_efifo_module                                                                                                                                                                                                                                                 ; DE10_LITE_Qsys_sdram_input_efifo_module           ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_switches:switches|                                                                                                ; 10 (10)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches                                                                                                                                                                                                                                                                                                                               ; DE10_LITE_Qsys_switches                           ; DE10_LITE_Qsys ;
;       |DE10_LITE_Qsys_timer:timer|                                                                                                      ; 132 (132)           ; 120 (120)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer                                                                                                                                                                                                                                                                                                                                     ; DE10_LITE_Qsys_timer                              ; DE10_LITE_Qsys ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                           ; DE10_LITE_Qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                         ; DE10_LITE_Qsys ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                         ; altera_reset_controller                           ; DE10_LITE_Qsys ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                         ; DE10_LITE_Qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                         ; DE10_LITE_Qsys ;
;    |sld_hub:auto_hub|                                                                                                                   ; 148 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                 ; sld_hub                                           ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 147 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                 ; alt_sld_fab_with_jtag_input                       ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 147 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                              ; alt_sld_fab                                       ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 147 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                          ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 146 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                              ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 146 (104)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                 ; sld_jtag_hub                                      ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                         ; sld_rom_sr                                        ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                       ; sld_shadow_jsm                                    ; altera_sld     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_a_module:DE10_LITE_Qsys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_b_module:DE10_LITE_Qsys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                ; IP Include File                                       ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                       ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                       ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                       ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                       ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE10_LITE_SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                       ;
; N/A    ; Qsys                                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0                                                                                                                                                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altpll                                   ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0                                                                                                                                                                                                                  ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons                                                                                                                                                                                                                    ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu                                                                                                                                                                                                                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu                                                                                                                                                                                                 ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_hex0:hex0                                                                                                                                                                                                                          ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_hex0:hex1                                                                                                                                                                                                                          ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_hex0:hex2                                                                                                                                                                                                                          ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_hex0:hex3                                                                                                                                                                                                                          ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_hex0:hex4                                                                                                                                                                                                                          ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_hex0:hex5                                                                                                                                                                                                                          ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_irq_mapper                        ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_irq_mapper:irq_mapper                                                                                                                                                                                                              ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_led:led                                                                                                                                                                                                                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent                                                                                                          ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo                                                                                                     ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter                                                                                                ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter                                                                                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter                                                                                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator                                                                                                ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                             ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                      ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                        ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                        ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_013                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_013|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_014                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_014|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_015                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; error_adapter                            ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_015|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent                                                                                                                                                     ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo                                                                                                                                                ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator                                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                               ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                       ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_006                                                                                                                                       ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                               ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                     ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                       ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                  ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                        ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                              ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                               ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent                                                                                                                                                        ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo                                                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator                                                                                                                                              ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent                                                                                                                                                        ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo                                                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator                                                                                                                                              ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent                                                                                                                                                        ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo                                                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator                                                                                                                                              ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent                                                                                                                                                        ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo                                                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator                                                                                                                                              ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent                                                                                                                                                        ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo                                                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator                                                                                                                                              ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent                                                                                                                                                        ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo                                                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator                                                                                                                                              ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                    ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                               ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                          ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                    ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                               ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router                                                                                                                                                 ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_003                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_004                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_005:router_005                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_006                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_007                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_008:router_008                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_009                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_010                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_011                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_012                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_013                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_014                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_015                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_016                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_017                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                       ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                       ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                       ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_006                                                                                                                                   ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                       ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                       ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                       ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                       ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                       ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                       ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                       ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                       ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                       ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                               ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                       ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                       ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                  ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                             ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                         ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                             ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent                                                                                                                                                    ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                               ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                          ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                     ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                           ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                       ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                  ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                             ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                            ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_reset_controller                  ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                        ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram                                                                                                                                                                                                                        ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches                                                                                                                                                                                                                  ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                          ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
; Altera ; altera_avalon_timer                      ; 18.0    ; N/A          ; N/A          ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer                                                                                                                                                                                                                        ; C:/Users/meder/NuttyNios-Hardware/DE10_LITE_Qsys.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_next ;
+------------------+------------------+------------------+------------------+--------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001   ;
+------------------+------------------+------------------+------------------+--------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                  ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                  ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                  ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                  ;
+------------------+------------------+------------------+------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_state                                                                                                       ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_next ;
+------------+------------+------------+------------+--------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                 ;
+------------+------------+------------+------------+--------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                          ;
+------------+------------+------------+------------+--------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|s_serial_transfer                                                                                                                                                                                      ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                    ;
+--------------------------------------+------------------------------------+-------------------------------------+--------------------------------------+--------------------------------+------------------------------------+
; Name                                 ; s_serial_protocol.STATE_3_TRANSFER ; s_serial_protocol.STATE_2_START_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ; s_serial_protocol.STATE_4_STOP_BIT ;
+--------------------------------------+------------------------------------+-------------------------------------+--------------------------------------+--------------------------------+------------------------------------+
; s_serial_protocol.STATE_0_IDLE       ; 0                                  ; 0                                   ; 0                                    ; 0                              ; 0                                  ;
; s_serial_protocol.STATE_1_INITIALIZE ; 0                                  ; 0                                   ; 1                                    ; 1                              ; 0                                  ;
; s_serial_protocol.STATE_2_START_BIT  ; 0                                  ; 1                                   ; 0                                    ; 1                              ; 0                                  ;
; s_serial_protocol.STATE_3_TRANSFER   ; 1                                  ; 0                                   ; 0                                    ; 1                              ; 0                                  ;
; s_serial_protocol.STATE_4_STOP_BIT   ; 0                                  ; 0                                   ; 0                                    ; 1                              ; 1                                  ;
+--------------------------------------+------------------------------------+-------------------------------------+--------------------------------------+--------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Total number of protected registers is 54                                                                                                                                                                                                                                                                                                                                                ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64,70,71,85..88]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64,70,71,85..88]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_use_reg                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_006|locked[0,1]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|av_chipselect_pre                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|av_chipselect_pre                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|av_chipselect_pre                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|av_chipselect_pre                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|av_chipselect_pre                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|av_chipselect_pre                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,5,7..9,11,13,16..18,21..24,26..28,31]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[10..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_addr[5]                                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[3..31]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ipending_reg[3..31]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_im:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_im|trc_wrap                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_im:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[2..31]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|data_out[14,15]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[3..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                          ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                          ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][51]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][49]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][47]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][43]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][46]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][48]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][44]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][45]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][37]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][45]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,2..4,6,10,12,14,15,19,20,25,29]                                                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_addr[0..4,6..11]                                                                                                                                                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                          ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][45]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][48]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                           ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator|waitrequest_reset_override                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|waitrequest_reset_override                                                                                                                                                                             ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|waitrequest_reset_override                                                                                                                                                                                ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|waitrequest_reset_override                                                                                                                                                                                ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|waitrequest_reset_override                                                                                                                                                                                ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|waitrequest_reset_override                                                                                                                                                                                ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|waitrequest_reset_override                                                                                                                                                                                ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|waitrequest_reset_override                                                                                                                                                                                ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                            ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                             ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                               ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][44]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][45]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][49]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][51]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][46]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][47]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][48]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                       ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][43]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                      ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                          ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                          ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                          ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|data_out[7]                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|data_out[5]                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                        ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                         ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                     ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                  ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|byteen_reg[3]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_break:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_break|trigger_state                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][37]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_break:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_break|trigbrktype                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                    ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count_zero_flag                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count[0]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|s_serial_transfer~2                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|s_serial_transfer~3                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|s_serial_transfer~4                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|DRsize.001 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][11]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][12]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][13]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][14]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][15]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][16]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][17]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][18]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][19]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][20]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][21]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][22]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][23]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][24]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][25]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][26]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][27]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][28]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][29]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][30]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][31]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][32]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][33]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][34]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][35]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][36]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][11]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[2]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][12]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[3]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][13]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[4]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][14]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[5]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][15]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[6]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][16]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[7]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][17]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[8]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][18]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[9]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][19]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[10]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][20]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[11]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][21]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[12]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][22]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[13]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][23]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[14]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][24]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[15]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][25]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[16]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][26]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[17]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][27]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[18]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][28]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[19]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][29]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[20]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][30]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[21]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][31]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[22]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][32]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[23]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][33]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[24]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][34]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[25]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][35]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[26]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][36]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[27]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                  ;
; Total Number of Removed Registers = 1550                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                  ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                 ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][11],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][12],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][13],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][14],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][15],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][16],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][17],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][18],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][19],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][20],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][21],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][22],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][23],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][24],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][25],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][26],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][27],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][28],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][29],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][30],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][31],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][32],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][33],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][34],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][35],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][36],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][11],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][12],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][13],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[4],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][14],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[5],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][15],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[6],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][16],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[7],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][17],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[8],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][18],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[9],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][19],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[10],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][20],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[11],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][21],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[12],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][22],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[13],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][23],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[14],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][24],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[15],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][25],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[16],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][26],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[17],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][27],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[18],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][28],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[19],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][29],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[20],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][30],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[21],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][31],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[22],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][32],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[23],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][33],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[24],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][34],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[25],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][35],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[26],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][36],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[27]                                                                                                                                         ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                         ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_use_reg                                                                                                                                            ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_address_field[0],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][37],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                              ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                               ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                               ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                   ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                       ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                          ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port clock_enable ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port clock_enable ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                          ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ;                                ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[4]                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[3]                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2]                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                              ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                          ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[15]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[14]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[13]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[12]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[11]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[22]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[9]                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[8]                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[7]                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[6]                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[5]                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                            ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[17]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[18]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[19]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[20]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[21]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[23]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[24]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[25]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[16]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[26]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[27]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[28]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[29]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[30]                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                           ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_break:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_break|trigbrktype                                                                                          ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[20]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[20]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[19]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[19]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[18]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[18]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[17]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[17]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[16]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[16]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[15]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[15]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[14]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[14]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[13]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[13]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[12]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[12]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[11]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[11]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[10]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[10]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_break:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_break|trigger_state                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[31]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[31]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[30]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[30]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[29]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[29]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[28]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[28]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[27]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[27]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[26]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[26]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[25]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[25]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[24]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[24]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[23]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[23]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[22]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[22]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[21]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[21]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[20]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[20]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                              ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[18]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[18]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[17]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[17]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[16]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[16]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[15]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[15]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[14]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[14]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[13]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[13]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[12]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[12]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[11]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[11]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[10]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[10]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[9]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[9]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[8]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[8]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[7]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[7]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[6]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[6]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[5]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[5]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[4]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[4]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[3]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[3]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[2]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[2]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                               ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                               ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                               ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                               ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                   ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                  ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                  ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                  ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                  ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                    ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                              ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                    ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                    ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                    ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                        ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                          ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                        ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                          ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                        ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                          ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                        ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                          ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                               ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                               ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                               ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                               ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                     ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                     ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                     ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                     ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                     ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                              ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                              ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                              ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[31]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[31]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[30]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[30]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons|readdata[19]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|av_readdata_pre[19]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[29]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[29]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[28]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[28]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[27]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[27]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[26]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[26]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[25]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[25]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[24]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[24]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[23]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[23]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[22]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[22]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches|readdata[21]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[21]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                              ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                               ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                   ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                 ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                  ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                              ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                               ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                      ; Stuck at GND                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count[0]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                  ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|DRsize.101 ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                    ; Lost Fanouts                   ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2001  ;
; Number of registers using Synchronous Clear  ; 150   ;
; Number of registers using Synchronous Load   ; 231   ;
; Number of registers using Asynchronous Clear ; 1276  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1112  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[2]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[3]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[4]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[7]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[9]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[10]                                                                                                                                                                                                                                                               ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[15]                                                                                                                                                                                                                                                               ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|internal_counter[16]                                                                                                                                                                                                                                                               ; 3       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                           ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                          ; 34      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                         ; 12      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                    ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                             ; 8       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                 ; 35      ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                      ; 5       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                    ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                 ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                 ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                 ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                      ; 11      ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                 ; 1       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                 ; 4       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                    ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                  ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                  ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                              ; 9       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                    ; 4       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                  ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                      ; 3       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                 ; 1       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                    ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                      ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                    ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                    ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                    ; 2       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                  ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                          ; 3       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                 ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_l_register[0]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_h_register[0]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_l_register[1]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_l_register[2]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_l_register[3]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_l_register[4]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_l_register[7]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_l_register[9]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_l_register[10]                                                                                                                                                                                                                                                              ; 2       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer|period_l_register[15]                                                                                                                                                                                                                                                              ; 2       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                                                                                   ; 2       ;
; DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 65                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|count[1]                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator|wait_latency_counter[0]                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator|wait_latency_counter[1]                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator|wait_latency_counter[1]                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator|wait_latency_counter[0]                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator|wait_latency_counter[0]                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator|wait_latency_counter[1]                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|data_reg[19]                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|address_reg[0]                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter|data_reg[4]                                                                                                                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[9]                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller|rom_address[0]                                                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator|wait_latency_counter[1]                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|av_ld_byte1_data[2]                                                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|address_reg[2]                                                                                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|data_reg[2]                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|d_writedata[27]                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|data_reg[6]                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                                                          ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|counter[1]                                                                                                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[5]                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                               ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|MonDReg[31]                                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|MonDReg[12]                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_break:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_break|break_readreg[16]                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|readdata[0]                                                                                                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|address_for_transfer[1]                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|readdata[6]                                                                                                                                                                                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|readdata[2]                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|start_external_transfer                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|sr[16] ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[4]                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|F_pc[21]                                                                                                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|MonAReg[2]                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|DE10_LITE_Qsys_sdram_input_efifo_module:the_DE10_LITE_Qsys_sdram_input_efifo_module|entries[1]                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                     ;
; 7:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                       ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|active_data[7]                                                                                                                                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo|mem                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|E_logic_result[29]                                                                                                                                                                                                                                       ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_rf_wr_data[20]                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|W_rf_wr_data[2]                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|Selector35                                                                                                                                                                                                                                                                      ;
; 15:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router|src_channel[6]                                                                                                                                                                                           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|Selector28                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0 ;
+----------------+-------+------+-------------------------------------------+
; Assignment     ; Value ; From ; To                                        ;
+----------------+-------+------+-------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                ;
+----------------+-------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2|DE10_LITE_Qsys_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_a_module:DE10_LITE_Qsys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_b_module:DE10_LITE_Qsys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram ;
+-----------------------------+-------+------+------------------------+
; Assignment                  ; Value ; From ; To                     ;
+-----------------------------+-------+------+------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0        ;
+-----------------------------+-------+------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                              ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                           ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                   ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                  ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                               ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+----------------------------------------------+
; Assignment        ; Value ; From ; To                                           ;
+-------------------+-------+------+----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]       ;
+-------------------+-------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi ;
+-----------------+----------------------------------+--------------------------------------------------------------+
; Parameter Name  ; Value                            ; Type                                                         ;
+-----------------+----------------------------------+--------------------------------------------------------------+
; DW              ; 15                               ; Signed Integer                                               ;
; CFG_TYPE        ; 00000000                         ; Unsigned Binary                                              ;
; READ_MASK       ; 0000000011111111                 ; Unsigned Binary                                              ;
; WRITE_MASK      ; 0000000000000000                 ; Unsigned Binary                                              ;
; RESTART_COUNTER ; 00000000000000000000000000001001 ; Unsigned Binary                                              ;
; AIRS            ; 11                               ; Signed Integer                                               ;
; AIAW            ; 3                                ; Signed Integer                                               ;
; SBCW            ; 4                                ; Signed Integer                                               ;
; SCCW            ; 4                                ; Signed Integer                                               ;
+-----------------+----------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 11    ; Signed Integer                                                                                                                                           ;
; AW             ; 3     ; Signed Integer                                                                                                                                           ;
; DW             ; 15    ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                   ;
; CW             ; 4     ; Signed Integer                                                                                                                                                   ;
; SCCW           ; 4     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 4     ; Signed Integer                                                                                                                                                                                                                                  ;
; COUNTER_INC    ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_a_module:DE10_LITE_Qsys_cpu_cpu_register_bank_a ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_a_module:DE10_LITE_Qsys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                      ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                      ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                      ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                      ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_b_module:DE10_LITE_Qsys_cpu_cpu_register_bank_b ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_b_module:DE10_LITE_Qsys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                      ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                      ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                      ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                      ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_LITE_Qsys_cpu_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                                           ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                                                           ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                        ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                        ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 56    ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_H                ; 36    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 41    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 37    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 38    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 39    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_READ            ; 40    ; Signed Integer                                                                                                                                                      ;
; PKT_SRC_ID_H              ; 61    ; Signed Integer                                                                                                                                                      ;
; PKT_SRC_ID_L              ; 58    ; Signed Integer                                                                                                                                                      ;
; PKT_DEST_ID_H             ; 65    ; Signed Integer                                                                                                                                                      ;
; PKT_DEST_ID_L             ; 62    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 48    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 46    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 45    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 43    ; Signed Integer                                                                                                                                                      ;
; PKT_PROTECTION_H          ; 69    ; Signed Integer                                                                                                                                                      ;
; PKT_PROTECTION_L          ; 67    ; Signed Integer                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 75    ; Signed Integer                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 74    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 51    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 49    ; Signed Integer                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 76    ; Signed Integer                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 78    ; Signed Integer                                                                                                                                                      ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                                                                                                                      ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                                      ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                      ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                      ;
; FIFO_DATA_W               ; 80    ; Signed Integer                                                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 80    ; Signed Integer                                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                 ;
; DATA_WIDTH          ; 80    ; Signed Integer                                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router|DE10_LITE_Qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001|DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_003|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_004|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_005:router_005|DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_006|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_007|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_008:router_008|DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_009|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_010|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_011|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_012|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_013|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_014|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_015|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_016|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_017|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                                ;
; PKT_BEGIN_BURST           ; 56    ; Signed Integer                                                                                                                                                                ;
; PKT_ADDR_H                ; 36    ; Signed Integer                                                                                                                                                                ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 45    ; Signed Integer                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 43    ; Signed Integer                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 48    ; Signed Integer                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 46    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 37    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 39    ; Signed Integer                                                                                                                                                                ;
; PKT_TRANS_READ            ; 40    ; Signed Integer                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 53    ; Signed Integer                                                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 52    ; Signed Integer                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 51    ; Signed Integer                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 49    ; Signed Integer                                                                                                                                                                ;
; ST_DATA_W                 ; 79    ; Signed Integer                                                                                                                                                                ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                                                                ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                ;
; OUT_BYTE_CNT_H            ; 43    ; Signed Integer                                                                                                                                                                ;
; OUT_BURSTWRAP_H           ; 48    ; Signed Integer                                                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 45    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L ; 43    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; ST_DATA_W      ; 79    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; ST_CHANNEL_W   ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                                   ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                        ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                        ;
; ST_DATA_W      ; 88    ; Signed Integer                                                                                                                                                                                                                                        ;
; ST_CHANNEL_W   ; 16    ; Signed Integer                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 16     ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                                                ;
; IN_PKT_ADDR_H                 ; 36    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                                ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 37    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 43    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 45    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 46    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 48    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 49    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 51    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 74    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 75    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 42    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 52    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 53    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 76    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 78    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_TRANS_WRITE            ; 39    ; Signed Integer                                                                                                                                                                ;
; IN_ST_DATA_W                  ; 79    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                ;
; ST_CHANNEL_W                  ; 16    ; Signed Integer                                                                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                                ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                                ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                   ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                   ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                                   ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                   ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W                  ; 16    ; Signed Integer                                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                   ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                                ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                                                                                ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                                                                                ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_ADDR_H                ; 36    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 37    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 43    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 45    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 49    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 51    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 74    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 75    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 42    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 52    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 53    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 76    ; Signed Integer                                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 78    ; Signed Integer                                                                                                                                                                ;
; OUT_ST_DATA_W                 ; 79    ; Signed Integer                                                                                                                                                                ;
; ST_CHANNEL_W                  ; 16    ; Signed Integer                                                                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                                ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                                ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                   ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                   ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                                   ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                                   ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                   ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W                  ; 16    ; Signed Integer                                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                   ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 16    ; Signed Integer                                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                               ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                               ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_009 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_010 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_011 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_012 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_013 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_014 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_015 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                               ;
+---------------------------+----------+--------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                     ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                     ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                     ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                     ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                     ;
+---------------------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                                                                                                                                                                                                                ;
; Entity Instance                           ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_a_module:DE10_LITE_Qsys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_b_module:DE10_LITE_Qsys_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                         ;
; Entity Instance            ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
; Entity Instance            ; DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                   ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                              ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                             ;
+----------------+--------+----------+-----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                              ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                        ;
+----------------+--------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                          ;
+----------------+-------+----------+--------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                     ;
+----------------+-------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                       ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                    ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                    ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                       ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                                 ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                            ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                     ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                            ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                            ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                     ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                     ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                     ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                     ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                    ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_008:router_008|DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_005:router_005|DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_003|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001|DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router|DE10_LITE_Qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:buttons_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:buttons_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex5_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex5_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex4_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex4_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex3_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex3_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex2_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex1_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                      ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:buttons_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex5_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex4_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex3_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex2_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex1_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|DE10_LITE_Qsys_sdram_input_efifo_module:the_DE10_LITE_Qsys_sdram_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic"                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart"                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_LITE_Qsys_cpu_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_pib:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo|DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_dtrace|DE10_LITE_Qsys_cpu_cpu_nios2_oci_td_mode:DE10_LITE_Qsys_cpu_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_itrace:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_itrace" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                   ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_test_bench:the_DE10_LITE_Qsys_cpu_cpu_test_bench" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                           ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu" ;
+---------------------+--------+----------+----------------------------+
; Port                ; Type   ; Severity ; Details                    ;
+---------------------+--------+----------+----------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected     ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected     ;
+---------------------+--------+----------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                  ;
+----------+-------+----------+------------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                             ;
+----------+-------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0" ;
+--------------------+--------+----------+---------------------------------------+
; Port               ; Type   ; Severity ; Details                               ;
+--------------------+--------+----------+---------------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected                ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                ;
; c2                 ; Output ; Info     ; Explicitly unconnected                ;
; c3                 ; Output ; Info     ; Explicitly unconnected                ;
; c4                 ; Output ; Info     ; Explicitly unconnected                ;
; areset             ; Input  ; Info     ; Stuck at GND                          ;
; locked             ; Output ; Info     ; Explicitly unconnected                ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                          ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                          ;
; phasestep          ; Input  ; Info     ; Stuck at GND                          ;
; scanclk            ; Input  ; Info     ; Stuck at GND                          ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                          ;
; scandata           ; Input  ; Info     ; Stuck at GND                          ;
; configupdate       ; Input  ; Info     ; Stuck at GND                          ;
+--------------------+--------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                         ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                               ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                               ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[15..8] ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; data_out[15..8]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer"                       ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                             ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; rom_address ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "rom_address[4..4]" will be connected to GND. ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                    ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; ack             ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_LITE_Qsys:u0"                                                                                                                                                                                      ;
+------------------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                               ; Type  ; Severity ; Details                                                                                                                                                                    ;
+------------------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n                      ; Input ; Info     ; Stuck at VCC                                                                                                                                                               ;
; buttons_external_connection_export ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "buttons_external_connection_export[3..2]" will be connected to GND. ;
+------------------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 226                         ;
; cycloneiii_ff         ; 1916                        ;
;     CLR               ; 535                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 87                          ;
;     ENA               ; 433                         ;
;     ENA CLR           ; 500                         ;
;     ENA CLR SCLR      ; 23                          ;
;     ENA CLR SLD       ; 50                          ;
;     ENA SCLR          ; 25                          ;
;     ENA SCLR SLD      ; 14                          ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 27                          ;
;     SLD               ; 11                          ;
;     plain             ; 151                         ;
; cycloneiii_io_obuf    ; 72                          ;
; cycloneiii_lcell_comb ; 2690                        ;
;     arith             ; 161                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 116                         ;
;         3 data inputs ; 44                          ;
;     normal            ; 2529                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 53                          ;
;         2 data inputs ; 275                         ;
;         3 data inputs ; 749                         ;
;         4 data inputs ; 1448                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 112                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Feb 25 13:06:15 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram -c sdram
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12248): Elaborating Platform Designer system entity "DE10_LITE_Qsys.qsys"
Info (12250): 2022.02.25.13:06:30 Progress: Loading NuttyNios-Hardware/DE10_LITE_Qsys.qsys
Info (12250): 2022.02.25.13:06:31 Progress: Reading input file
Info (12250): 2022.02.25.13:06:31 Progress: Adding accelerometer_spi [altera_up_avalon_accelerometer_spi 18.0]
Info (12250): 2022.02.25.13:06:32 Progress: Parameterizing module accelerometer_spi
Info (12250): 2022.02.25.13:06:32 Progress: Adding altpll_0 [altpll 18.0]
Info (12250): 2022.02.25.13:06:32 Progress: Parameterizing module altpll_0
Info (12250): 2022.02.25.13:06:32 Progress: Adding buttons [altera_avalon_pio 18.0]
Info (12250): 2022.02.25.13:06:32 Progress: Parameterizing module buttons
Info (12250): 2022.02.25.13:06:32 Progress: Adding clk_50 [clock_source 18.0]
Info (12250): 2022.02.25.13:06:33 Progress: Parameterizing module clk_50
Info (12250): 2022.02.25.13:06:33 Progress: Adding cpu [altera_nios2_gen2 18.0]
Info (12250): 2022.02.25.13:06:33 Progress: Parameterizing module cpu
Info (12250): 2022.02.25.13:06:33 Progress: Adding hex0 [altera_avalon_pio 18.0]
Info (12250): 2022.02.25.13:06:33 Progress: Parameterizing module hex0
Info (12250): 2022.02.25.13:06:33 Progress: Adding hex1 [altera_avalon_pio 18.0]
Info (12250): 2022.02.25.13:06:33 Progress: Parameterizing module hex1
Info (12250): 2022.02.25.13:06:33 Progress: Adding hex2 [altera_avalon_pio 18.0]
Info (12250): 2022.02.25.13:06:33 Progress: Parameterizing module hex2
Info (12250): 2022.02.25.13:06:33 Progress: Adding hex3 [altera_avalon_pio 18.0]
Info (12250): 2022.02.25.13:06:33 Progress: Parameterizing module hex3
Info (12250): 2022.02.25.13:06:33 Progress: Adding hex4 [altera_avalon_pio 18.0]
Info (12250): 2022.02.25.13:06:33 Progress: Parameterizing module hex4
Info (12250): 2022.02.25.13:06:33 Progress: Adding hex5 [altera_avalon_pio 18.0]
Info (12250): 2022.02.25.13:06:33 Progress: Parameterizing module hex5
Info (12250): 2022.02.25.13:06:33 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.0]
Info (12250): 2022.02.25.13:06:33 Progress: Parameterizing module jtag_uart
Info (12250): 2022.02.25.13:06:33 Progress: Adding led [altera_avalon_pio 18.0]
Info (12250): 2022.02.25.13:06:33 Progress: Parameterizing module led
Info (12250): 2022.02.25.13:06:33 Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.0]
Info (12250): 2022.02.25.13:06:33 Progress: Parameterizing module onchip_mem
Info (12250): 2022.02.25.13:06:33 Progress: Adding sdram [altera_avalon_new_sdram_controller 18.0]
Info (12250): 2022.02.25.13:06:33 Progress: Parameterizing module sdram
Info (12250): 2022.02.25.13:06:33 Progress: Adding switches [altera_avalon_pio 18.0]
Info (12250): 2022.02.25.13:06:33 Progress: Parameterizing module switches
Info (12250): 2022.02.25.13:06:33 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.0]
Info (12250): 2022.02.25.13:06:33 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2022.02.25.13:06:33 Progress: Adding timer [altera_avalon_timer 18.0]
Info (12250): 2022.02.25.13:06:33 Progress: Parameterizing module timer
Info (12250): 2022.02.25.13:06:33 Progress: Building connections
Info (12250): 2022.02.25.13:06:33 Progress: Parameterizing connections
Info (12250): 2022.02.25.13:06:33 Progress: Validating
Info (12250): 2022.02.25.13:06:34 Progress: Done reading input file
Info (12250): DE10_LITE_Qsys.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): DE10_LITE_Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): DE10_LITE_Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): DE10_LITE_Qsys.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): DE10_LITE_Qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): DE10_LITE_Qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info (12250): DE10_LITE_Qsys: Generating DE10_LITE_Qsys "DE10_LITE_Qsys" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info (12250): Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode
Info (12250): Accelerometer_spi: "DE10_LITE_Qsys" instantiated altera_up_avalon_accelerometer_spi "accelerometer_spi"
Info (12250): Altpll_0: "DE10_LITE_Qsys" instantiated altpll "altpll_0"
Info (12250): Buttons: Starting RTL generation for module 'DE10_LITE_Qsys_buttons'
Info (12250): Buttons:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_buttons --dir=C:/Users/meder/AppData/Local/Temp/alt9048_287979666696173523.dir/0005_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/meder/AppData/Local/Temp/alt9048_287979666696173523.dir/0005_buttons_gen//DE10_LITE_Qsys_buttons_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Buttons: Done RTL generation for module 'DE10_LITE_Qsys_buttons'
Info (12250): Buttons: "DE10_LITE_Qsys" instantiated altera_avalon_pio "buttons"
Info (12250): Cpu: "DE10_LITE_Qsys" instantiated altera_nios2_gen2 "cpu"
Info (12250): Hex0: Starting RTL generation for module 'DE10_LITE_Qsys_hex0'
Info (12250): Hex0:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_hex0 --dir=C:/Users/meder/AppData/Local/Temp/alt9048_287979666696173523.dir/0006_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/meder/AppData/Local/Temp/alt9048_287979666696173523.dir/0006_hex0_gen//DE10_LITE_Qsys_hex0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Hex0: Done RTL generation for module 'DE10_LITE_Qsys_hex0'
Info (12250): Hex0: "DE10_LITE_Qsys" instantiated altera_avalon_pio "hex0"
Info (12250): Jtag_uart: Starting RTL generation for module 'DE10_LITE_Qsys_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE10_LITE_Qsys_jtag_uart --dir=C:/Users/meder/AppData/Local/Temp/alt9048_287979666696173523.dir/0007_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/meder/AppData/Local/Temp/alt9048_287979666696173523.dir/0007_jtag_uart_gen//DE10_LITE_Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'DE10_LITE_Qsys_jtag_uart'
Info (12250): Jtag_uart: "DE10_LITE_Qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Led: Starting RTL generation for module 'DE10_LITE_Qsys_led'
Info (12250): Led:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_led --dir=C:/Users/meder/AppData/Local/Temp/alt9048_287979666696173523.dir/0008_led_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/meder/AppData/Local/Temp/alt9048_287979666696173523.dir/0008_led_gen//DE10_LITE_Qsys_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Led: Done RTL generation for module 'DE10_LITE_Qsys_led'
Info (12250): Led: "DE10_LITE_Qsys" instantiated altera_avalon_pio "led"
Info (12250): Sdram: Starting RTL generation for module 'DE10_LITE_Qsys_sdram'
Info (12250): Sdram:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE10_LITE_Qsys_sdram --dir=C:/Users/meder/AppData/Local/Temp/alt9048_287979666696173523.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/meder/AppData/Local/Temp/alt9048_287979666696173523.dir/0009_sdram_gen//DE10_LITE_Qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'DE10_LITE_Qsys_sdram'
Info (12250): Sdram: "DE10_LITE_Qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Switches: Starting RTL generation for module 'DE10_LITE_Qsys_switches'
Info (12250): Switches:   Generation command is [exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_switches --dir=C:/Users/meder/AppData/Local/Temp/alt9048_287979666696173523.dir/0010_switches_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/meder/AppData/Local/Temp/alt9048_287979666696173523.dir/0010_switches_gen//DE10_LITE_Qsys_switches_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Switches: Done RTL generation for module 'DE10_LITE_Qsys_switches'
Info (12250): Switches: "DE10_LITE_Qsys" instantiated altera_avalon_pio "switches"
Info (12250): Sysid_qsys_0: "DE10_LITE_Qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info (12250): Timer: Starting RTL generation for module 'DE10_LITE_Qsys_timer'
Info (12250): Timer:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE10_LITE_Qsys_timer --dir=C:/Users/meder/AppData/Local/Temp/alt9048_287979666696173523.dir/0012_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/meder/AppData/Local/Temp/alt9048_287979666696173523.dir/0012_timer_gen//DE10_LITE_Qsys_timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer: Done RTL generation for module 'DE10_LITE_Qsys_timer'
Info (12250): Timer: "DE10_LITE_Qsys" instantiated altera_avalon_timer "timer"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "DE10_LITE_Qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "DE10_LITE_Qsys" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "DE10_LITE_Qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'DE10_LITE_Qsys_cpu_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE10_LITE_Qsys_cpu_cpu --dir=C:/Users/meder/AppData/Local/Temp/alt9048_287979666696173523.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/meder/AppData/Local/Temp/alt9048_287979666696173523.dir/0015_cpu_gen//DE10_LITE_Qsys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2022.02.25 13:07:52 (*) Starting Nios II generation
Info (12250): Cpu: # 2022.02.25 13:07:52 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2022.02.25 13:07:52 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/
Info (12250): Cpu: # 2022.02.25 13:07:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.02.25 13:07:52 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2022.02.25 13:07:52 (*)   Plaintext license not found.
Info (12250): Cpu: # 2022.02.25 13:07:52 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2022.02.25 13:07:52 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2022.02.25 13:07:52 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2022.02.25 13:07:53 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2022.02.25 13:07:53 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2022.02.25 13:07:54 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'DE10_LITE_Qsys_cpu_cpu'
Info (12250): Cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info (12250): Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator"
Info (12250): Cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info (12250): Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent"
Info (12250): Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info (12250): Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info (12250): Reusing file C:/Users/meder/NuttyNios-Hardware/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/meder/NuttyNios-Hardware/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/meder/NuttyNios-Hardware/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"
Info (12250): Reusing file C:/Users/meder/NuttyNios-Hardware/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/meder/NuttyNios-Hardware/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/Users/meder/NuttyNios-Hardware/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info (12250): DE10_LITE_Qsys: Done "DE10_LITE_Qsys" with 44 modules, 73 files
Info (12249): Finished elaborating Platform Designer system entity "DE10_LITE_Qsys.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/de10_lite_qsys.v
    Info (12023): Found entity 1: DE10_LITE_Qsys File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_accelerometer_spi.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_accelerometer_spi File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_accelerometer_spi.v Line: 28
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_altpll_0_dffpipe_l2c File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v Line: 37
    Info (12023): Found entity 2: DE10_LITE_Qsys_altpll_0_stdsync_sv6 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v Line: 98
    Info (12023): Found entity 3: DE10_LITE_Qsys_altpll_0_altpll_3h92 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v Line: 130
    Info (12023): Found entity 4: DE10_LITE_Qsys_altpll_0 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v Line: 217
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_buttons.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_buttons File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_buttons.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_cpu File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_cpu_cpu_register_bank_a_module File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: DE10_LITE_Qsys_cpu_cpu_register_bank_b_module File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 87
    Info (12023): Found entity 3: DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 153
    Info (12023): Found entity 4: DE10_LITE_Qsys_cpu_cpu_nios2_oci_break File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 295
    Info (12023): Found entity 5: DE10_LITE_Qsys_cpu_cpu_nios2_oci_xbrk File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 588
    Info (12023): Found entity 6: DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 795
    Info (12023): Found entity 7: DE10_LITE_Qsys_cpu_cpu_nios2_oci_itrace File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 982
    Info (12023): Found entity 8: DE10_LITE_Qsys_cpu_cpu_nios2_oci_td_mode File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 1115
    Info (12023): Found entity 9: DE10_LITE_Qsys_cpu_cpu_nios2_oci_dtrace File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 1183
    Info (12023): Found entity 10: DE10_LITE_Qsys_cpu_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 1265
    Info (12023): Found entity 11: DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 1337
    Info (12023): Found entity 12: DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 1380
    Info (12023): Found entity 13: DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 1427
    Info (12023): Found entity 14: DE10_LITE_Qsys_cpu_cpu_nios2_oci_pib File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 1913
    Info (12023): Found entity 15: DE10_LITE_Qsys_cpu_cpu_nios2_oci_im File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 1936
    Info (12023): Found entity 16: DE10_LITE_Qsys_cpu_cpu_nios2_performance_monitors File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2006
    Info (12023): Found entity 17: DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2023
    Info (12023): Found entity 18: DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2116
    Info (12023): Found entity 19: DE10_LITE_Qsys_cpu_cpu_nios2_ocimem File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2181
    Info (12023): Found entity 20: DE10_LITE_Qsys_cpu_cpu_nios2_oci File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2362
    Info (12023): Found entity 21: DE10_LITE_Qsys_cpu_cpu File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_cpu_cpu_debug_slave_tck File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_cpu_cpu_test_bench File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_hex0.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_hex0 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_hex0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_irq_mapper.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_irq_mapper File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_jtag_uart_sim_scfifo_w File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 21
    Info (12023): Found entity 2: DE10_LITE_Qsys_jtag_uart_scfifo_w File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 78
    Info (12023): Found entity 3: DE10_LITE_Qsys_jtag_uart_sim_scfifo_r File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 164
    Info (12023): Found entity 4: DE10_LITE_Qsys_jtag_uart_scfifo_r File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 243
    Info (12023): Found entity 5: DE10_LITE_Qsys_jtag_uart File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_led.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_led File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_demux File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_mux File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_default_decode File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_001 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_002 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_003 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_005 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_008 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_demux File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_004 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_mux File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_sdram_input_efifo_module File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v Line: 21
    Info (12023): Found entity 2: DE10_LITE_Qsys_sdram File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram_test_component.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_sdram_test_component_ram_module File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram_test_component.v Line: 21
    Info (12023): Found entity 2: DE10_LITE_Qsys_sdram_test_component File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_switches.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_switches File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_switches.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sysid_qsys_0.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_sysid_qsys_0 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/de10_lite_qsys_timer.v
    Info (12023): Found entity 1: DE10_LITE_Qsys_timer File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_auto_init.v
    Info (12023): Found entity 1: altera_up_accelerometer_spi_auto_init File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_auto_init.v Line: 29
Warning (10238): Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_accelerometer_spi_auto_init_ctrl" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v
    Info (12023): Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_accelerometer_spi_serial_bus_controller File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_accelerometer_spi_slow_clock_generator File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de10_lite_qsys/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_wrap_burst_converter.sv Line: 27
Warning (10037): Verilog HDL or VHDL warning at de10_lite_qsys_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at de10_lite_qsys_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at de10_lite_qsys_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at de10_lite_qsys_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v Line: 682
Warning (10275): Verilog HDL Module Instantiation warning at de10_lite_sdram_nios_test.v(177): ignored dangling comma in List of Port Connections File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 177
Warning (12125): Using design file de10_lite_sdram_nios_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE10_LITE_SDRAM_Nios_Test File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 35
Info (12127): Elaborating entity "DE10_LITE_SDRAM_Nios_Test" for the top level hierarchy
Warning (10034): Output port "VGA_R" at de10_lite_sdram_nios_test.v(75) has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 75
Warning (10034): Output port "VGA_G" at de10_lite_sdram_nios_test.v(76) has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 76
Warning (10034): Output port "VGA_B" at de10_lite_sdram_nios_test.v(77) has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 77
Warning (10034): Output port "VGA_HS" at de10_lite_sdram_nios_test.v(73) has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 73
Warning (10034): Output port "VGA_VS" at de10_lite_sdram_nios_test.v(74) has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 74
Warning (10034): Output port "CLK_I2C_SCL" at de10_lite_sdram_nios_test.v(80) has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 80
Info (12128): Elaborating entity "DE10_LITE_Qsys" for hierarchy "DE10_LITE_Qsys:u0" File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 177
Info (12128): Elaborating entity "DE10_LITE_Qsys_accelerometer_spi" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 152
Warning (10230): Verilog HDL assignment warning at de10_lite_qsys_accelerometer_spi.v(226): truncated value with size 32 to match size of target (8) File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_accelerometer_spi.v Line: 226
Warning (10230): Verilog HDL assignment warning at de10_lite_qsys_accelerometer_spi.v(241): truncated value with size 8 to match size of target (6) File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_accelerometer_spi.v Line: 241
Info (12128): Elaborating entity "altera_up_accelerometer_spi_auto_init_ctrl" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_accelerometer_spi.v Line: 340
Warning (10230): Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4) File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v Line: 137
Info (12128): Elaborating entity "altera_up_accelerometer_spi_auto_init" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_accelerometer_spi.v Line: 354
Info (12128): Elaborating entity "altera_up_accelerometer_spi_serial_bus_controller" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_accelerometer_spi.v Line: 375
Warning (10230): Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5) File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v Line: 215
Info (12128): Elaborating entity "altera_up_accelerometer_spi_slow_clock_generator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v Line: 267
Warning (10230): Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4) File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v Line: 110
Info (12128): Elaborating entity "DE10_LITE_Qsys_altpll_0" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 179
Info (12128): Elaborating entity "DE10_LITE_Qsys_altpll_0_stdsync_sv6" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v Line: 288
Info (12128): Elaborating entity "DE10_LITE_Qsys_altpll_0_dffpipe_l2c" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2|DE10_LITE_Qsys_altpll_0_dffpipe_l2c:dffpipe3" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v Line: 116
Info (12128): Elaborating entity "DE10_LITE_Qsys_altpll_0_altpll_3h92" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_altpll_0:altpll_0|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_altpll_0.v Line: 294
Info (12128): Elaborating entity "DE10_LITE_Qsys_buttons" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_buttons:buttons" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 187
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 216
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu.v Line: 65
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_test_bench" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_test_bench:the_DE10_LITE_Qsys_cpu_cpu_test_bench" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 3545
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_register_bank_a_module" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_a_module:DE10_LITE_Qsys_cpu_cpu_register_bank_a" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_a_module:DE10_LITE_Qsys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_a_module:DE10_LITE_Qsys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 58
Info (12133): Instantiated megafunction "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_a_module:DE10_LITE_Qsys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/Users/meder/NuttyNios-Hardware/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_a_module:DE10_LITE_Qsys_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_register_bank_b_module" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_register_bank_b_module:DE10_LITE_Qsys_cpu_cpu_register_bank_b" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 4079
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_nios2_oci" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 4575
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 220
Info (12133): Instantiated megafunction "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_nios2_oci_break" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_break:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_break" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2561
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_nios2_oci_xbrk" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_xbrk" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2582
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_dbrk" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2608
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_nios2_oci_itrace" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_itrace:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_itrace" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2624
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_nios2_oci_dtrace" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_dtrace" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2639
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_nios2_oci_td_mode" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_dtrace|DE10_LITE_Qsys_cpu_cpu_nios2_oci_td_mode:DE10_LITE_Qsys_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 1233
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2654
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo|DE10_LITE_Qsys_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 1546
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo|DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 1555
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo|DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo_cnt_inc:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 1564
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_nios2_oci_pib" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_pib:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_pib" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2659
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_nios2_oci_im" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_oci_im:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci_im" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2673
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_cpu_cpu_nios2_avalon_reg" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2692
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_nios2_ocimem" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2712
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2156
Info (12133): Instantiated megafunction "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Users/meder/NuttyNios-Hardware/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_nios2_ocimem:the_DE10_LITE_Qsys_cpu_cpu_nios2_ocimem|DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu.v Line: 2814
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_debug_slave_tck" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_tck:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_tck" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_sysclk" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_LITE_Qsys_cpu_cpu_debug_slave_phy" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_LITE_Qsys_cpu_cpu_debug_slave_phy" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_LITE_Qsys_cpu_cpu_debug_slave_phy" with the following parameter: File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_cpu_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_LITE_Qsys_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_LITE_Qsys_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_LITE_Qsys_cpu_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_LITE_Qsys_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_cpu:cpu|DE10_LITE_Qsys_cpu_cpu:cpu|DE10_LITE_Qsys_cpu_cpu_nios2_oci:the_DE10_LITE_Qsys_cpu_cpu_nios2_oci|DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_LITE_Qsys_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DE10_LITE_Qsys_hex0" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_hex0:hex0" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 227
Info (12128): Elaborating entity "DE10_LITE_Qsys_jtag_uart" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 295
Info (12128): Elaborating entity "DE10_LITE_Qsys_jtag_uart_scfifo_w" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/meder/NuttyNios-Hardware/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/meder/NuttyNios-Hardware/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/meder/NuttyNios-Hardware/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/meder/NuttyNios-Hardware/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/meder/NuttyNios-Hardware/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/meder/NuttyNios-Hardware/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/meder/NuttyNios-Hardware/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/meder/NuttyNios-Hardware/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/meder/NuttyNios-Hardware/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/meder/NuttyNios-Hardware/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/meder/NuttyNios-Hardware/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "DE10_LITE_Qsys_jtag_uart_scfifo_r" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DE10_LITE_Qsys_led" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_led:led" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 306
Info (12128): Elaborating entity "DE10_LITE_Qsys_sdram" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 329
Info (12128): Elaborating entity "DE10_LITE_Qsys_sdram_input_efifo_module" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sdram:sdram|DE10_LITE_Qsys_sdram_input_efifo_module:the_DE10_LITE_Qsys_sdram_input_efifo_module" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v Line: 298
Info (12128): Elaborating entity "DE10_LITE_Qsys_switches" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_switches:switches" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 337
Info (12128): Elaborating entity "DE10_LITE_Qsys_sysid_qsys_0" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_sysid_qsys_0:sysid_qsys_0" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 344
Info (12128): Elaborating entity "DE10_LITE_Qsys_timer" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_timer:timer" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 355
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 456
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1215
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1275
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1339
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1403
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1467
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1531
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1595
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1659
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1723
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 1787
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 2380
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 2461
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 2545
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 2586
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 2670
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 2711
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3127
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3336
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3377
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 3418
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 4559
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_default_decode" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router:router|DE10_LITE_Qsys_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router.sv Line: 199
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_001" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 4575
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001|DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_002" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 4591
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_003" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_003" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 4607
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_003|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_005" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_005:router_005" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 4639
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_005:router_005|DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_008" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_008:router_008" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 4687
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_router_008:router_008|DE10_LITE_Qsys_mm_interconnect_0_router_008_default_decode:the_default_decode" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_router_008.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 4881
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 4931
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_cmd_demux" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 5038
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 5061
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_cmd_mux" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 5078
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 5135
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_rsp_demux" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 5362
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_004" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 5436
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_rsp_mux" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 5736
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux.sv Line: 534
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 5759
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 5825
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 5891
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 5957
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 6023
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 6057
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 6120
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 6149
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0.v Line: 6294
Info (12128): Elaborating entity "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_mm_interconnect_0_avalon_st_adapter_006.v Line: 200
Info (12128): Elaborating entity "DE10_LITE_Qsys_irq_mapper" for hierarchy "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_irq_mapper:irq_mapper" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 465
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 528
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE10_LITE_Qsys:u0|altera_reset_controller:rst_controller_001" File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/de10_lite_qsys.v Line: 591
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.02.25.13:08:14 Progress: Loading sld8c825f5d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/meder/NuttyNios-Hardware/db/ip/sld8c825f5d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/meder/NuttyNios-Hardware/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/meder/NuttyNios-Hardware/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/meder/NuttyNios-Hardware/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/meder/NuttyNios-Hardware/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/meder/NuttyNios-Hardware/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/meder/NuttyNios-Hardware/db/ip/sld8c825f5d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "CLK_I2C_SDA" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 81
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 85
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 91
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 94
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 97
Info (13000): Registers with preset signals will power-up high File: C:/Users/meder/NuttyNios-Hardware/db/ip/de10_lite_qsys/submodules/de10_lite_qsys_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 61
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 73
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 74
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 75
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 75
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 75
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 75
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 76
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 76
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 76
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 76
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 77
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 77
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 77
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 77
    Warning (13410): Pin "CLK_I2C_SCL" is stuck at GND File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 80
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 515 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/meder/NuttyNios-Hardware/output_files/sdram.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 38
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 40
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: C:/Users/meder/NuttyNios-Hardware/de10_lite_sdram_nios_test.v Line: 87
Info (21057): Implemented 3876 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 99 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 3571 logic cells
    Info (21064): Implemented 112 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings
    Info: Peak virtual memory: 4979 megabytes
    Info: Processing ended: Fri Feb 25 13:08:37 2022
    Info: Elapsed time: 00:02:22
    Info: Total CPU time (on all processors): 00:02:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/meder/NuttyNios-Hardware/output_files/sdram.map.smsg.


