$comment
	File created using the following command:
		vcd file TEI_GRUPO17.msim.vcd -direction
$end
$date
	Mon Jul 28 15:25:45 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module conversorCA2_vlg_vec_tst $end
$var reg 1 ! b0_i $end
$var reg 1 " b1_i $end
$var reg 1 # b2_i $end
$var reg 1 $ UP_DOWN $end
$var wire 1 % B [11] $end
$var wire 1 & B [10] $end
$var wire 1 ' B [9] $end
$var wire 1 ( B [8] $end
$var wire 1 ) B [7] $end
$var wire 1 * B [6] $end
$var wire 1 + B [5] $end
$var wire 1 , B [4] $end
$var wire 1 - B [3] $end
$var wire 1 . B [2] $end
$var wire 1 / B [1] $end
$var wire 1 0 B [0] $end
$var wire 1 1 sampler $end
$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 B[11]~output_o $end
$var wire 1 9 B[10]~output_o $end
$var wire 1 : B[9]~output_o $end
$var wire 1 ; B[8]~output_o $end
$var wire 1 < B[7]~output_o $end
$var wire 1 = B[6]~output_o $end
$var wire 1 > B[5]~output_o $end
$var wire 1 ? B[4]~output_o $end
$var wire 1 @ B[3]~output_o $end
$var wire 1 A B[2]~output_o $end
$var wire 1 B B[1]~output_o $end
$var wire 1 C B[0]~output_o $end
$var wire 1 D b0_i~input_o $end
$var wire 1 E b1_i~input_o $end
$var wire 1 F b2_i~input_o $end
$var wire 1 G UP_DOWN~input_o $end
$var wire 1 H inst41|inst11|inst5~0_combout $end
$var wire 1 I inst41|inst2|inst5~combout $end
$var wire 1 J inst41|inst1|inst5~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
x1
02
13
x4
15
16
17
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
1I
0J
$end
#1000000
