

================================================================
== Vitis HLS Report for 'decision_function_8'
================================================================
* Date:           Thu Jan 23 13:48:14 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read2029 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read20" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_202 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_203 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_204 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_205 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_206 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_207 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_208 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 28 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read615, i18 260974" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_203 = icmp_slt  i18 %p_read_208, i18 7" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_203' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_204 = icmp_slt  i18 %p_read_207, i18 445" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_204' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_205 = icmp_slt  i18 %p_read211, i18 1695" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_205' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_206 = icmp_slt  i18 %p_read615, i18 259353" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_206' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_207 = icmp_slt  i18 %p_read1120, i18 45" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_207' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_208 = icmp_slt  i18 %p_read_204, i18 148" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_208' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_209 = icmp_slt  i18 %p_read_205, i18 865" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_209' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_210 = icmp_slt  i18 %p_read1120, i18 67" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_210' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_211 = icmp_slt  i18 %p_read615, i18 259338" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_211' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_212 = icmp_slt  i18 %p_read1019, i18 310" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_212' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_213 = icmp_slt  i18 %p_read312, i18 11195" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_213' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_214 = icmp_slt  i18 %p_read514, i18 828" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_214' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_215 = icmp_slt  i18 %p_read_206, i18 557" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_215' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_216 = icmp_slt  i18 %p_read_203, i18 1625" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_216' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i4 @_ssdm_op_PartSelect.i4.i18.i32.i32, i18 %p_read2029, i32 14, i32 17" [firmware/BDT.h:86]   --->   Operation 44 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.73ns)   --->   "%icmp_ln86_566 = icmp_slt  i4 %tmp_7, i4 1" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_566' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_218 = icmp_slt  i18 %p_read211, i18 261290" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_218' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_219 = icmp_slt  i18 %p_read413, i18 8093" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_219' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_220 = icmp_slt  i18 %p_read817, i18 16161" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_220' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_221 = icmp_slt  i18 %p_read918, i18 35997" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_221' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_222 = icmp_slt  i18 %p_read413, i18 26508" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_222' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_223 = icmp_slt  i18 %p_read_204, i18 410" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_223' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_224 = icmp_slt  i18 %p_read, i18 346" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_224' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_225 = icmp_slt  i18 %p_read716, i18 193" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_225' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_226 = icmp_slt  i18 %p_read110, i18 2917" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_226' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_227 = icmp_slt  i18 %p_read_202, i18 1015" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_227' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_203, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns)   --->   "%and_ln102_192 = and i1 %icmp_ln86_204, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_192' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns)   --->   "%xor_ln104_98 = xor i1 %icmp_ln86_204, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_98' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln104_39 = and i1 %xor_ln104_98, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 60 'and' 'and_ln104_39' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln102_195 = and i1 %icmp_ln86_207, i1 %and_ln102_192" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_195' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_42)   --->   "%xor_ln104_101 = xor i1 %icmp_ln86_207, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_42 = and i1 %and_ln102_192, i1 %xor_ln104_101" [firmware/BDT.h:104]   --->   Operation 63 'and' 'and_ln104_42' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns)   --->   "%and_ln102_196 = and i1 %icmp_ln86_208, i1 %and_ln104_39" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_196' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns)   --->   "%and_ln102_202 = and i1 %icmp_ln86_214, i1 %and_ln104_42" [firmware/BDT.h:102]   --->   Operation 65 'and' 'and_ln102_202' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_43)   --->   "%xor_ln104_108 = xor i1 %icmp_ln86_214, i1 1" [firmware/BDT.h:104]   --->   Operation 66 'xor' 'xor_ln104_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_43 = and i1 %and_ln104_42, i1 %xor_ln104_108" [firmware/BDT.h:104]   --->   Operation 67 'and' 'and_ln104_43' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_218)   --->   "%or_ln117_216 = or i1 %icmp_ln86, i1 %xor_ln104_98" [firmware/BDT.h:117]   --->   Operation 68 'or' 'or_ln117_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_218)   --->   "%or_ln117_217 = or i1 %icmp_ln86_207, i1 %or_ln117_216" [firmware/BDT.h:117]   --->   Operation 69 'or' 'or_ln117_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117_218 = or i1 %icmp_ln86_214, i1 %or_ln117_217" [firmware/BDT.h:117]   --->   Operation 70 'or' 'or_ln117_218' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 71 [1/1] (0.97ns)   --->   "%and_ln102_193 = and i1 %icmp_ln86_205, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_193' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_40)   --->   "%xor_ln104_99 = xor i1 %icmp_ln86_205, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_40 = and i1 %and_ln102, i1 %xor_ln104_99" [firmware/BDT.h:104]   --->   Operation 73 'and' 'and_ln104_40' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_199)   --->   "%xor_ln104_102 = xor i1 %icmp_ln86_208, i1 1" [firmware/BDT.h:104]   --->   Operation 74 'xor' 'xor_ln104_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.97ns)   --->   "%and_ln102_197 = and i1 %icmp_ln86_209, i1 %and_ln102_193" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_197' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_197)   --->   "%and_ln102_203 = and i1 %icmp_ln86_215, i1 %and_ln102_196" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_199)   --->   "%and_ln102_216 = and i1 %icmp_ln86_216, i1 %xor_ln104_102" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_199)   --->   "%and_ln102_204 = and i1 %and_ln102_216, i1 %and_ln104_39" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_197)   --->   "%or_ln117 = or i1 %and_ln104_43, i1 %and_ln102_203" [firmware/BDT.h:117]   --->   Operation 79 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_197)   --->   "%zext_ln117 = zext i1 %or_ln117_218" [firmware/BDT.h:117]   --->   Operation 80 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.97ns)   --->   "%or_ln117_191 = or i1 %and_ln104_43, i1 %and_ln102_196" [firmware/BDT.h:117]   --->   Operation 81 'or' 'or_ln117_191' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_197)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_199)   --->   "%or_ln117_192 = or i1 %or_ln117_191, i1 %and_ln102_204" [firmware/BDT.h:117]   --->   Operation 83 'or' 'or_ln117_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_197 = select i1 %or_ln117_191, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_197' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_199)   --->   "%zext_ln117_21 = zext i2 %select_ln117_197" [firmware/BDT.h:117]   --->   Operation 85 'zext' 'zext_ln117_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.97ns)   --->   "%or_ln117_193 = or i1 %and_ln104_43, i1 %and_ln104_39" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_193' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_199)   --->   "%select_ln117_198 = select i1 %or_ln117_192, i3 %zext_ln117_21, i3 4" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_199 = select i1 %or_ln117_193, i3 %select_ln117_198, i3 5" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_199' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.97ns)   --->   "%or_ln117_195 = or i1 %or_ln117_193, i1 %and_ln102_197" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_195' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.02>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_97 = xor i1 %icmp_ln86_203, i1 1" [firmware/BDT.h:104]   --->   Operation 90 'xor' 'xor_ln104_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_97" [firmware/BDT.h:104]   --->   Operation 91 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.97ns)   --->   "%and_ln102_194 = and i1 %icmp_ln86_206, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_194' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_41)   --->   "%xor_ln104_100 = xor i1 %icmp_ln86_206, i1 1" [firmware/BDT.h:104]   --->   Operation 93 'xor' 'xor_ln104_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_41 = and i1 %and_ln104, i1 %xor_ln104_100" [firmware/BDT.h:104]   --->   Operation 94 'and' 'and_ln104_41' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_203)   --->   "%xor_ln104_103 = xor i1 %icmp_ln86_209, i1 1" [firmware/BDT.h:104]   --->   Operation 95 'xor' 'xor_ln104_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.97ns)   --->   "%and_ln102_198 = and i1 %icmp_ln86_210, i1 %and_ln104_40" [firmware/BDT.h:102]   --->   Operation 96 'and' 'and_ln102_198' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.97ns)   --->   "%and_ln102_199 = and i1 %icmp_ln86_211, i1 %and_ln102_194" [firmware/BDT.h:102]   --->   Operation 97 'and' 'and_ln102_199' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_201)   --->   "%and_ln102_205 = and i1 %icmp_ln86_566, i1 %and_ln102_197" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_205' <Predicate = (or_ln117_195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_203)   --->   "%and_ln102_217 = and i1 %icmp_ln86_218, i1 %xor_ln104_103" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_203)   --->   "%and_ln102_206 = and i1 %and_ln102_217, i1 %and_ln102_193" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_205)   --->   "%and_ln102_207 = and i1 %icmp_ln86_219, i1 %and_ln102_198" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_201)   --->   "%or_ln117_194 = or i1 %or_ln117_193, i1 %and_ln102_205" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_194' <Predicate = (or_ln117_195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_201)   --->   "%select_ln117_200 = select i1 %or_ln117_194, i3 %select_ln117_199, i3 6" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_200' <Predicate = (or_ln117_195)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_203)   --->   "%or_ln117_196 = or i1 %or_ln117_195, i1 %and_ln102_206" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_201 = select i1 %or_ln117_195, i3 %select_ln117_200, i3 7" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_201' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_203)   --->   "%zext_ln117_22 = zext i3 %select_ln117_201" [firmware/BDT.h:117]   --->   Operation 106 'zext' 'zext_ln117_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.97ns)   --->   "%or_ln117_197 = or i1 %or_ln117_193, i1 %and_ln102_193" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_197' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_203)   --->   "%select_ln117_202 = select i1 %or_ln117_196, i4 %zext_ln117_22, i4 8" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_205)   --->   "%or_ln117_198 = or i1 %or_ln117_197, i1 %and_ln102_207" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_203 = select i1 %or_ln117_197, i4 %select_ln117_202, i4 9" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_203' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.97ns)   --->   "%or_ln117_199 = or i1 %or_ln117_197, i1 %and_ln102_198" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_199' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_205)   --->   "%select_ln117_204 = select i1 %or_ln117_198, i4 %select_ln117_203, i4 10" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_205 = select i1 %or_ln117_199, i4 %select_ln117_204, i4 11" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_205' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.97ns)   --->   "%or_ln117_201 = or i1 %or_ln117_193, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 114 'or' 'or_ln117_201' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln117_209 = or i1 %or_ln117_193, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_209' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.26>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_207)   --->   "%xor_ln104_104 = xor i1 %icmp_ln86_210, i1 1" [firmware/BDT.h:104]   --->   Operation 116 'xor' 'xor_ln104_104' <Predicate = (or_ln117_201 & or_ln117_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_211)   --->   "%xor_ln104_105 = xor i1 %icmp_ln86_211, i1 1" [firmware/BDT.h:104]   --->   Operation 117 'xor' 'xor_ln104_105' <Predicate = (or_ln117_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.97ns)   --->   "%and_ln102_200 = and i1 %icmp_ln86_212, i1 %and_ln104_41" [firmware/BDT.h:102]   --->   Operation 118 'and' 'and_ln102_200' <Predicate = (or_ln117_209)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_207)   --->   "%and_ln102_218 = and i1 %icmp_ln86_220, i1 %xor_ln104_104" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_218' <Predicate = (or_ln117_201 & or_ln117_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_207)   --->   "%and_ln102_208 = and i1 %and_ln102_218, i1 %and_ln104_40" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_208' <Predicate = (or_ln117_201 & or_ln117_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_209)   --->   "%and_ln102_209 = and i1 %icmp_ln86_221, i1 %and_ln102_199" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_209' <Predicate = (or_ln117_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_211)   --->   "%and_ln102_219 = and i1 %icmp_ln86_222, i1 %xor_ln104_105" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_219' <Predicate = (or_ln117_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_211)   --->   "%and_ln102_210 = and i1 %and_ln102_219, i1 %and_ln102_194" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_210' <Predicate = (or_ln117_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_207)   --->   "%or_ln117_200 = or i1 %or_ln117_199, i1 %and_ln102_208" [firmware/BDT.h:117]   --->   Operation 124 'or' 'or_ln117_200' <Predicate = (or_ln117_201 & or_ln117_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_207)   --->   "%select_ln117_206 = select i1 %or_ln117_200, i4 %select_ln117_205, i4 12" [firmware/BDT.h:117]   --->   Operation 125 'select' 'select_ln117_206' <Predicate = (or_ln117_201 & or_ln117_209)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_209)   --->   "%or_ln117_202 = or i1 %or_ln117_201, i1 %and_ln102_209" [firmware/BDT.h:117]   --->   Operation 126 'or' 'or_ln117_202' <Predicate = (or_ln117_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_207 = select i1 %or_ln117_201, i4 %select_ln117_206, i4 13" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_207' <Predicate = (or_ln117_209)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.97ns)   --->   "%or_ln117_203 = or i1 %or_ln117_201, i1 %and_ln102_199" [firmware/BDT.h:117]   --->   Operation 128 'or' 'or_ln117_203' <Predicate = (or_ln117_209)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_209)   --->   "%select_ln117_208 = select i1 %or_ln117_202, i4 %select_ln117_207, i4 14" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_208' <Predicate = (or_ln117_209)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_211)   --->   "%or_ln117_204 = or i1 %or_ln117_203, i1 %and_ln102_210" [firmware/BDT.h:117]   --->   Operation 130 'or' 'or_ln117_204' <Predicate = (or_ln117_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_209 = select i1 %or_ln117_203, i4 %select_ln117_208, i4 15" [firmware/BDT.h:117]   --->   Operation 131 'select' 'select_ln117_209' <Predicate = (or_ln117_209)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_211)   --->   "%zext_ln117_23 = zext i4 %select_ln117_209" [firmware/BDT.h:117]   --->   Operation 132 'zext' 'zext_ln117_23' <Predicate = (or_ln117_209)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.97ns)   --->   "%or_ln117_205 = or i1 %or_ln117_201, i1 %and_ln102_194" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_205' <Predicate = (or_ln117_209)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_211)   --->   "%select_ln117_210 = select i1 %or_ln117_204, i5 %zext_ln117_23, i5 16" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_210' <Predicate = (or_ln117_209)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_211 = select i1 %or_ln117_205, i5 %select_ln117_210, i5 17" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_211' <Predicate = (or_ln117_209)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.97ns)   --->   "%or_ln117_207 = or i1 %or_ln117_205, i1 %and_ln102_200" [firmware/BDT.h:117]   --->   Operation 136 'or' 'or_ln117_207' <Predicate = (or_ln117_209)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_215)   --->   "%xor_ln104_106 = xor i1 %icmp_ln86_212, i1 1" [firmware/BDT.h:104]   --->   Operation 137 'xor' 'xor_ln104_106' <Predicate = (or_ln117_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.97ns)   --->   "%and_ln102_201 = and i1 %icmp_ln86_213, i1 %and_ln102_195" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_201' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_213)   --->   "%and_ln102_211 = and i1 %icmp_ln86_223, i1 %and_ln102_200" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_211' <Predicate = (or_ln117_207 & or_ln117_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_215)   --->   "%and_ln102_220 = and i1 %icmp_ln86_224, i1 %xor_ln104_106" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_220' <Predicate = (or_ln117_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_215)   --->   "%and_ln102_212 = and i1 %and_ln102_220, i1 %and_ln104_41" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_212' <Predicate = (or_ln117_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_217)   --->   "%and_ln102_213 = and i1 %icmp_ln86_225, i1 %and_ln102_201" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_213)   --->   "%or_ln117_206 = or i1 %or_ln117_205, i1 %and_ln102_211" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_206' <Predicate = (or_ln117_207 & or_ln117_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_213)   --->   "%select_ln117_212 = select i1 %or_ln117_206, i5 %select_ln117_211, i5 18" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_212' <Predicate = (or_ln117_207 & or_ln117_209)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_215)   --->   "%or_ln117_208 = or i1 %or_ln117_207, i1 %and_ln102_212" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_208' <Predicate = (or_ln117_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_213 = select i1 %or_ln117_207, i5 %select_ln117_212, i5 19" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_213' <Predicate = (or_ln117_209)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_215)   --->   "%select_ln117_214 = select i1 %or_ln117_208, i5 %select_ln117_213, i5 20" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_214' <Predicate = (or_ln117_209)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_217)   --->   "%or_ln117_210 = or i1 %or_ln117_209, i1 %and_ln102_213" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_215 = select i1 %or_ln117_209, i5 %select_ln117_214, i5 21" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_215' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.97ns)   --->   "%or_ln117_211 = or i1 %or_ln117_209, i1 %and_ln102_201" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_211' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_217)   --->   "%select_ln117_216 = select i1 %or_ln117_210, i5 %select_ln117_215, i5 22" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_217 = select i1 %or_ln117_211, i5 %select_ln117_216, i5 23" [firmware/BDT.h:117]   --->   Operation 152 'select' 'select_ln117_217' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.19>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_219)   --->   "%xor_ln104_107 = xor i1 %icmp_ln86_213, i1 1" [firmware/BDT.h:104]   --->   Operation 153 'xor' 'xor_ln104_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_219)   --->   "%and_ln102_221 = and i1 %icmp_ln86_226, i1 %xor_ln104_107" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_219)   --->   "%and_ln102_214 = and i1 %and_ln102_221, i1 %and_ln102_195" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_219)   --->   "%or_ln117_212 = or i1 %or_ln117_211, i1 %and_ln102_214" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.97ns)   --->   "%or_ln117_213 = or i1 %or_ln117_209, i1 %and_ln102_195" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_213' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_219)   --->   "%select_ln117_218 = select i1 %or_ln117_212, i5 %select_ln117_217, i5 24" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_219 = select i1 %or_ln117_213, i5 %select_ln117_218, i5 25" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_219' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 160 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%and_ln102_215 = and i1 %icmp_ln86_227, i1 %and_ln102_202" [firmware/BDT.h:102]   --->   Operation 161 'and' 'and_ln102_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_214 = or i1 %or_ln117_213, i1 %and_ln102_215" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_215 = or i1 %or_ln117_213, i1 %and_ln102_202" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%select_ln117_220 = select i1 %or_ln117_214, i5 %select_ln117_219, i5 26" [firmware/BDT.h:117]   --->   Operation 164 'select' 'select_ln117_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.27i12.i12.i5, i5 0, i12 2397, i5 1, i12 3610, i5 2, i12 347, i5 3, i12 3887, i5 4, i12 2335, i5 5, i12 27, i5 6, i12 3999, i5 7, i12 1160, i5 8, i12 65, i5 9, i12 427, i5 10, i12 1042, i5 11, i12 288, i5 12, i12 3367, i5 13, i12 4085, i5 14, i12 95, i5 15, i12 3937, i5 16, i12 1417, i5 17, i12 1, i5 18, i12 40, i5 19, i12 3728, i5 20, i12 4057, i5 21, i12 42, i5 22, i12 370, i5 23, i12 4044, i5 24, i12 3364, i5 25, i12 3511, i5 26, i12 421, i12 0, i5 %select_ln117_220" [firmware/BDT.h:118]   --->   Operation 165 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_215, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 166 'select' 'agg_result_0' <Predicate = true> <Delay = 3.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 167 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read615', firmware/BDT.h:86) on port 'p_read6' (firmware/BDT.h:86) [36]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [42]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [69]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_98', firmware/BDT.h:104) [74]  (0.978 ns)
	'and' operation 1 bit ('and_ln104_39', firmware/BDT.h:104) [75]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_196', firmware/BDT.h:102) [85]  (0.978 ns)

 <State 3>: 2.951ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_191', firmware/BDT.h:117) [124]  (0.978 ns)
	'select' operation 2 bit ('select_ln117_197', firmware/BDT.h:117) [127]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_198', firmware/BDT.h:117) [130]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_199', firmware/BDT.h:117) [132]  (0.980 ns)

 <State 4>: 3.028ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_205', firmware/BDT.h:102) [103]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_194', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_200', firmware/BDT.h:117) [134]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_201', firmware/BDT.h:117) [136]  (0.980 ns)
	'select' operation 4 bit ('select_ln117_202', firmware/BDT.h:117) [139]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_203', firmware/BDT.h:117) [141]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_204', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_205', firmware/BDT.h:117) [145]  (1.024 ns)

 <State 5>: 3.263ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_104', firmware/BDT.h:104) [90]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_218', firmware/BDT.h:102) [107]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_208', firmware/BDT.h:102) [108]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_200', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_206', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_207', firmware/BDT.h:117) [149]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_208', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_209', firmware/BDT.h:117) [153]  (1.024 ns)
	'select' operation 5 bit ('select_ln117_210', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_211', firmware/BDT.h:117) [158]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_211', firmware/BDT.h:102) [112]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_206', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_212', firmware/BDT.h:117) [160]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_213', firmware/BDT.h:117) [162]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_214', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_215', firmware/BDT.h:117) [166]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_216', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_217', firmware/BDT.h:117) [170]  (1.215 ns)

 <State 7>: 2.193ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_213', firmware/BDT.h:117) [171]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_219', firmware/BDT.h:117) [174]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_215', firmware/BDT.h:102) [118]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_214', firmware/BDT.h:117) [173]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_220', firmware/BDT.h:117) [176]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [177]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [178]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
