
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -1149.19

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -52.81

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -52.81

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
     2    1.58   15.31   38.18   38.18 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx2_ASAP7_75t_R)
                                         _043_ (net)
                 15.31    0.03   38.21 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.61    8.35    6.94   45.15 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.35    0.01   45.16 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
                                 45.16   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
                          6.82    6.82   library hold time
                                  6.82   data required time
-----------------------------------------------------------------------------
                                  6.82   data required time
                                -45.16   data arrival time
-----------------------------------------------------------------------------
                                 38.34   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
     1    0.73   14.72   41.04   41.04 ^ dpath.a_reg.out[8]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
                                         _032_ (net)
                 14.72    0.01   41.04 ^ _351_/A (INVx1_ASAP7_75t_R)
     3    2.98   17.98   13.00   54.05 v _351_/Y (INVx1_ASAP7_75t_R)
                                         dpath.a_lt_b$in0[8] (net)
                 17.98    0.05   54.10 v _568_/B (HAxp5_ASAP7_75t_R)
     5    4.44   89.78   72.89  126.99 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 89.78    0.08  127.07 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.30   20.33   45.12  172.20 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 20.33    0.04  172.23 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.68    9.15   22.28  194.51 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  9.15    0.00  194.52 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.84   11.72   20.35  214.87 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.73    0.19  215.06 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.62   16.55   20.57  235.63 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.55    0.05  235.67 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.68   13.92   26.02  261.69 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 13.92    0.03  261.72 v _418_/B (XOR2x1_ASAP7_75t_R)
     2    1.33   20.27   22.53  284.24 v _418_/Y (XOR2x1_ASAP7_75t_R)
                                         net41 (net)
                 20.27    0.04  284.28 v output41/A (BUFx2_ASAP7_75t_R)
     1    0.33    4.76   16.52  300.80 v output41/Y (BUFx2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  4.76    0.01  300.81 v resp_msg[13] (out)
                                300.81   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -300.81   data arrival time
-----------------------------------------------------------------------------
                                -52.81   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
     1    0.73   14.72   41.04   41.04 ^ dpath.a_reg.out[8]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
                                         _032_ (net)
                 14.72    0.01   41.04 ^ _351_/A (INVx1_ASAP7_75t_R)
     3    2.98   17.98   13.00   54.05 v _351_/Y (INVx1_ASAP7_75t_R)
                                         dpath.a_lt_b$in0[8] (net)
                 17.98    0.05   54.10 v _568_/B (HAxp5_ASAP7_75t_R)
     5    4.44   89.78   72.89  126.99 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 89.78    0.08  127.07 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.30   20.33   45.12  172.20 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 20.33    0.04  172.23 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.68    9.15   22.28  194.51 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  9.15    0.00  194.52 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.84   11.72   20.35  214.87 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.73    0.19  215.06 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.62   16.55   20.57  235.63 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.55    0.05  235.67 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.68   13.92   26.02  261.69 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 13.92    0.03  261.72 v _418_/B (XOR2x1_ASAP7_75t_R)
     2    1.33   20.27   22.53  284.24 v _418_/Y (XOR2x1_ASAP7_75t_R)
                                         net41 (net)
                 20.27    0.04  284.28 v output41/A (BUFx2_ASAP7_75t_R)
     1    0.33    4.76   16.52  300.80 v output41/Y (BUFx2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  4.76    0.01  300.81 v resp_msg[13] (out)
                                300.81   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -300.81   data arrival time
-----------------------------------------------------------------------------
                                -52.81   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
229.37216186523438

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7168

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.55669593811035

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8054

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 41

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
  41.04   41.04 ^ dpath.a_reg.out[7]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
  12.94   53.97 v _352_/Y (INVx1_ASAP7_75t_R)
  70.21  124.18 v _569_/SN (HAxp5_ASAP7_75t_R)
  40.11  164.29 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.93  182.22 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.57  202.79 v _306_/Y (OR2x2_ASAP7_75t_R)
  21.08  223.86 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.63  241.50 v _370_/Y (AND3x1_ASAP7_75t_R)
  29.44  270.94 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  27.97  298.91 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.92  309.83 v _450_/Y (NOR2x1_ASAP7_75t_R)
  25.11  334.94 v _451_/Y (OA33x2_ASAP7_75t_R)
   0.01  334.95 v dpath.a_reg.out[2]$_DFFE_PP_/D (DFFHQNx3_ASAP7_75t_R)
         334.95   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[2]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
 -10.92  299.08   library setup time
         299.08   data required time
---------------------------------------------------------
         299.08   data required time
        -334.95   data arrival time
---------------------------------------------------------
         -35.87   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
  38.18   38.18 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx2_ASAP7_75t_R)
   6.97   45.15 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   45.16 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
          45.16   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
   6.82    6.82   library hold time
           6.82   data required time
---------------------------------------------------------
           6.82   data required time
         -45.16   data arrival time
---------------------------------------------------------
          38.34   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
300.8073

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-52.8073

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-17.555192

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.25e-04   2.41e-05   6.82e-09   2.49e-04  38.3%
Combinational          2.09e-04   1.91e-04   2.54e-08   4.01e-04  61.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.34e-04   2.15e-04   3.22e-08   6.49e-04 100.0%
                          66.8%      33.2%       0.0%
