<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>About – Alec Wyen</title>
  <link rel="stylesheet" href="style.css">
</head>
<body>

<header>
  <h1>Alec Wyen</h1>
  <p>Firmware & Systems Engineering | BIOS, Embedded Systems, and Emerging Memory</p>
  <nav>
    <a href="index.html">Home</a>
    <a href="resume.html">Resume</a>
    <a href="projects.html">Projects</a>
    <a href="blog.html">Blog</a>
    <a href="contact.html">Contact</a>
  </nav>
</header>

<main>

<section id="contact">
  <h2>Contact</h2>
  <p>
    Email: <a href="mailto:aswyen@gmail.com">aswyen@gmail.com</a> <br>
    GitHub: <a href="https://github.com/aswyen" target="_blank">aswyen</a> <br>
    Location: Boise, ID
  </p>
</section>

<section id="summary">
  <h2>Professional Summary</h2>
  <p>
    Engineering Manager and Principal Firmware Engineer with 12+ years of experience spanning BIOS/UEFI development, embedded systems, DRAM/memory technologies, and silicon enablement. 
    Currently leading Micron Technology's BIOS Development team, managing six engineers across x86 and ARM platforms. 
    Experienced in automation strategies, team leadership, mentoring, and delivering production-ready firmware features.
  </p>
</section>

<section id="experience">
  <h2>Work Experience</h2>

  <div class="resume-item">
    <h3>Principal Engineering Lead, BIOS Development – Micron Technology</h3>
    <p><em>Sept 2024 – Present | Boise, ID</em></p>
    <ul>
      <li>Lead a cross-platform BIOS development team of six engineers, spanning Intel, AMD, and ARM platforms.</li>
      <li>Define team strategy, pillars, and long-term roadmap to improve reliability and accelerate feature releases.</li>
      <li>Champion automation initiatives for end-to-end build, test, and release pipelines.</li>
      <li>Mentor engineers in technical growth, career development, and cross-team collaboration.</li>
    </ul>
  </div>

  <div class="resume-item">
    <h3>Senior BIOS/Firmware Engineer – Micron Technology</h3>
    <p><em>Oct 2023 – Sept 2024 | Boise, ID</em></p>
    <ul>
      <li>Delivered bi-weekly BIOS feature updates for Intel Raptor Lake and Birch Stream platforms.</li>
      <li>Reviewed and provided feedback on peer code commits across Server and Client BIOS repositories.</li>
      <li>Developed BIOS features supporting Characterization, Enablement, and Validation teams.</li>
      <li>Implemented RMT Temperature Drift Automation and DRAM Design ID reporting to streamline workflows.</li>
      <li>Published internal standards for BIOS code changes and version numbers to improve team understanding.</li>
      <li>Standardized BIOS release notes format, incorporating stakeholder feedback for clarity and accessibility.</li>
    </ul>
  </div>

  <div class="resume-item">
    <h3>Senior Product Engineer – DRAM Node Development Tactical Team Lead</h3>
    <p><em>Mar 2023 – Oct 2023 | Boise, ID</em></p>
    <ul>
      <li>Led a team of five engineers on special Node Development projects supporting critical DEGT needs.</li>
      <li>Directed project priorities, assigned tasks, and managed individual performance using JIRA.</li>
      <li>Reported weekly status updates to Product Engineering leadership on tactical projects and milestones.</li>
      <li>Executed individual contributor tasks focused on 1γ CMOS short-loop experimentation to shorten learning cycles.</li>
    </ul>
  </div>

  <div class="resume-item">
    <h3>Senior Product Engineer – Emerging Memory Node Development Team Lead</h3>
    <p><em>Nov 2021 – Mar 2023 | Boise, ID</em></p>
    <ul>
      <li>Promoted to Senior Engineer and appointed team leader for 20-series emerging memory projects.</li>
      <li>Led a team of three engineers to achieve spider-chip functional milestones ahead of schedule.</li>
      <li>Delivered daily progress updates and recommendations to stakeholders during PI, YE, and PE meetings.</li>
      <li>Presented bi-weekly executive summaries to division Senior Vice President and staff.</li>
      <li>Coordinated knowledge transfer from Boise to Japan to facilitate Fab 15 production ramp.</li>
      <li>Partnered with DRAM Node Development teams to adapt high-volume best known methods (BKMs) to emerging memory.</li>
      <li>Mentored team members, provided coaching, and guided career growth toward subject matter expertise.</li>
    </ul>
  </div>

  <div class="resume-item">
    <h3>Product Engineer – Emerging Memory Spider Chip Project Lead</h3>
    <p><em>Oct 2020 – Nov 2021 | Boise, ID</em></p>
    <ul>
      <li>Produced documentation tracking changes from parent design and led training sessions for engineers.</li>
      <li>Represented Product Engineering priorities and timelines to Process Integration, Yield Enhancement, and Probe Test teams.</li>
      <li>Monitored production line incoming lots, ensuring experiment intentions were understood before testing.</li>
      <li>Defined and monitored probe wafer test conditions for adequate coverage.</li>
      <li>Analyzed silicon experiment data and summarized results in lot reports to drive process improvements.</li>
      <li>Partnered with Yield Enhancement engineers to identify and track defects through physical failure analysis.</li>
    </ul>
  </div>

  <div class="resume-item">
    <h3>Product Engineer – Emerging Memory Node Development</h3>
    <p><em>Sept 2017 – Oct 2020 | Boise, ID</em></p>
    <ul>
      <li>Performed statistical analysis on probe lots using JMP and Python, providing feedback to Process Integration teams.</li>
      <li>Characterized array defects for physical failure analysis submissions.</li>
      <li>Developed electrical failure analysis techniques with Hamamatsu iPhemos Emissions Testers.</li>
      <li>Created Python scripts to map logical addresses to physical cell locations for layout sensitivity, sense-amp, and routing analysis.</li>
      <li>Designed an automated routing-to-cell interaction analyzer using OpenCV and multiprocessing.</li>
      <li>Verified pre-silicon RAS chain timing and power supply operation with Cadence Virtuoso and Verilog simulations.</li>
      <li>Validated post-silicon RAS chain timing using microprobing techniques.</li>
      <li>Led Training Taskforce to improve new-hire productivity and created a JIRA new-hire checklist.</li>
      <li>Consolidated tools across EM departments into a shared Bitbucket repository to reduce duplicate development.</li>
    </ul>
  </div>

  <div class="resume-item">
    <h3>Product Engineer – Hybrid Memory Cube Product Engineering</h3>
    <p><em>May 2013 – Sept 2017 | Boise, ID</em></p>
    <ul>
      <li>Designed and developed HMC DRAM Built-In-Self-Test code for defect detection and field repair.</li>
      <li>Co-authored an internal white-paper on HMC self-test capabilities and self-modifying code.</li>
      <li>Produced field-deployable firmware patches for customer-specific issues.</li>
      <li>Developed Python scripts to model firmware code size against DRAM repair storage needs.</li>
      <li>Collaborated with Test Engineers to update production test flows for firmware releases.</li>
      <li>Debugged customer RMAs and fed results back to process improvement teams.</li>
      <li>Trained Quality Engineers in RMA procedures and developed a web interface for reporting process improvements.</li>
      <li>Modeled HMC repair densities to estimate yield and define quality cut-offs.</li>
    </ul>
  </div>

  <div class="resume-item">
    <h3>Electrical Engineering Intern – Digilent Inc.</h3>
    <p><em>Jan 2012 – May 2013 | Pullman, WA</em></p>
  </div>

</section>

<section id="education">
  <h2>Education</h2>
  <p>Washington State University — B.S., Computer Engineering |<em> Pullman, WA</em></p>
</section>

<section id="skills">
  <h2>Technical Skills</h2>
  <p>
    <strong>Languages & Systems:</strong> C, C++, Python, Assembly, HTML/CSS, JavaScript, Django, SQLite <br>
    <strong>Firmware & Platforms:</strong> BIOS/UEFI, Intel & ARM platforms, Embedded Systems, Device Drivers <br>
    <strong>Protocols:</strong> UART, I2C, SPI <br>
    <strong>Tools:</strong> JIRA, Confluence, Git/Bitbucket, JMP, Cadence Virtuoso, OpenCV <br>
    <strong>Domains:</strong> DRAM, Emerging Memories, Electrical Failure Analysis, Statistical Data Analysis, Test Automation
  </p>
</section>

<section id="interests">
  <h2>Professional Interests</h2>
  <p>
    Leadership Development • Engineering Management • Firmware & Microcode • Embedded Systems • Emerging Memory Technologies • Software Tool Development
  </p>
</section>

</main>

<footer>
  &copy; 2025 Alec Wyen &nbsp; | &nbsp; <a href="https://github.com/aswyen" target="_blank">GitHub</a>
</footer>

<script src="script.js"></script>
</body>
</html>
