============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  02:34:02 pm
  Module:                 ripple_carry_adder_8bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-238 ps) Path Delay Check
     Startpoint: (F) B[0]
       Endpoint: (R) S[7]

                   Capture    Launch  
      Path Delay:+    1210         -  
      Drv Adjust:+       0         0  
         Arrival:=    1210            
                                      
   Required Time:=    1210            
       Data Path:-    1448            
           Slack:=    -238            

Exceptions/Constraints:
  max_delay             1210            constraints.sdc_line_1 

#---------------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  B[0]                               -       -     F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g18/X                              -       A->X  F     sky130_fd_sc_hd__clkbuf_1      3 10.5    85   352     352    (-,-) 
  F1A/g61/Y                          -       A->Y  R     sky130_fd_sc_hd__nor2_2        1  6.0    96   132     484    (-,-) 
  F1A/g59/Y                          -       A2->Y F     sky130_fd_sc_hd__o21ai_2       2 11.8    63    83     566    (-,-) 
  full_adder_loop[1].FA/g124__3680/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    55    67     634    (-,-) 
  full_adder_loop[1].FA/g122__5526/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    51     684    (-,-) 
  full_adder_loop[2].FA/g124__8246/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57     741    (-,-) 
  full_adder_loop[2].FA/g122__1705/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     792    (-,-) 
  full_adder_loop[3].FA/g124__7482/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     848    (-,-) 
  full_adder_loop[3].FA/g122__1881/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     898    (-,-) 
  full_adder_loop[4].FA/g124__2883/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     955    (-,-) 
  full_adder_loop[4].FA/g122__9315/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1005    (-,-) 
  full_adder_loop[5].FA/g124__2398/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1062    (-,-) 
  full_adder_loop[5].FA/g122__6417/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       3 15.2    44    56    1117    (-,-) 
  full_adder_loop[6].FA/g21/Y        -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    59    1176    (-,-) 
  full_adder_loop[6].FA/g20/Y        -       A->Y  F     sky130_fd_sc_hd__nand2_4       3 15.9    46    57    1233    (-,-) 
  full_adder_loop[7].FA/g41/Y        -       A->Y  R     sky130_fd_sc_hd__clkinv_2      1 10.1    44    56    1289    (-,-) 
  full_adder_loop[7].FA/g38/Y        -       A->Y  F     sky130_fd_sc_hd__nand2_4       1 17.7    48    57    1346    (-,-) 
  full_adder_loop[7].FA/g36/Y        -       A->Y  R     sky130_fd_sc_hd__nand2_8       1 51.3   110   102    1448    (-,-) 
  S[7]                               <<<     -     R     (port)                         -    -     -     0    1448    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

