// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_ipv4_drop_optional_ip_header_64_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_process2dropFifo_dout,
        rx_process2dropFifo_num_data_valid,
        rx_process2dropFifo_fifo_cap,
        rx_process2dropFifo_empty_n,
        rx_process2dropFifo_read,
        rx_process2dropLengthFifo_dout,
        rx_process2dropLengthFifo_num_data_valid,
        rx_process2dropLengthFifo_fifo_cap,
        rx_process2dropLengthFifo_empty_n,
        rx_process2dropLengthFifo_read,
        rx_ip2udpFifo_din,
        rx_ip2udpFifo_num_data_valid,
        rx_ip2udpFifo_fifo_cap,
        rx_ip2udpFifo_full_n,
        rx_ip2udpFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] rx_process2dropFifo_dout;
input  [3:0] rx_process2dropFifo_num_data_valid;
input  [3:0] rx_process2dropFifo_fifo_cap;
input   rx_process2dropFifo_empty_n;
output   rx_process2dropFifo_read;
input  [3:0] rx_process2dropLengthFifo_dout;
input  [1:0] rx_process2dropLengthFifo_num_data_valid;
input  [1:0] rx_process2dropLengthFifo_fifo_cap;
input   rx_process2dropLengthFifo_empty_n;
output   rx_process2dropLengthFifo_read;
output  [127:0] rx_ip2udpFifo_din;
input  [1:0] rx_ip2udpFifo_num_data_valid;
input  [1:0] rx_ip2udpFifo_fifo_cap;
input   rx_ip2udpFifo_full_n;
output   rx_ip2udpFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_process2dropFifo_read;
reg rx_process2dropLengthFifo_read;
reg[127:0] rx_ip2udpFifo_din;
reg rx_ip2udpFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] grp_nbreadreq_fu_106_p3;
reg    ap_predicate_op7_read_state1;
reg    ap_predicate_op26_read_state1;
reg    ap_predicate_op35_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_120_p3;
reg    ap_predicate_op54_read_state1;
wire   [0:0] icmp_ln1035_fu_302_p2;
reg    ap_predicate_op59_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [2:0] doh_state_load_reg_416;
reg   [0:0] tmp_184_i_reg_420;
reg    ap_predicate_op90_write_state2;
reg   [0:0] tmp_182_i_reg_450;
reg    ap_predicate_op93_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [2:0] doh_state;
reg   [63:0] prevWord_data_V;
reg   [7:0] prevWord_keep_V_2;
reg   [3:0] length_V;
reg    rx_process2dropLengthFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_process2dropFifo_blk_n;
reg    rx_ip2udpFifo_blk_n;
reg   [7:0] reg_188;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] currWord_data_V_fu_196_p1;
reg   [63:0] currWord_data_V_reg_424;
wire   [31:0] trunc_ln628_fu_200_p1;
reg   [31:0] trunc_ln628_reg_432;
reg   [3:0] tmp_190_i_reg_437;
reg   [0:0] tmp_57_reg_445;
reg   [127:0] rx_process2dropFifo_read_1_reg_454;
reg   [0:0] tmp_i_260_reg_462;
wire   [63:0] trunc_ln250_fu_248_p1;
reg   [63:0] trunc_ln250_reg_466;
reg   [0:0] tmp_i_reg_474;
reg   [0:0] tmp_185_i_reg_478;
reg   [0:0] icmp_ln1035_reg_482;
wire   [63:0] trunc_ln228_fu_308_p1;
reg   [63:0] trunc_ln228_reg_486;
reg   [1:0] ap_phi_mux_storemerge_i_phi_fu_144_p4;
wire   [1:0] ap_phi_reg_pp0_iter0_storemerge_i_reg_141;
wire   [2:0] zext_ln224_fu_312_p1;
wire   [0:0] tmp_56_fu_214_p3;
wire   [0:0] grp_fu_162_p3;
wire   [3:0] length_V_load_load_fu_252_p1;
wire   [3:0] add_ln841_fu_256_p2;
wire   [127:0] zext_ln281_1_fu_361_p1;
reg    ap_block_pp0_stage0_01001;
wire   [127:0] zext_ln320_fu_400_p1;
wire   [2:0] tmp_58_fu_292_p4;
wire   [0:0] xor_ln281_fu_332_p2;
wire   [3:0] grp_fu_179_p4;
wire   [31:0] grp_fu_170_p4;
wire   [72:0] or_ln_fu_337_p6;
wire   [79:0] zext_ln281_fu_349_p1;
wire   [80:0] or_ln281_1_i_fu_353_p3;
wire   [72:0] zext_ln320_cast_fu_388_p5;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_80;
reg    ap_condition_226;
reg    ap_condition_232;
reg    ap_condition_235;
reg    ap_condition_240;
reg    ap_condition_244;
reg    ap_condition_179;
reg    ap_condition_79;
reg    ap_condition_450;
reg    ap_condition_268;
reg    ap_condition_250;
reg    ap_condition_293;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 doh_state = 3'd0;
#0 prevWord_data_V = 64'd0;
#0 prevWord_keep_V_2 = 8'd0;
#0 length_V = 4'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_179)) begin
        if ((1'b1 == ap_condition_80)) begin
            doh_state <= zext_ln224_fu_312_p1;
        end else if ((doh_state == 3'd4)) begin
            doh_state <= 3'd0;
        end else if ((1'b1 == ap_condition_244)) begin
            doh_state <= 3'd3;
        end else if ((1'b1 == ap_condition_240)) begin
            doh_state <= 3'd2;
        end else if ((1'b1 == ap_condition_235)) begin
            doh_state <= 3'd0;
        end else if ((1'b1 == ap_condition_232)) begin
            doh_state <= 3'd4;
        end else if ((1'b1 == ap_condition_226)) begin
            doh_state <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_450)) begin
        if ((1'b1 == ap_condition_79)) begin
            length_V <= rx_process2dropLengthFifo_dout;
        end else if ((doh_state == 3'd1)) begin
            length_V <= add_ln841_fu_256_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_250)) begin
        if ((1'b1 == ap_condition_268)) begin
            prevWord_data_V <= trunc_ln228_reg_486;
        end else if (((tmp_i_260_reg_462 == 1'd1) & (doh_state_load_reg_416 == 3'd1))) begin
            prevWord_data_V <= trunc_ln250_reg_466;
        end else if (((tmp_184_i_reg_420 == 1'd1) & (doh_state_load_reg_416 == 3'd3))) begin
            prevWord_data_V <= currWord_data_V_reg_424;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_106_p3 == 1'd1) & (doh_state == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currWord_data_V_reg_424 <= currWord_data_V_fu_196_p1;
        tmp_190_i_reg_437 <= {{rx_process2dropFifo_dout[67:64]}};
        tmp_57_reg_445 <= rx_process2dropFifo_dout[128'd68];
        trunc_ln628_reg_432 <= trunc_ln628_fu_200_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        doh_state_load_reg_416 <= doh_state;
    end
end

always @ (posedge ap_clk) begin
    if ((~(doh_state == 3'd4) & ~(doh_state == 3'd1) & ~(doh_state == 3'd2) & ~(doh_state == 3'd3) & (tmp_i_nbreadreq_fu_120_p3 == 1'd1) & (grp_nbreadreq_fu_106_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1035_reg_482 <= icmp_ln1035_fu_302_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~(doh_state_load_reg_416 == 3'd1) & ~(doh_state_load_reg_416 == 3'd4) & ~(doh_state_load_reg_416 == 3'd2) & ~(doh_state_load_reg_416 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1035_reg_482 == 1'd1) & (tmp_185_i_reg_478 == 1'd1) & (tmp_i_reg_474 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_i_260_reg_462 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (doh_state_load_reg_416 == 3'd1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_184_i_reg_420 == 1'd1) & (doh_state_load_reg_416 == 3'd3)))) begin
        prevWord_keep_V_2 <= reg_188;
    end
end

always @ (posedge ap_clk) begin
    if (((~(doh_state == 3'd4) & ~(doh_state == 3'd1) & ~(doh_state == 3'd2) & ~(doh_state == 3'd3) & (icmp_ln1035_fu_302_p2 == 1'd1) & (tmp_i_nbreadreq_fu_120_p3 == 1'd1) & (grp_nbreadreq_fu_106_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_106_p3 == 1'd1) & (doh_state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_106_p3 == 1'd1) & (doh_state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_188 <= {{rx_process2dropFifo_dout[71:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op26_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_process2dropFifo_read_1_reg_454 <= rx_process2dropFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((doh_state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_182_i_reg_450 <= grp_nbreadreq_fu_106_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((doh_state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_184_i_reg_420 <= grp_nbreadreq_fu_106_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(doh_state == 3'd4) & ~(doh_state == 3'd1) & ~(doh_state == 3'd2) & ~(doh_state == 3'd3) & (tmp_i_nbreadreq_fu_120_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_185_i_reg_478 <= grp_nbreadreq_fu_106_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((doh_state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_260_reg_462 <= grp_nbreadreq_fu_106_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(doh_state == 3'd4) & ~(doh_state == 3'd1) & ~(doh_state == 3'd2) & ~(doh_state == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_474 <= tmp_i_nbreadreq_fu_120_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(doh_state == 3'd4) & ~(doh_state == 3'd1) & ~(doh_state == 3'd2) & ~(doh_state == 3'd3) & (icmp_ln1035_fu_302_p2 == 1'd1) & (tmp_i_nbreadreq_fu_120_p3 == 1'd1) & (grp_nbreadreq_fu_106_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln228_reg_486 <= trunc_ln228_fu_308_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_106_p3 == 1'd1) & (doh_state == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln250_reg_466 <= trunc_ln250_fu_248_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_80)) begin
        if ((icmp_ln1035_fu_302_p2 == 1'd0)) begin
            ap_phi_mux_storemerge_i_phi_fu_144_p4 = 2'd1;
        end else if ((icmp_ln1035_fu_302_p2 == 1'd1)) begin
            ap_phi_mux_storemerge_i_phi_fu_144_p4 = 2'd3;
        end else begin
            ap_phi_mux_storemerge_i_phi_fu_144_p4 = ap_phi_reg_pp0_iter0_storemerge_i_reg_141;
        end
    end else begin
        ap_phi_mux_storemerge_i_phi_fu_144_p4 = ap_phi_reg_pp0_iter0_storemerge_i_reg_141;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (doh_state_load_reg_416 == 3'd4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op93_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1)))) begin
        rx_ip2udpFifo_blk_n = rx_ip2udpFifo_full_n;
    end else begin
        rx_ip2udpFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_293)) begin
        if ((doh_state_load_reg_416 == 3'd4)) begin
            rx_ip2udpFifo_din = zext_ln320_fu_400_p1;
        end else if ((ap_predicate_op93_write_state2 == 1'b1)) begin
            rx_ip2udpFifo_din = rx_process2dropFifo_read_1_reg_454;
        end else if ((ap_predicate_op90_write_state2 == 1'b1)) begin
            rx_ip2udpFifo_din = zext_ln281_1_fu_361_p1;
        end else begin
            rx_ip2udpFifo_din = 'bx;
        end
    end else begin
        rx_ip2udpFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (doh_state_load_reg_416 == 3'd4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op93_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op90_write_state2 == 1'b1)))) begin
        rx_ip2udpFifo_write = 1'b1;
    end else begin
        rx_ip2udpFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_done_reg == 1'b0) & (ap_predicate_op59_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op35_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op26_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        rx_process2dropFifo_blk_n = rx_process2dropFifo_empty_n;
    end else begin
        rx_process2dropFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op59_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op35_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op26_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op7_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rx_process2dropFifo_read = 1'b1;
    end else begin
        rx_process2dropFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op54_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_process2dropLengthFifo_blk_n = rx_process2dropLengthFifo_empty_n;
    end else begin
        rx_process2dropLengthFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op54_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_process2dropLengthFifo_read = 1'b1;
    end else begin
        rx_process2dropLengthFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln841_fu_256_p2 = ($signed(length_V) + $signed(4'd14));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op59_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op54_read_state1 == 1'b1) & (rx_process2dropLengthFifo_empty_n == 1'b0)) | ((ap_predicate_op35_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op7_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((doh_state_load_reg_416 == 3'd4) & (rx_ip2udpFifo_full_n == 1'b0)) | ((ap_predicate_op93_write_state2 == 1'b1) & (rx_ip2udpFifo_full_n == 1'b0)) | ((ap_predicate_op90_write_state2 == 1'b1) & (rx_ip2udpFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op59_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op54_read_state1 == 1'b1) & (rx_process2dropLengthFifo_empty_n == 1'b0)) | ((ap_predicate_op35_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op7_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((doh_state_load_reg_416 == 3'd4) & (rx_ip2udpFifo_full_n == 1'b0)) | ((ap_predicate_op93_write_state2 == 1'b1) & (rx_ip2udpFifo_full_n == 1'b0)) | ((ap_predicate_op90_write_state2 == 1'b1) & (rx_ip2udpFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op59_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op54_read_state1 == 1'b1) & (rx_process2dropLengthFifo_empty_n == 1'b0)) | ((ap_predicate_op35_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op7_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((doh_state_load_reg_416 == 3'd4) & (rx_ip2udpFifo_full_n == 1'b0)) | ((ap_predicate_op93_write_state2 == 1'b1) & (rx_ip2udpFifo_full_n == 1'b0)) | ((ap_predicate_op90_write_state2 == 1'b1) & (rx_ip2udpFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op59_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op54_read_state1 == 1'b1) & (rx_process2dropLengthFifo_empty_n == 1'b0)) | ((ap_predicate_op35_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op26_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)) | ((ap_predicate_op7_read_state1 == 1'b1) & (rx_process2dropFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((doh_state_load_reg_416 == 3'd4) & (rx_ip2udpFifo_full_n == 1'b0)) | ((ap_predicate_op93_write_state2 == 1'b1) & (rx_ip2udpFifo_full_n == 1'b0)) | ((ap_predicate_op90_write_state2 == 1'b1) & (rx_ip2udpFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_179 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_226 = ((grp_nbreadreq_fu_106_p3 == 1'd1) & (doh_state == 3'd3) & (tmp_56_fu_214_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_232 = ((grp_nbreadreq_fu_106_p3 == 1'd1) & (doh_state == 3'd3) & (grp_fu_162_p3 == 1'd1) & (tmp_56_fu_214_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_235 = ((grp_nbreadreq_fu_106_p3 == 1'd1) & (doh_state == 3'd2) & (grp_fu_162_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_240 = ((grp_nbreadreq_fu_106_p3 == 1'd1) & (doh_state == 3'd1) & (length_V_load_load_fu_252_p1 == 4'd2));
end

always @ (*) begin
    ap_condition_244 = ((grp_nbreadreq_fu_106_p3 == 1'd1) & (doh_state == 3'd1) & (length_V_load_load_fu_252_p1 == 4'd3));
end

always @ (*) begin
    ap_condition_250 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_268 = (~(doh_state_load_reg_416 == 3'd1) & ~(doh_state_load_reg_416 == 3'd4) & ~(doh_state_load_reg_416 == 3'd2) & ~(doh_state_load_reg_416 == 3'd3) & (icmp_ln1035_reg_482 == 1'd1) & (tmp_185_i_reg_478 == 1'd1) & (tmp_i_reg_474 == 1'd1));
end

always @ (*) begin
    ap_condition_293 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_450 = ((grp_nbreadreq_fu_106_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_79 = (~(doh_state == 3'd4) & ~(doh_state == 3'd1) & ~(doh_state == 3'd2) & ~(doh_state == 3'd3) & (tmp_i_nbreadreq_fu_120_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_80 = (~(doh_state == 3'd4) & ~(doh_state == 3'd1) & ~(doh_state == 3'd2) & ~(doh_state == 3'd3) & (tmp_i_nbreadreq_fu_120_p3 == 1'd1) & (grp_nbreadreq_fu_106_p3 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_storemerge_i_reg_141 = 'bx;

always @ (*) begin
    ap_predicate_op26_read_state1 = ((grp_nbreadreq_fu_106_p3 == 1'd1) & (doh_state == 3'd2));
end

always @ (*) begin
    ap_predicate_op35_read_state1 = ((grp_nbreadreq_fu_106_p3 == 1'd1) & (doh_state == 3'd1));
end

always @ (*) begin
    ap_predicate_op54_read_state1 = (~(doh_state == 3'd4) & ~(doh_state == 3'd1) & ~(doh_state == 3'd2) & ~(doh_state == 3'd3) & (tmp_i_nbreadreq_fu_120_p3 == 1'd1) & (grp_nbreadreq_fu_106_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op59_read_state1 = (~(doh_state == 3'd4) & ~(doh_state == 3'd1) & ~(doh_state == 3'd2) & ~(doh_state == 3'd3) & (icmp_ln1035_fu_302_p2 == 1'd1) & (tmp_i_nbreadreq_fu_120_p3 == 1'd1) & (grp_nbreadreq_fu_106_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op7_read_state1 = ((grp_nbreadreq_fu_106_p3 == 1'd1) & (doh_state == 3'd3));
end

always @ (*) begin
    ap_predicate_op90_write_state2 = ((tmp_184_i_reg_420 == 1'd1) & (doh_state_load_reg_416 == 3'd3));
end

always @ (*) begin
    ap_predicate_op93_write_state2 = ((tmp_182_i_reg_450 == 1'd1) & (doh_state_load_reg_416 == 3'd2));
end

assign currWord_data_V_fu_196_p1 = rx_process2dropFifo_dout[63:0];

assign grp_fu_162_p3 = rx_process2dropFifo_dout[128'd72];

assign grp_fu_170_p4 = {{prevWord_data_V[63:32]}};

assign grp_fu_179_p4 = {{prevWord_keep_V_2[7:4]}};

assign grp_nbreadreq_fu_106_p3 = rx_process2dropFifo_empty_n;

assign icmp_ln1035_fu_302_p2 = ((tmp_58_fu_292_p4 == 3'd0) ? 1'b1 : 1'b0);

assign length_V_load_load_fu_252_p1 = length_V;

assign or_ln281_1_i_fu_353_p3 = {{1'd0}, {zext_ln281_fu_349_p1}};

assign or_ln_fu_337_p6 = {{{{{xor_ln281_fu_332_p2}, {tmp_190_i_reg_437}}, {grp_fu_179_p4}}, {trunc_ln628_reg_432}}, {grp_fu_170_p4}};

assign tmp_56_fu_214_p3 = rx_process2dropFifo_dout[32'd68];

assign tmp_58_fu_292_p4 = {{rx_process2dropLengthFifo_dout[3:1]}};

assign tmp_i_nbreadreq_fu_120_p3 = rx_process2dropLengthFifo_empty_n;

assign trunc_ln228_fu_308_p1 = rx_process2dropFifo_dout[63:0];

assign trunc_ln250_fu_248_p1 = rx_process2dropFifo_dout[63:0];

assign trunc_ln628_fu_200_p1 = rx_process2dropFifo_dout[31:0];

assign xor_ln281_fu_332_p2 = (tmp_57_reg_445 ^ 1'd1);

assign zext_ln224_fu_312_p1 = ap_phi_mux_storemerge_i_phi_fu_144_p4;

assign zext_ln281_1_fu_361_p1 = or_ln281_1_i_fu_353_p3;

assign zext_ln281_fu_349_p1 = or_ln_fu_337_p6;

assign zext_ln320_cast_fu_388_p5 = {{{{{{5'd16}, {grp_fu_179_p4}}}, {32'd0}}}, {grp_fu_170_p4}};

assign zext_ln320_fu_400_p1 = zext_ln320_cast_fu_388_p5;

endmodule //rocev2_top_ipv4_drop_optional_ip_header_64_s
