<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!DOCTYPE board SYSTEM "C:/Xilinx/Vivado/2021.1/data/boards/board_schemas/current/board.dtd">
<!--   ** **        **          **  ****      **  **********  ********** ®   
      **   **        **        **   ** **     **  **              **
     **     **        **      **    **  **    **  **              **
    **       **        **    **     **   **   **  *********       **
   **         **        **  **      **    **  **  **              **
  **           **        ****       **     ** **  **              **
 **  .........  **        **        **      ****  **********      **
    ...........
                                    Reach Further™
 Copyright (C) 2021, Avnet Inc - All rights reserved
 Licensed under the Apache License, Version 2.0 (the "License"). You may
 not use this file except in compliance with the License. A copy of the
 License is located at
     http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 License for the specific language governing permissions and limitations
 under the License. -->
 
<board 
   schema_version="2.2" 
   vendor="avnet.com" 
   name="XBoard-ZU1" 
   display_name="XBoard-ZU1 Development Board" 
   url="http://avnet.me/XBoard-ZU1" 
   preset_file="preset.xml">

   <images>
      <image 
         name="xbzu1_top.png" 
         display_name="XBoard-ZU1 Single Board Computer" 
         sub_type="board">
         <description>XBoard-ZU1 SBC Image</description>
      </image>
   </images>

   <compatible_board_revisions>
      <revision id="0">Rev 1</revision>
   </compatible_board_revisions>

   <file_version>1.0</file_version>

   <description>XBoard-ZU1 Development Board</description>

   <parameters>
      <parameter 
         name="heat_sink_type" 
         value="medium" 
         value_type="string"/>
      <parameter 
         name="heat_sink_temperature" 
         value_type="range" 
         value_min="0.0" 
         value_max="40.0"/>
   </parameters>

   <jumpers>
   </jumpers>

   <components>   

      <!-- ZU+ MPSoC -->
      <component name="part0" display_name="ZU+ MPSoC" type="fpga" part_name="xczu1cg-sbva484-1-e" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://avnet.me/XBoard-ZU1">
         <description>Zynq UltraScale+ part on the board</description>
         <interfaces>

            <!-- ZU+ PS Fixed I/O -->
            <interface mode="master" name="ps8_fixedio" type="xilinx.com:zynq_ultra_ps_e:fixedio_rtl:1.0" of_component="ps8_fixedio" preset_proc="zynq_ultra_ps_e_preset"> 
               <preferred_ips>
                  <preferred_ip vendor="xilinx.com" library="ip" name="zynq_ultra_ps_e" order="0"/>
               </preferred_ips>
            </interface>

            <!-- MikroE Click I2C -->
    	    <interface mode="master" name="click_i2c_pl" type="xilinx.com:interface:iic_rtl:1.0" of_component="click_i2c_pl">
	          <preferred_ips>
                <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
              </preferred_ips>
              <port_maps>
                <port_map logical_port="SCL_I" physical_port="click_i2c_main_scl_i" dir="inout">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_SCL_1V8"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="SCL_O" physical_port="click_i2c_main_scl_o" dir="inout">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_SCL_1V8"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="SCL_T" physical_port="click_i2c_main_scl_t" dir="inout">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_SCL_1V8"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="SDA_I" physical_port="click_i2c_main_sda_i" dir="inout">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_SDA_1V8"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="SDA_O" physical_port="click_i2c_main_sda_o" dir="inout">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_SDA_1V8"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="SDA_T" physical_port="click_i2c_main_sda_t" dir="inout">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_SDA_1V8"/>
                  </pin_maps>
                </port_map>
              </port_maps>
            </interface>
    
            <!-- MikroE Click Interrupt -->

            <!-- MikroE Click PWM -->

            <!-- MikroE Click Reset -->
			<interface mode="slave" name="click_reset_pl" type="xilinx.com:signal:reset_rtl:1.0" of_component="click_reset_pl">
			  <parameters>
				<parameter name="rst_polarity" value="1"/>
			  </parameters>
			  <preferred_ips>
				<preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
			  </preferred_ips>
			  <port_maps>
				<port_map logical_port="RST" physical_port="HD_CLICK_RST_1V8" dir="in">
				  <pin_maps>
					<pin_map port_index="0" component_pin="HD_CLICK_RST_1V8"/>
				  </pin_maps>
				</port_map>
			  </port_maps>
			</interface>

            <!-- MikroE Click SPI -->
            <interface mode="master" name="click_spi_pl" type="xilinx.com:interface:spi_rtl:1.0" of_component="click_spi_pl" preset_proc="click_spi_pl_preset">
              <preferred_ips>
                  <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
              </preferred_ips>
              <port_maps>
                <port_map logical_port="IO0_I" physical_port="HD_CLICK_MOSI_1V8" dir="in">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_MOSI_1V8"/> 
                  </pin_maps>
                </port_map>
                <port_map logical_port="IO0_O" physical_port="spi_mosi_o" dir="out">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_MOSI_1V8"/> 
                  </pin_maps>
                </port_map>
                <port_map logical_port="IO0_T" physical_port="spi_mosi_t" dir="out">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_MOSI_1V8"/> 
                  </pin_maps>
                </port_map>
                <port_map logical_port="IO1_I" physical_port="HD_CLICK_MISO_1V8" dir="in">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_MISO_1V8"/> 
                  </pin_maps>
                </port_map>
                <port_map logical_port="IO1_O" physical_port="spi_miso_o" dir="out">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_MISO_1V8"/> 
                  </pin_maps>
                </port_map>
                <port_map logical_port="IO1_T" physical_port="spi_miso_t" dir="out">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_MISO_1V8"/> 
                  </pin_maps>
                </port_map>
                <port_map logical_port="SCK_I" physical_port="HD_CLICK_SCK_1V8" dir="in">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_SCK_1V8"/> 
                  </pin_maps>
                </port_map>
                <port_map logical_port="SCK_O" physical_port="spi_sclk_o" dir="out">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_SCK_1V8"/> 
                  </pin_maps>
                </port_map>
                <port_map logical_port="SCK_T" physical_port="spi_sclk_t" dir="out">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_SCK_1V8"/> 
                  </pin_maps>
                </port_map>
                <port_map logical_port="SS_I" physical_port="HD_CLICK_CS0_1V8" dir="in">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_CS0_1V8"/> 
                  </pin_maps>
                </port_map>
                <port_map logical_port="SS_O" physical_port="spi_ss_o" dir="out">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_CS0_1V8"/> 
                  </pin_maps>
                </port_map>
                <port_map logical_port="SS_T" physical_port="spi_ss_t" dir="out">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_CS0_1V8"/> 
                  </pin_maps>
                </port_map>
                <port_map logical_port="SS1_O" physical_port="spi_ss1_o" dir="out">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_CLICK_CS1_AN_1V8"/> 
                  </pin_maps>
                </port_map>
              </port_maps>
            </interface>      

            <!-- MikroE Click UART -->
			<interface mode="master" name="click_uart_pl" type="xilinx.com:interface:uart_rtl:1.0" of_component="click_uart_pl">
			  <preferred_ips>
				<preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
			  </preferred_ips>
			  <port_maps>
				<port_map logical_port="TxD" physical_port="rs232_uart_txd" dir="out">
				  <pin_maps>
					<pin_map port_index="0" component_pin="HD_CLICK_TX_1V8"/>
				  </pin_maps>
				</port_map>
				<port_map logical_port="RxD" physical_port="rs232_uart_rxd" dir="in">
				  <pin_maps>
					<pin_map port_index="0" component_pin="HD_CLICK_RX_1V8"/>
				  </pin_maps>
				</port_map>
			  </port_maps>
			</interface>

            <!-- PUSH BUTTON -->

            <!-- TRI-COLOR LEDS -->

            <!-- TEMPERATURE SENSOR I2C -->
    	    <interface mode="master" name="TempSensor_i2c_pl" type="xilinx.com:interface:iic_rtl:1.0" of_component="TempSensor_i2c_pl">
	          <preferred_ips>
                <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
              </preferred_ips>
              <port_maps>
                <port_map logical_port="SCL_I" physical_port="TempSensor_i2c_main_scl_i" dir="inout">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_SENSOR_I2C_SCL"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="SCL_O" physical_port="TempSensor_i2c_main_scl_o" dir="inout">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_SENSOR_I2C_SCL"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="SCL_T" physical_port="TempSensor_i2c_main_scl_t" dir="inout">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_SENSOR_I2C_SCL"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="SDA_I" physical_port="TempSensor_i2c_main_sda_i" dir="inout">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_SENSOR_I2C_SDA"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="SDA_O" physical_port="TempSensor_i2c_main_sda_o" dir="inout">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_SENSOR_I2C_SDA"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="SDA_T" physical_port="TempSensor_i2c_main_sda_t" dir="inout">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_SENSOR_I2C_SDA"/>
                  </pin_maps>
                </port_map>
              </port_maps>
            </interface>

            <!-- SYZYGY DNA I2C -->
    	    <interface mode="master" name="SyzygyDNA_i2c_pl" type="xilinx.com:interface:iic_rtl:1.0" of_component="SyzygyDNA_i2c_pl">
	          <preferred_ips>
                <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
              </preferred_ips>
              <port_maps>
                <port_map logical_port="SCL_I" physical_port="SyzygyDNA_i2c_main_scl_i" dir="inout">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_SYZYGY_SCL_1V8"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="SCL_O" physical_port="SyzygyDNA_i2c_main_scl_o" dir="inout">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_SYZYGY_SCL_1V8"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="SCL_T" physical_port="SyzygyDNA_i2c_main_scl_t" dir="inout">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_SYZYGY_SCL_1V8"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="SDA_I" physical_port="SyzygyDNA_i2c_main_sda_i" dir="inout">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_SYZYGY_SDA_1V8"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="SDA_O" physical_port="SyzygyDNA_i2c_main_sda_o" dir="inout">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_SYZYGY_SDA_1V8"/>
                  </pin_maps>
                </port_map>
                <port_map logical_port="SDA_T" physical_port="SyzygyDNA_i2c_main_sda_t" dir="inout">
                  <pin_maps>
                    <pin_map port_index="0" component_pin="HD_SYZYGY_SDA_1V8"/>
                  </pin_maps>
                </port_map>
              </port_maps>
            </interface>

            <!-- SYZYGY STD PL (J6) -->

            <!-- SYZYGY TRX2 PL (J1) -->

	  	    <!-- SYZYGY TRX2 MIO (J2) -->

			</interfaces> 
      </component>

      <!-- ZU+ PS Fixed I/O -->
      <component name="ps8_fixedio" display_name="PS8 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>

      <!-- MikroE Click I2C -->
      <component name="click_i2c_pl" display_name="PL click_i2c" type="chip" sub_type="mux" major_group="Miscellaneous" part_name="Click" vendor="MikroE">
        <description>Click I2C</description>
      </component>

      <!-- MikroE Click Interrupt -->

      <!-- MikroE Click PWM -->

      <!-- MikroE Click Reset -->
      <component name="click_reset_pl" display_name="Click Reset" type="chip" sub_type="system_reset" major_group="Reset" part_name="Click" vendor="MikroE">
        <description>Click Reset Input</description>
      </component>

      <!-- MikroE Click SPI -->
      <component name="click_spi_pl" display_name="PL Click SPI" type="chip" sub_type="mux" major_group="SPI" part_name="Click" vendor="MikroE">
          <description>Shield click_spi_pl</description>
      </component>

      <!-- MikroE Click UART -->
      <component name="click_uart_pl" display_name="UART" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="Click" vendor="MikroE">
        <description>PL UART </description>
        <pins>
            <pin index="0" name="USB_uart_TX" iostandard="LVCMOS33"/>
            <pin index="1" name="USB_uart_RX" iostandard="LVCMOS33"/>
        </pins>
      </component>

      <!-- PUSH BUTTON -->

      <!-- TRI-COLOR LEDS -->

      <!-- TEMPERATURE SENSOR I2C -->
      <component name="TempSensor_i2c_pl" display_name="PL TempSensor_i2c" type="chip" sub_type="mux" major_group="Miscellaneous" part_name="STTS22HTR" vendor="STMicro">
        <description>Click I2C</description>
      </component>

      <!-- SYZYGY DNA I2C -->
      <component name="SyzygyDNA_i2c_pl" display_name="PL SyzygyDNA_i2c" type="chip" sub_type="mux" major_group="Miscellaneous" part_name="ATTINY44A-MMH" vendor="Microchip">
        <description>Click I2C</description>
      </component>

      <!-- SYZYGY STD PL (J6) -->

      <!-- SYZYGY TRX2 PL (J1) -->

	  <!-- SYZYGY TRX2 MIO (J2) -->

	  </components>

   <jtag_chains>
      <jtag_chain name="chain1">
          <position name="0" component="part0"/>
      </jtag_chain>
   </jtag_chains>

   <connections>
   <!-- MikroE Click I2C -->
   <connection name="part0_click_i2c_pl" component1="part0" component2="click_i2c_pl">
     <connection_map name="part0_click_i2c_pl" typical_delay="5" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
   </connection>

   <!-- MikroE Click Interrupt -->

   <!-- MikroE Click PWM -->

   <!-- MikroE Click Reset -->
   <connection name="part0_click_reset_pl" component1="part0" component2="click_reset_pl">
     <connection_map name="part0_click_reset_pl" typical_delay="5" c1_st_index="4" c1_end_index="4" component2="click_reset_pl" c2_st_index="0" c2_end_index="0"/>
   </connection>

   <!-- MikroE Click SPI -->
   <connection name="part0_click_spi_pl" component1="part0" component2="click_spi_pl">
     <connection_map name="part0_click_spi_pl_1" c1_st_index="5" c1_end_index="9" c2_st_index="0" c2_end_index="4"/>
   </connection>

   <!-- MikroE Click UART -->
   <connection name="part0_click_uart_pl" component1="part0" component2="click_uart_pl">
      <connection_map name="part0_click_uart_pl" typical_delay="5" c1_st_index="10" c1_end_index="11" c2_st_index="0" c2_end_index="1"/>
   </connection>

   <!-- PUSH BUTTON -->

   <!-- TRI-COLOR LEDS -->

   <!-- TEMPERATURE SENSOR I2C -->
   <connection name="part0_TempSensor_i2c_pl" component1="part0" component2="TempSensor_i2c_pl">
     <connection_map name="part0_TempSensor_i2c_pl" typical_delay="5" c1_st_index="19" c1_end_index="20" c2_st_index="0" c2_end_index="1"/>
   </connection>

   <!-- SYZYGY DNA I2C -->
   <connection name="part0_SyzygyDNA_i2c_pl" component1="part0" component2="SyzygyDNA_i2c_pl">
     <connection_map name="part0_SyzygyDNA_i2c_pl" typical_delay="5" c1_st_index="21" c1_end_index="22" c2_st_index="0" c2_end_index="1"/>
   </connection>

   <!-- SYZYGY STD PL (J6) -->

   <!-- SYZYGY TRX2 PL (J1) -->

   <!-- SYZYGY TRX2 MIO (J2) -->

   </connections> 
 
<!-- 
   <ip_associated_rules>
   </ip_associated_rules>
-->

</board>

