<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>计算机组成与结构  学习笔记 | Scarborough's Fair</title><meta name="author" content="Scarborough"><meta name="copyright" content="Scarborough"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="计算机组成原理第一章：计算机系统概述冯诺依曼结构 存储器(MU) :存储指令和数据； 输入单元（IU）：接收输入信号； 输出单元（OU）：发送输出信号； 算数逻辑单元（ALU）：执行算数逻辑操作； 控制单元（CU）：产生各部件的控制信号；  CPU 封装了CU，ALU与寄存器； 通过控制总线、地址总线和数据总线进行互联； 寄存器位于CPU内部，保持和CU、ALU同频，因而速度快于外部存储器；  存">
<meta property="og:type" content="article">
<meta property="og:title" content="计算机组成与结构  学习笔记">
<meta property="og:url" content="https://101.42.54.79/posts/ef98d727.html">
<meta property="og:site_name" content="Scarborough&#39;s Fair">
<meta property="og:description" content="计算机组成原理第一章：计算机系统概述冯诺依曼结构 存储器(MU) :存储指令和数据； 输入单元（IU）：接收输入信号； 输出单元（OU）：发送输出信号； 算数逻辑单元（ALU）：执行算数逻辑操作； 控制单元（CU）：产生各部件的控制信号；  CPU 封装了CU，ALU与寄存器； 通过控制总线、地址总线和数据总线进行互联； 寄存器位于CPU内部，保持和CU、ALU同频，因而速度快于外部存储器；  存">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://i.loli.net/2021/02/24/5O1day2nriDzjSu.png">
<meta property="article:published_time" content="2023-10-29T00:09:05.000Z">
<meta property="article:modified_time" content="2023-10-29T00:13:46.723Z">
<meta property="article:author" content="Scarborough">
<meta property="article:tag" content="原理">
<meta property="article:tag" content="verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://i.loli.net/2021/02/24/5O1day2nriDzjSu.png"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="https://101.42.54.79/posts/ef98d727.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"找不到您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '计算机组成与结构  学习笔记',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-10-29 08:13:46'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
    win.getCSS = (url,id = false) => new Promise((resolve, reject) => {
      const link = document.createElement('link')
      link.rel = 'stylesheet'
      link.href = url
      if (id) link.id = id
      link.onerror = reject
      link.onload = link.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        link.onload = link.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(link)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><link rel="stylesheet" href="/css/custom.css" media="defer" onload="this.media='all'"><!-- hexo injector head_end start --><link rel="stylesheet" href="https://cdn.cbd.int/hexo-butterfly-clock-anzhiyu/lib/clock.min.css" /><link rel="stylesheet" href="https://cdn.cbd.int/hexo-butterfly-tag-plugins-plus@latest/lib/assets/font-awesome-animation.min.css" media="defer" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.cbd.int/hexo-butterfly-tag-plugins-plus@latest/lib/tag_plugins.css" media="defer" onload="this.media='all'"><script src="https://cdn.cbd.int/hexo-butterfly-tag-plugins-plus@latest/lib/assets/carousel-touch.js"></script><link rel="stylesheet" href="https://unpkg.zhimg.com/hexo-butterfly-footer-beautify@1.0.0/lib/runtime.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.cbd.int/hexo-butterfly-wowjs/lib/animate.min.css" media="print" onload="this.media='screen'"><!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.3.0"><link rel="alternate" href="/atom.xml" title="Scarborough's Fair" type="application/atom+xml">
</head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="https://i.loli.net/2021/02/24/5O1day2nriDzjSu.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">4</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">5</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">0</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/bangumis/index.html"><i class="fa-fw fas fa-home"></i><span> 追番</span></a></div><div class="menus_item"><a class="site-page" href="/comments/"><i class="fa-fw fas fa-envelope"></i><span> 留言板</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header"><nav id="nav"><span id="blog-info"><a href="/" title="Scarborough's Fair"><span class="site-name">Scarborough's Fair</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search" href="javascript:void(0);"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/bangumis/index.html"><i class="fa-fw fas fa-home"></i><span> 追番</span></a></div><div class="menus_item"><a class="site-page" href="/comments/"><i class="fa-fw fas fa-envelope"></i><span> 留言板</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">计算机组成与结构  学习笔记</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-10-29T00:09:05.000Z" title="发表于 2023-10-29 08:09:05">2023-10-29</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-10-29T00:13:46.723Z" title="更新于 2023-10-29 08:13:46">2023-10-29</time></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="计算机组成与结构  学习笔记"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="计算机组成原理"><a href="#计算机组成原理" class="headerlink" title="计算机组成原理"></a>计算机组成原理</h1><h2 id="第一章：计算机系统概述"><a href="#第一章：计算机系统概述" class="headerlink" title="第一章：计算机系统概述"></a>第一章：计算机系统概述</h2><h3 id="冯诺依曼结构"><a href="#冯诺依曼结构" class="headerlink" title="冯诺依曼结构"></a>冯诺依曼结构</h3><ul>
<li>存储器(MU) :存储指令和数据；</li>
<li>输入单元（IU）：接收输入信号；</li>
<li>输出单元（OU）：发送输出信号；</li>
<li>算数逻辑单元（ALU）：执行算数逻辑操作；</li>
<li>控制单元（CU）：产生各部件的控制信号；</li>
</ul>
<h4 id="CPU"><a href="#CPU" class="headerlink" title="CPU"></a>CPU</h4><ul>
<li>封装了CU，ALU与寄存器；</li>
<li>通过控制总线、地址总线和数据总线进行互联；</li>
<li>寄存器位于CPU内部，保持和CU、ALU同频，因而速度快于外部存储器；</li>
</ul>
<h4 id="存储器"><a href="#存储器" class="headerlink" title="存储器"></a>存储器</h4><ul>
<li>随机访问寄存器（RAM）：易失性寄存器，访问速度较快但断电内容消失；</li>
<li>只读寄存器（ROM）：非易失性寄存器，常用于初始化启动指令；</li>
<li>采用“Cache-主存-磁盘”的三级存储结构；</li>
</ul>
<h4 id="I-O接口与总线"><a href="#I-O接口与总线" class="headerlink" title="I/O接口与总线"></a>I/O接口与总线</h4><p>与外界进行信息交互；</p>
<h3 id="计算机性能初步"><a href="#计算机性能初步" class="headerlink" title="计算机性能初步"></a>计算机性能初步</h3><ul>
<li><p>CPU时间不包括程序输入输出时间或者运行其他程序的时间，表示程序在CPU上执行的时间（小于程序的响应时间）；</p>
</li>
<li><p>缩短程序的响应时间能增加吞吐率，反之不一定（可以增加处理器的个数）；</p>
</li>
<li><p>CPU使用晶振产生的时钟信号来驱动或者定时；</p>
</li>
<li><p>CPU时间=程序时钟周期时间$\times$周期数</p>
<p>周期数=对应指令集花费的周期数<br>   $CPU(Pro)=\sum_{A\in Pro}{CPI(A)\times num(A)}$</p>
</li>
<li><p>性能比表示两个计算机的性能差异；</p>
</li>
</ul>
<p>​    $\frac{性能_Ａ}{性能_B}= \frac{CPU(B)}{CPU(A)}$</p>
<ul>
<li><p>SPEC：实用基准测试程序集</p>
<p>基于现有应用程序的一套标准化源代码作为基准的测试程序集;<br>方便对计算机性能的比较；</p>
<p>设置一个参考计算机，对于每一个参考程序，对所有的计算机均可计算出性能比，对于各个程序的性能比取几何平均值$\sqrt[n]{\prod_{i=1}^{n}SPECratio_i}$即可算出总体性能比；</p>
</li>
</ul>
<h3 id="性能的改进"><a href="#性能的改进" class="headerlink" title="性能的改进"></a>性能的改进</h3><ul>
<li><p>提高并行的层次</p>
<ul>
<li>系统级：使用多处理器</li>
<li>指令级：流水线</li>
<li>操作级：并行加法器，组相连cache，流水级功能部件</li>
<li><p>局部性原理（经验性质的原理）</p>
</li>
<li><p>时间局部性：最近访问过的项目可能近期内再次被使用</p>
</li>
<li>空间局部性：最近访问过的数据地址附近可能会再次使用</li>
<li>注重经常性事件：Amdahl定律<br>$ Speedup(A)=\frac {改进A前时间}{改进Ａ后时间}$<br>$ F(A)=A在程序运行的时间在程序Pro中所占比例$<br>$ Speedup(Pro)=\frac{1}{1-F(A)+\frac{F(A)}{Speedup(A)}}$<br>$ Speedup(Pro)&lt;\frac{1}{1-F(A)}$，这说明性能提高的瓶颈在于改进比例；<br>$ Speedup(Pro)$越大，改进越优秀；</li>
</ul>
</li>
</ul>
<h2 id="第二章：计算机的数值与编码"><a href="#第二章：计算机的数值与编码" class="headerlink" title="第二章：计算机的数值与编码"></a>第二章：计算机的数值与编码</h2><h3 id="补码"><a href="#补码" class="headerlink" title="补码"></a>补码</h3><ul>
<li>对于一个r位数d，对应补码为$f(d)=\begin{cases} &amp;\text d ,d&gt;0;\ &amp;\text (2^r-1)-|d|+1 ,d&gt;0;\end{cases} $；</li>
<li>对于正数而言，补码等于本身，对于负数而言，补码等于其绝对值的反码加1；</li>
<li>已知补码，若最高位为0，表示正数，原码等于补码；若最高位为1，原码为补码减1后取反得到的正数的相反数；</li>
<li>补码表示的范围是$[100..0,011..1]$,也即$[-2^{n-1},2^{n-1}-1]$;</li>
<li>转化为更高位的数：符号拓展&amp;零拓展<ul>
<li>符号拓展：在最高位前面增加相应的符号位（正0负1），适用于有符号数；</li>
<li>零拓展：在最高位前面增加0，适用于无符号数；</li>
</ul>
</li>
<li>溢出：符号位相反两数相加不会溢出；溢出位交给异常处理；</li>
<li>乘除法基于加减法和移位运算实现；</li>
<li>移位<ul>
<li>左移：右端补0；</li>
<li>右移：<ul>
<li>逻辑右移：左端补0；</li>
<li>算数右移：左端补符号位；</li>
</ul>
</li>
</ul>
</li>
<li>逻辑与、或、非、异或：实现某些位的变化；</li>
</ul>
<h3 id="浮点数的规格化"><a href="#浮点数的规格化" class="headerlink" title="浮点数的规格化"></a>浮点数的规格化</h3><ul>
<li>二进制浮点数算数标准 IEEE-754 约定了小数点的位置</li>
<li>浮点数$(-1)^s\times (1.M_2)\times 2^E$ 分别为 符号位（1位） 阶码（8位/32位 或者 11位/64位） 尾数（23位/32位 或者 52位/64位） ,也即$[s][E+2^{n-1}-1][M_2]$;</li>
<li>小数点左边的数不必储存，约定始终为1</li>
<li>尾数按小数部分的真值进行存储</li>
<li>指数真实值需要加上<strong>固定偏移量</strong>$2^{n-1}-1$进行存储，$n$为阶码字段位数（即一般为127或1023）</li>
<li>阶码不能全0不能全1（属于保留数字，无穷或者无效数字）</li>
</ul>
<h3 id="浮点数的加减"><a href="#浮点数的加减" class="headerlink" title="浮点数的加减"></a>浮点数的加减</h3><ul>
<li>对阶操作<br>小数点位置对齐（阶码相等），小阶向大阶看看齐，隐藏位右移</li>
<li>尾数运算<br>增加隐藏位，进行加减运算</li>
<li>规格化处理<br>重新转化为一个规格化浮点数</li>
</ul>
<h4 id="实例："><a href="#实例：" class="headerlink" title="实例："></a>实例：</h4><p>对于13位二进制数（1位符号位，5位阶码，7位尾数）$x=1.0110011\times2^9,y=1.1101101\times2^7$,计算$x+y$;</p>
<h4 id="过程："><a href="#过程：" class="headerlink" title="过程："></a>过程：</h4><p>阶码的固定偏移量为$2^4-1=15$;因而$x$的阶码表示为24（11000），$y$的阶码表示为22（10110）；</p>
<p>$x$的编码为$[0][11000][0110011]$,$y$的编码为$[0][10110][1101101]$;</p>
<p>将$y$阶码向$x$对齐，隐藏位右移得$[0][11000][0111011]$;</p>
<p>尾数相加$01.0110011+00.0111011=01.1101110$,得$x+y=[0][11000][1101110]=1.1101110\times2^9$;这已经是一个规格数了；</p>
<h3 id="浮点数的乘除"><a href="#浮点数的乘除" class="headerlink" title="浮点数的乘除"></a>浮点数的乘除</h3><ul>
<li>阶码定点加减</li>
<li>尾数乘除</li>
<li>规格化处理</li>
</ul>
<h3 id="字符的表示"><a href="#字符的表示" class="headerlink" title="字符的表示"></a>字符的表示</h3><ul>
<li><p>二进制编码</p>
</li>
<li><p>美国信息交换标准码（ASCII）： 表示现代英文和符号，但是过于有限</p>
</li>
<li><p>统一码（Unicode） ：每个符号要用两个或多个字节表示，但存在浪费，十六进制表示</p>
</li>
<li><p>UTF-8 ：变长的编码方式，用1-4个字节表示符号，二进制表示</p>
</li>
</ul>
<h2 id="第三章：计算机芯片的数字电路基础"><a href="#第三章：计算机芯片的数字电路基础" class="headerlink" title="第三章：计算机芯片的数字电路基础"></a>第三章：计算机芯片的数字电路基础</h2><ul>
<li>输入输出逻辑关系：与/或/非</li>
<li>多输入端和一个输出端</li>
<li>利于封装组合和模块化不关心内部电路实现</li>
<li>输入变化存在延迟时间（基于晶体管等电气特性）</li>
</ul>
<h3 id="逻辑代数基础"><a href="#逻辑代数基础" class="headerlink" title="逻辑代数基础"></a>逻辑代数基础</h3><h4 id="Axioms"><a href="#Axioms" class="headerlink" title="Axioms"></a>Axioms</h4><ol>
<li>If $x\neq 0$, $x=1$ ;if $x\neq1$, $x=1$</li>
<li>If $x=0$ , $\overline{x}=1$ ;if $x=1$ ,$\overline{x}=0$ </li>
<li>$0 \cdot 0=0,0 \cdot 1=0, 1\cdot 0=0,1\cdot 1=1 $</li>
<li>$0+0=0,1+0=1,0+1=1$,<strong>$1+1=1$</strong></li>
</ol>
<h4 id="Notices"><a href="#Notices" class="headerlink" title="Notices"></a>Notices</h4><ul>
<li>$1+A=1$</li>
<li>$A+A=A$</li>
<li>$A+BC=(A+B)\cdot (A+C)$</li>
<li>$\overline{A+B}=\overline{A}\cdot \overline{B}$</li>
<li>$A+\overline{A}B=A+B$</li>
<li>$A+AB=A$</li>
<li>$AB+\overline{A}C+BCDEF=AB+\overline{A}C$</li>
</ul>
<h4 id="反演定理"><a href="#反演定理" class="headerlink" title="反演定理"></a>反演定理</h4><p>与运算和或运算置换，取反运算不变，变量取反，计算顺序不变，得到反演逻辑式；<br>两相等逻辑式的反演逻辑式相等；</p>
<h4 id="对偶定理"><a href="#对偶定理" class="headerlink" title="对偶定理"></a>对偶定理</h4><p>与、或运算置换，0、1置换，得到对偶式；<br>两相等逻辑表达式的对偶式相等；</p>
<h4 id="最大项之积和最小项之和"><a href="#最大项之积和最小项之和" class="headerlink" title="最大项之积和最小项之和"></a>最大项之积和最小项之和</h4><p>最小项编码依据是真值为1；</p>
<p>最大项编码依据是真值为0；</p>
<p>标准形式:<br>$F=\sum<em>{}{m(i_1,i_2,…,i_k)}=\prod</em>{}{M(j_1,j_2,…,j_t)}$</p>
<p>反复利用$B=(A+\overline {A})B$，  $A+BC=(A+B)(A+C)$即可；</p>
<p>在$Carnot$ 图中，每个格子进行$0～2^n-1$的编码，相邻两个格子编码$Haming$距离为1(换言之，构成一个Gray码)，用尽量少的框去框尽可能多的1，方便得到更简单的逻辑电路图</p>
<p>利用标准形式可以判断两个逻辑函数是否相等，即逻辑函数相等那么他们的标准形式等价</p>
<h3 id="逻辑序列"><a href="#逻辑序列" class="headerlink" title="逻辑序列"></a>逻辑序列</h3><h4 id="CMOS逻辑"><a href="#CMOS逻辑" class="headerlink" title="CMOS逻辑"></a>CMOS逻辑</h4><ul>
<li><p>3.5～5V：高态</p>
</li>
<li><p>1.5～3.5V：未定义逻辑电平</p>
</li>
<li><p>0～1.5V：低态</p>
</li>
<li><p>NMOS和PMOS晶体管共用形成CMOS逻辑 </p>
<ul>
<li><p>对于NMOS，$V<em>{gs}=0V$断开，$V</em>{gs}=5V$导通；</p>
<p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310242323515.png" alt="image-20231024232258414"></p>
</li>
<li><p>对于PMOS，$V<em>{gs}=0V$断开，$V</em>{gs}=-5V$导通；</p>
<p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310242323108.png" alt="image-20231024232343077"></p>
</li>
</ul>
</li>
</ul>
<h4 id="非门"><a href="#非门" class="headerlink" title="非门"></a>非门</h4><p>仅用了一个NMOS管和一个PMOS管；</p>
<p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310242328310.png" alt="image-20231024232819276"></p>
<h4 id="与非门、与门"><a href="#与非门、与门" class="headerlink" title="与非门、与门"></a>与非门、与门</h4><p>用了k个NMOS管和k个PMOS管（k为输入端口数目，最多输入端为6个），下图是k=2的CMOS电路：</p>
<p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310242334335.png" alt="image-20231024233404303"></p>
<p>通过级联一个非门可以得到与门，尽量能使用与非运算表示的逻辑不用与运算的道理就在此处；</p>
<h4 id="或非门"><a href="#或非门" class="headerlink" title="或非门"></a>或非门</h4><p>将与非门中NMOS与PMOS互换可以得到或非门，类似的实例不再展示（最多输入端为4个）：</p>
<p>同样级联一个非门可以得到或门；</p>
<h4 id="静态电气特性"><a href="#静态电气特性" class="headerlink" title="静态电气特性"></a>静态电气特性</h4><p>$V_{OHmin}$：输出为高态时的最小输出电压，一般为VCC-0.1V；</p>
<p>$V_{OLmax}$：输出为低态时的最大输出电压，一般为地+0.1V；</p>
<p>$V_{IHmin}$：保证能被识别为高态的最小输入电压，一般为VCC的70%；</p>
<p>$V_{ILmax}$：保证能被识别为低态的最大输入电压，一般为VCC的30%;</p>
<p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310242343299.png" alt="image-20231024234337257"></p>
<p>进行级联时应该满足相应大小关系；</p>
<p>不用的输入端不允许悬空不接；</p>
<h4 id="动态电器特性"><a href="#动态电器特性" class="headerlink" title="动态电器特性"></a>动态电器特性</h4><ol>
<li><p>转换时间</p>
<p>上升时间$t_r$和下降时间$t_f$图示,近似等于器件电阻和负载电容的乘积；</p>
<p>启示：尽可能使的信号驱动的输入端最少以减少负载电容；</p>
<p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310261051136.png" alt="image-20231026105142094"></p>
</li>
</ol>
<ol>
<li><p>传播延迟</p>
<p>输入信号变化到输出信号变化所需时间；</p>
<p>$t<em>p=t</em>{pLH}+t_{pHL}$；</p>
<p>启示：尽可能使电路简单化以降低传播延迟；</p>
<p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310261015277.png" alt="image-20231026101525221"></p>
</li>
<li><p>动态功耗</p>
<p>电路处于非稳态时，MOS部分导通产生的漏电流带来功耗，是总功耗的主要部分；</p>
<p>$P<em>D=(C</em>{PD}+C<em>L)V</em>{CC}\times f$ ;</p>
</li>
</ol>
<h3 id="Verilog"><a href="#Verilog" class="headerlink" title="Verilog"></a>Verilog</h3><h2 id="第四章：计算机芯片的基本电路组成"><a href="#第四章：计算机芯片的基本电路组成" class="headerlink" title="第四章：计算机芯片的基本电路组成"></a>第四章：计算机芯片的基本电路组成</h2><h3 id="组合逻辑电路"><a href="#组合逻辑电路" class="headerlink" title="组合逻辑电路"></a>组合逻辑电路</h3><p>注意与非门、或非门比较简单，注意转化为与非和或非的组合；</p>
<h4 id="Multiplex多路选择器"><a href="#Multiplex多路选择器" class="headerlink" title="Multiplex多路选择器"></a>Multiplex多路选择器</h4><p>最简单的多路选择器（Multiplexer）是1位二选一多路器。</p>
<p>当输入S为高电平时，输入Y的值为输入A1的值；</p>
<p>当输入S为低电平时，输入Y的值为输入A0的值;</p>
<script type="math/tex; mode=display">
Y=\overline{S}A_0+SA_1=\overline{\overline{\overline{S}A_0}\cdot \overline{SA_1}}</script><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> MUX2X1(</span><br><span class="line">    <span class="keyword">input</span> A0,</span><br><span class="line">    <span class="keyword">input</span> A1,</span><br><span class="line">    <span class="keyword">input</span> S,</span><br><span class="line">    <span class="keyword">output</span> Y</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">not</span> i0(S_n,S);</span><br><span class="line">    <span class="keyword">nand</span> i1(A0S,A_0,S);</span><br><span class="line">    <span class="keyword">nand</span> i2(A1S,A_1,S_n);</span><br><span class="line">    <span class="keyword">nand</span> i3(Y,A0S,A1S);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>对于32位二选一选择器功能描述风格代码实现：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> MUX2X32(A_0,A_1,S,Y);</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] A_0,A_1;</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">0</span>:<span class="number">0</span>] S;</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">31</span>:<span class="number">0</span>] Y;</span><br><span class="line"></span><br><span class="line">        <span class="keyword">function</span>[<span class="number">31</span>:<span class="number">0</span>] select;</span><br><span class="line">            <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] A,B;</span><br><span class="line">            <span class="keyword">input</span>[<span class="number">0</span>:<span class="number">0</span>] S;</span><br><span class="line">                <span class="keyword">case</span>(S) </span><br><span class="line">                    <span class="number">1&#x27;b1</span>:select=A;</span><br><span class="line">                    <span class="number">1&#x27;b0</span>:select=B;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">endfunction</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> Y=select(A_1,A_0,S);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> MUX2X32(A_0,A_1,S,Y);</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] A_0,A_1;</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">0</span>:<span class="number">0</span>] S;</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">31</span>:<span class="number">0</span>] Y;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> Y=S==<span class="number">1&#x27;b0</span>?A_0:A_1;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>也可以用门级电路实现</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> MUX2X32(</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>]A_0,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>]A_1,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">0</span>:<span class="number">0</span>]S,</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">31</span>:<span class="number">0</span>]Y</span><br><span class="line">);</span><br><span class="line">    MUX2X1 i0(</span><br><span class="line">        <span class="variable">.A_0</span>(A_0[<span class="number">0</span>]),</span><br><span class="line">        <span class="variable">.A_1</span>(A_1[<span class="number">0</span>]),</span><br><span class="line">        <span class="variable">.S</span>(S),</span><br><span class="line">        <span class="variable">.Y</span>(Y[<span class="number">0</span>])</span><br><span class="line">     ); </span><br><span class="line">    MUX2X1 i1(</span><br><span class="line">        <span class="variable">.A_0</span>(A_0[<span class="number">1</span>]),</span><br><span class="line">        <span class="variable">.A_1</span>(A_1[<span class="number">1</span>]),</span><br><span class="line">        <span class="variable">.S</span>(S),</span><br><span class="line">        <span class="variable">.Y</span>(Y[<span class="number">1</span>])</span><br><span class="line">     ); </span><br><span class="line">    ...<span class="comment">//篇幅略长，但好像没找到别的办法了？</span></span><br><span class="line">    MUX2X1 i31(</span><br><span class="line">        <span class="variable">.A_0</span>(A_0[<span class="number">31</span>]),</span><br><span class="line">        <span class="variable">.A_1</span>(A_1[<span class="number">31</span>]),</span><br><span class="line">        <span class="variable">.S</span>(S),</span><br><span class="line">        <span class="variable">.Y</span>(Y[<span class="number">31</span>])</span><br><span class="line">     );        </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>对于32位四选一选择器实现：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> MUX2X32(A_0,A_1,A_2,A_3,S,Y);</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] A_0,A_1,A_2,A_3;</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">1</span>:<span class="number">0</span>] S;</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">31</span>:<span class="number">0</span>] Y;</span><br><span class="line"></span><br><span class="line">        <span class="keyword">function</span>[<span class="number">31</span>:<span class="number">0</span>] select;</span><br><span class="line">            <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] A,B,C,D;</span><br><span class="line">            <span class="keyword">input</span>[<span class="number">0</span>:<span class="number">0</span>] S;</span><br><span class="line">                <span class="keyword">case</span>(S) </span><br><span class="line">                    <span class="number">2&#x27;b00</span>:select=A;</span><br><span class="line">                    <span class="number">2&#x27;b01</span>:select=B;</span><br><span class="line">                    <span class="number">2&#x27;b10</span>:select=C;</span><br><span class="line">                    <span class="number">2&#x27;b11</span>:select=D;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">endfunction</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> Y=select(A_0,A_1,A_2,A_3,S);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4 id="Decode译码器"><a href="#Decode译码器" class="headerlink" title="Decode译码器"></a>Decode译码器</h4><p>$n-2^n$二进制译码器，其n个输入端信号形成一个n位的二进制数值，其$2^n$个输出端中对应序号的输出端为高电平输出，其余$2^n-1$个输出端输出低电平信号;</p>
<p>带使能端En的译码器真值表如下</p>
<div class="table-container">
<table>
<thead>
<tr>
<th>$En$</th>
<th>$I_1$</th>
<th>$I_0$</th>
<th>$Y_0$</th>
<th>$Y_1$</th>
<th>$Y_2$</th>
<th>$Y_3$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>x</td>
<td>x</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
</div>
<p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310261121081.png" alt="image-20231026112149809"></p>
<p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310261122336.png" alt="image-20231026112209039"></p>
<p>DEC2T4E门级电路实现如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> DEC2T4E(I0,I1,En,Y0,Y1,Y2,Y3);</span><br><span class="line">    <span class="keyword">input</span> I0,I1,En;</span><br><span class="line">    <span class="keyword">output</span> Y0,Y1,Y2,Y3;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">not</span> i0(I0_n,I0);</span><br><span class="line">    <span class="keyword">not</span> i1(I1_n,I1);</span><br><span class="line">    <span class="keyword">not</span> i2(En_n,En);</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">nor</span> i3(YY0,I0,I1,En_n);</span><br><span class="line">    <span class="keyword">nor</span> i4(YY1,I0,I1_n,En_n);</span><br><span class="line">    <span class="keyword">nor</span> i5(YY2,I0_n,I1,En_n);</span><br><span class="line">    <span class="keyword">nor</span> i6(YY3,I0_n,I1_n,En_n);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>DEC5T32E实现如下;</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> DEC5T32E(I,En,Y);</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">4</span>:<span class="number">0</span>] I;</span><br><span class="line">    <span class="keyword">input</span> En;</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">31</span>:<span class="number">0</span>] Y;</span><br><span class="line">    </span><br><span class="line">	<span class="keyword">function</span>[<span class="number">31</span>:<span class="number">0</span>] dec;</span><br><span class="line">		<span class="keyword">input</span>[<span class="number">4</span>:<span class="number">0</span>] I;</span><br><span class="line">		<span class="keyword">input</span> En;</span><br><span class="line"></span><br><span class="line">		<span class="keyword">if</span>(En)  </span><br><span class="line">		    <span class="keyword">begin</span></span><br><span class="line">		    <span class="keyword">case</span>(I)</span><br><span class="line">		    <span class="number">5&#x27;b0_0000</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0000_0000_0000_0000_0001</span> ;</span><br><span class="line">		    <span class="number">5&#x27;b0_0001</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0000_0000_0000_0000_0010</span> ;</span><br><span class="line">		    <span class="number">5&#x27;b0_0010</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0000_0000_0000_0000_0100</span> ;</span><br><span class="line">			<span class="number">5&#x27;b0_0011</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0000_0000_0000_0000_1000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b0_0100</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0000_0000_0000_0001_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b0_0101</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0000_0000_0000_0010_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b0_0110</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0000_0000_0000_0100_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b0_0111</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0000_0000_0000_1000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b0_1000</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0000_0000_0001_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b0_1001</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0000_0000_0010_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b0_1010</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0000_0000_0100_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b0_1011</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0000_0000_1000_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b0_1100</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0000_0001_0000_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b0_1101</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0000_0010_0000_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b0_1110</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0000_0100_0000_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b0_1111</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0000_1000_0000_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b1_0000</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0001_0000_0000_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b1_0001</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0010_0000_0000_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b1_0010</span> : dec = <span class="number">32&#x27;b0000_0000_0000_0100_0000_0000_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b1_0011</span> : dec = <span class="number">32&#x27;b0000_0000_0000_1000_0000_0000_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b1_0100</span> : dec = <span class="number">32&#x27;b0000_0000_0001_0000_0000_0000_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b1_0101</span> : dec = <span class="number">32&#x27;b0000_0000_0010_0000_0000_0000_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b1_0110</span> : dec = <span class="number">32&#x27;b0000_0000_0100_0000_0000_0000_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b1_0111</span> : dec = <span class="number">32&#x27;b0000_0000_1000_0000_0000_0000_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b1_1000</span> : dec = <span class="number">32&#x27;b0000_0001_0000_0000_0000_0000_0000_0000</span> ;</span><br><span class="line">		    <span class="number">5&#x27;b1_1001</span> : dec = <span class="number">32&#x27;b0000_0010_0000_0000_0000_0000_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b1_1010</span> : dec = <span class="number">32&#x27;b0000_0100_0000_0000_0000_0000_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b1_1011</span> : dec = <span class="number">32&#x27;b0000_1000_0000_0000_0000_0000_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b1_1100</span> : dec = <span class="number">32&#x27;b0001_0000_0000_0000_0000_0000_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b1_1101</span> : dec = <span class="number">32&#x27;b0010_0000_0000_0000_0000_0000_0000_0000</span> ;</span><br><span class="line">		    <span class="number">5&#x27;b1_1110</span> : dec = <span class="number">32&#x27;b0100_0000_0000_0000_0000_0000_0000_0000</span> ;</span><br><span class="line">			<span class="number">5&#x27;b1_1111</span> : dec = <span class="number">32&#x27;b1000_0000_0000_0000_0000_0000_0000_0000</span> ;</span><br><span class="line">			<span class="keyword">default</span>   : dec = <span class="number">32&#x27;b0000_0000_0000_0000_0000_0000_0000_0000</span> ;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">		    <span class="keyword">end</span></span><br><span class="line">    	<span class="keyword">else</span>  dec = <span class="number">32&#x27;b0000_0000_0000_0000_0000_0000_0000_0000</span> ;</span><br><span class="line">	<span class="keyword">endfunction</span></span><br><span class="line"></span><br><span class="line">	<span class="keyword">assign</span> Y=dec(I,En);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4 id="Encode编码器"><a href="#Encode编码器" class="headerlink" title="Encode编码器"></a>Encode编码器</h4><p>将输入信号的每一个高、低电平信号编制成其对应的二进制编码;</p>
<p>如果出现多个输入高电平时，编码器产生最高优先级的输入端对应的编号。我们把这样的编码器叫做优先级编码器；</p>
<p>优先级编码器还需要一个额外的输出端IDLE来标识当前的输入信号是否为全0;</p>
<div class="table-container">
<table>
<thead>
<tr>
<th>$ I_7$</th>
<th style="text-align:center">$I_6$</th>
<th style="text-align:center">$I_5$</th>
<th style="text-align:center">$I_4$</th>
<th style="text-align:center">$I_3$</th>
<th style="text-align:center">$ I_2$</th>
<th style="text-align:center">$ I_1 $</th>
<th style="text-align:center">$ I_0 $</th>
<th style="text-align:center">$ Y_2 $</th>
<th style="text-align:center">$ Y_1 $</th>
<th style="text-align:center">$ Y_0 $</th>
<th style="text-align:center">$Idle$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td>0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td>0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td>0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td>0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td>0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">x</td>
<td style="text-align:center">x</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td>0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">x</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td>0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
</tr>
<tr>
<td>0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">0</td>
<td style="text-align:center">1</td>
</tr>
</tbody>
</table>
</div>
<p>ENC8T3I实现如下（尚未验证）：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ENC8T3I(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] I,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span>:<span class="number">0</span>] Y,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">0</span>:<span class="number">0</span>] Idle</span><br><span class="line">);</span><br><span class="line">	<span class="keyword">if</span>(I[<span class="number">7</span>]) <span class="keyword">begin</span> Y=<span class="number">3&#x27;b111</span>; Idel=<span class="number">1&#x27;b0</span>; <span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>(I[<span class="number">6</span>]) <span class="keyword">begin</span> <span class="keyword">assign</span> Y=<span class="number">3&#x27;b110</span>; <span class="keyword">assign</span> Idel=<span class="number">1&#x27;b0</span>; <span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>(I[<span class="number">5</span>]) <span class="keyword">begin</span> <span class="keyword">assign</span> Y=<span class="number">3&#x27;b101</span>; <span class="keyword">assign</span> Idel=<span class="number">1&#x27;b0</span>; <span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>(I[<span class="number">4</span>]) <span class="keyword">begin</span> <span class="keyword">assign</span> Y=<span class="number">3&#x27;b100</span>; <span class="keyword">assign</span> Idel=<span class="number">1&#x27;b0</span>; <span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>(I[<span class="number">3</span>]) <span class="keyword">begin</span> <span class="keyword">assign</span> Y=<span class="number">3&#x27;b011</span>; <span class="keyword">assign</span> Idel=<span class="number">1&#x27;b0</span>; <span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>(I[<span class="number">2</span>]) <span class="keyword">begin</span> <span class="keyword">assign</span> Y=<span class="number">3&#x27;b010</span>; <span class="keyword">assign</span> Idel=<span class="number">1&#x27;b0</span>; <span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>(I[<span class="number">1</span>]) <span class="keyword">begin</span> <span class="keyword">assign</span> Y=<span class="number">3&#x27;b001</span>; <span class="keyword">assign</span> Idel=<span class="number">1&#x27;b0</span>; <span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>(I[<span class="number">0</span>]) <span class="keyword">begin</span> <span class="keyword">assign</span> Y=<span class="number">3&#x27;b000</span>; <span class="keyword">assign</span> Idel=<span class="number">1&#x27;b0</span>; <span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">begin</span> <span class="keyword">assign</span> Y=<span class="number">3&#x27;b000</span>; <span class="keyword">assign</span> Idel=<span class="number">1&#x27;b0</span>; <span class="keyword">end</span></span><br><span class="line">	</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4 id="Adder-加法器"><a href="#Adder-加法器" class="headerlink" title="Adder 加法器"></a>Adder 加法器</h4><p>如果能通过逻辑电路直接得出全加器每一位的进位信号就无需从最低位向最高位逐级传递进位信号了，这样的加法器叫做超前进位（Carry Lookahead）加法器；</p>
<p>（<a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/567975028">图源</a>）</p>
<p><img src="https://pic2.zhimg.com/v2-d6f0c7f5b72a39d38b4ce4e82e629a35_r.jpg" alt=""></p>
<p><img src="https://pic3.zhimg.com/v2-2cc196257fc0977c5c6cff729213ad5a_r.jpg" alt=""></p>
<p>四位超前进位加法器门级电路实现如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> CLA_4(</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">3</span>:<span class="number">0</span>] X,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">3</span>:<span class="number">0</span>] Y,</span><br><span class="line">    <span class="keyword">input</span>[<span class="number">0</span>:<span class="number">0</span>] Cin,</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">3</span>:<span class="number">0</span>] S,</span><br><span class="line">    <span class="keyword">output</span>[<span class="number">0</span>:<span class="number">0</span>] Cout</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] P=X|Y;</span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] G=X&amp;Y;</span><br><span class="line">    <span class="keyword">wire</span>[<span class="number">3</span>:<span class="number">0</span>] Gn=~G;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">and</span> i1(P0Gn0,P[<span class="number">0</span>],Gn[<span class="number">0</span>]);</span><br><span class="line">    <span class="keyword">xor</span>(S[<span class="number">0</span>],P0Gn0,Cin);</span><br><span class="line">    <span class="keyword">nand</span>(P0Cin0,P[<span class="number">0</span>],Cin);</span><br><span class="line">    <span class="keyword">nand</span>(Cout0,Gn[<span class="number">0</span>],P0Cin0);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">and</span>(P1Gn1,P[<span class="number">1</span>],Gn[<span class="number">1</span>]);</span><br><span class="line">    <span class="keyword">xor</span>(S[<span class="number">1</span>],P1Gn1,Cout0);</span><br><span class="line">    <span class="keyword">nand</span>(P1P0Cin0,P[<span class="number">1</span>],P[<span class="number">0</span>],Cin);</span><br><span class="line">    <span class="keyword">nand</span>(P1G0,P[<span class="number">1</span>],G[<span class="number">0</span>]);</span><br><span class="line">    <span class="keyword">nand</span>(Cout1,Gn[<span class="number">1</span>],P1G0,P1P0Cin0);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">and</span>(P2Gn2,P[<span class="number">2</span>],Gn[<span class="number">2</span>]);</span><br><span class="line">    <span class="keyword">xor</span>(S[<span class="number">2</span>],P2Gn2,Cout1);</span><br><span class="line">    <span class="keyword">nand</span>(P2P1P0Cin0,P[<span class="number">2</span>],P[<span class="number">1</span>],P[<span class="number">0</span>],Cin);</span><br><span class="line">    <span class="keyword">nand</span>(P2P1G0,P[<span class="number">2</span>],P[<span class="number">1</span>],G[<span class="number">0</span>]);</span><br><span class="line">    <span class="keyword">nand</span>(P2G1,P[<span class="number">2</span>],G[<span class="number">1</span>]);</span><br><span class="line">    <span class="keyword">nand</span>(Cout2,Gn[<span class="number">2</span>],P2G1,P2P1G0,P2P1P0Cin0);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">and</span>(P3Gn3,P[<span class="number">3</span>],Gn[<span class="number">3</span>]);</span><br><span class="line">    <span class="keyword">xor</span>(S[<span class="number">3</span>],P3Gn3,Cout2);</span><br><span class="line">    <span class="keyword">nand</span>(P3P2P1P0Cin0,P[<span class="number">3</span>],P[<span class="number">2</span>],P[<span class="number">1</span>],P[<span class="number">0</span>],Cin);</span><br><span class="line">    <span class="keyword">nand</span>(P3P2P1G0,P[<span class="number">3</span>],P[<span class="number">2</span>],P[<span class="number">1</span>],G[<span class="number">0</span>]);</span><br><span class="line">    <span class="keyword">nand</span>(P3P2G1,P[<span class="number">3</span>],P[<span class="number">2</span>],G[<span class="number">1</span>]);</span><br><span class="line">    <span class="keyword">nand</span>(P3G2,P[<span class="number">3</span>],G[<span class="number">2</span>]);</span><br><span class="line">    <span class="keyword">nand</span>(Cout,Gn[<span class="number">3</span>],P3G2,P3P2G1,P3P2P1G0,P3P2P1P0Cin0);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>16位组间串行进位加法器实现如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> CLA_16 (X, Y, Cin, S, Cout);</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] X, Y;</span><br><span class="line">    <span class="keyword">input</span> Cin;</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">15</span>:<span class="number">0</span>] S;</span><br><span class="line">    <span class="keyword">output</span> Cout;</span><br><span class="line">    <span class="keyword">wire</span> Cout0, Cout1, Cout2;</span><br><span class="line">    CLA_4 add0 (X[<span class="number">3</span>:<span class="number">0</span>], Y[<span class="number">3</span>:<span class="number">0</span>], CIN, S[<span class="number">3</span>:<span class="number">0</span>], Cout0);</span><br><span class="line">    CLA_4 add1 (X[<span class="number">7</span>:<span class="number">4</span>], Y[<span class="number">7</span>:<span class="number">4</span>], Cout0, S[<span class="number">7</span>:<span class="number">4</span>], Cout1);</span><br><span class="line">    CLA_4 add2 (X[<span class="number">11</span>:<span class="number">8</span>], Y[<span class="number">11</span>:<span class="number">8</span>], Cout1, S[<span class="number">11</span>:<span class="number">8</span>], Cout2);</span><br><span class="line">    CLA_4 add3 (X[<span class="number">15</span>:<span class="number">12</span>], Y[<span class="number">15</span>:<span class="number">12</span>], Cout2, S[<span class="number">15</span>:<span class="number">12</span>], Cout);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>32位组间串行进位加法器实现如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> CLA_32 (X, Y, Cin, S, Cout);</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] X, Y;</span><br><span class="line">    <span class="keyword">input</span> Cin;</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] S;</span><br><span class="line">    <span class="keyword">output</span> Cout;</span><br><span class="line">    <span class="keyword">wire</span> Cout0, Cout1, Cout2,Cout3, Cout4, Cout5,Cout6, Cout;</span><br><span class="line">    </span><br><span class="line">    CLA_4 add0 (X[<span class="number">3</span>:<span class="number">0</span>], Y[<span class="number">3</span>:<span class="number">0</span>], CIN, S[<span class="number">3</span>:<span class="number">0</span>], Cout0);</span><br><span class="line">    CLA_4 add1 (X[<span class="number">7</span>:<span class="number">4</span>], Y[<span class="number">7</span>:<span class="number">4</span>], Cout0, S[<span class="number">7</span>:<span class="number">4</span>], Cout1);</span><br><span class="line">    CLA_4 add2 (X[<span class="number">11</span>:<span class="number">8</span>], Y[<span class="number">11</span>:<span class="number">8</span>], Cout1, S[<span class="number">11</span>:<span class="number">8</span>], Cout2);</span><br><span class="line">    CLA_4 add3 (X[<span class="number">15</span>:<span class="number">12</span>], Y[<span class="number">15</span>:<span class="number">12</span>], Cout2, S[<span class="number">15</span>:<span class="number">12</span>], Cout3);</span><br><span class="line">    CLA_4 add4 (X[<span class="number">19</span>:<span class="number">16</span>], Y[<span class="number">19</span>:<span class="number">16</span>], Cout3, S[<span class="number">19</span>:<span class="number">16</span>], Cout4);</span><br><span class="line">    CLA_4 add5 (X[<span class="number">23</span>:<span class="number">20</span>], Y[<span class="number">23</span>:<span class="number">20</span>], Cout4, S[<span class="number">23</span>:<span class="number">20</span>], Cout5);</span><br><span class="line">    CLA_4 add6 (X[<span class="number">27</span>:<span class="number">24</span>], Y[<span class="number">27</span>:<span class="number">24</span>], Cout5, S[<span class="number">27</span>:<span class="number">24</span>], Cout6);</span><br><span class="line">    CLA_4 add7 (X[<span class="number">31</span>:<span class="number">28</span>], Y[<span class="number">31</span>:<span class="number">28</span>], Cout6, S[<span class="number">31</span>:<span class="number">28</span>], Cout);</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4 id="Adder-Subtracter加减器"><a href="#Adder-Subtracter加减器" class="headerlink" title="Adder-Subtracter加减器"></a>Adder-Subtracter加减器</h4><p>利用加法器可实现减法运算；</p>
<p>可在串行进位加法器的基础上对其中一个输入向量的每个位信号增加了一个异或门，实现：</p>
<p>当输入信号Sub为低电平时，完成加法运算，当输入信号Sub为高电平时，完成减法运算；</p>
<p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310261235921.png" alt="image-20231026123543859"></p>
<p>16位组间串行进位加减器实现如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ADDSUB_16 (X, Y, Sub, S, Cout);</span><br><span class="line">   <span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] X, Y;</span><br><span class="line">   <span class="keyword">input</span> Sub;</span><br><span class="line">   <span class="keyword">output</span> [<span class="number">15</span>:<span class="number">0</span>] S;</span><br><span class="line">   <span class="keyword">output</span> Cout;</span><br><span class="line">   CLA_16 adder0 (X, Y^&#123;<span class="number">16</span>&#123;Sub&#125;&#125;, Sub, S, Cout);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>32位组间串行进位加减器实现如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ADDSUB_32 (X, Y, Sub, S, Cout);</span><br><span class="line">   <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] X, Y;</span><br><span class="line">   <span class="keyword">input</span> Sub;</span><br><span class="line">   <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] S;</span><br><span class="line">   <span class="keyword">output</span> Cout;</span><br><span class="line">   CLA_32 adder0 (X, Y^&#123;<span class="number">32</span>&#123;Sub&#125;&#125;, Sub, S, Cout);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4 id="Shifter-移位器"><a href="#Shifter-移位器" class="headerlink" title="Shifter 移位器"></a>Shifter 移位器</h4><ul>
<li><p>X是32位移位前的输入信号；Sh是32位移位后的输出信号；</p>
</li>
<li><p>输入Sa表示移位位数，5位宽（移位位数为0~31位）；</p>
</li>
<li><p>输入Arith为高电平表示进行算术移位，为低电平表示进行逻辑移位；</p>
</li>
<li><p>输入Right为高电平表示向右移位，为低电平表示向左移位；</p>
<p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310262328398.png" alt="image-20231026232851309"></p>
</li>
<li><p>根据输入移位二进制表示，将移位器分成5级，分别进行移位16，8，4，2，1位；</p>
</li>
</ul>
<p>（未测试）32位移位器的粗略实现</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> SHIFTER_32 (X, Sa, Arith, Right, Sh);</span><br><span class="line">   <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] X;</span><br><span class="line">   <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] Sa;</span><br><span class="line">   <span class="keyword">input</span> Arith, Right;</span><br><span class="line">   <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Sh;</span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] T4, S4, T3, S3, T2, S2, T1, S1, T0;</span><br><span class="line">   <span class="keyword">wire</span> a = X[<span class="number">31</span>] &amp; Arith;</span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>] e = &#123;<span class="number">16</span>&#123;a&#125;&#125;;</span><br><span class="line">   <span class="keyword">parameter</span> z = <span class="number">16&#x27;b0</span>;</span><br><span class="line">   <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] L1u, L1d, L2u, L2d, L3u, L3d, L4u, L4d, L5u, L5d;</span><br><span class="line">   <span class="keyword">assign</span> L1u = &#123;X[<span class="number">15</span>:<span class="number">0</span>] ,z&#125;;</span><br><span class="line">   <span class="keyword">assign</span> L1d = &#123;e, X[<span class="number">31</span>:<span class="number">16</span>] &#125;;</span><br><span class="line">   MUX2X32 M1l (L1u, L1d, Right, T4);</span><br><span class="line">   MUX2X32 M1r (X, T4, Sa[<span class="number">4</span>], S4); </span><br><span class="line">   <span class="comment">//完成第1级多路器实现</span></span><br><span class="line">                …</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h4 id="Comparator-比较器"><a href="#Comparator-比较器" class="headerlink" title="Comparator 比较器"></a>Comparator 比较器</h4><p>按位异或结果每一位都是0说明相同，输出高电平；否则不同，输出低电平；</p>
<p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310262337724.png" alt="image-20231026233710687"></p>
<p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310262337384.png" alt="image-20231026233724350"></p>
<p>（未测试）CPT4的基本实现</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> CPT4 (A, B, Y);</span><br><span class="line"><span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] A, B;</span><br><span class="line"><span class="keyword">output</span> Y;</span><br><span class="line"><span class="keyword">xor</span>  i0 (D0, A[<span class="number">0</span>], B[<span class="number">0</span>]);</span><br><span class="line"><span class="keyword">xor</span>  i1 (D1, A[<span class="number">1</span>], B[<span class="number">1</span>]);</span><br><span class="line"><span class="keyword">xor</span>  i2 (D2, A[<span class="number">2</span>], B[<span class="number">2</span>]);</span><br><span class="line"><span class="keyword">xor</span>  i3 (D3, A[<span class="number">3</span>], B[<span class="number">3</span>]);</span><br><span class="line"><span class="keyword">nor</span>  i4 (Y, D0, D1, D2, D3);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h4 id="Extender-数据拓展器"><a href="#Extender-数据拓展器" class="headerlink" title="Extender 数据拓展器"></a>Extender 数据拓展器</h4><p>有两种方式：符号拓展，零拓展；</p>
<p>数据扩展模块需要一个数据输入端、一个扩展方式选择端和一个数据输出端；</p>
<p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310270938211.png" alt="image-20231027093832127"></p>
<p>（未测试）16位数拓展32位数具体实现;</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> EXT16T32 (X, Se, Y);</span><br><span class="line"><span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] X;</span><br><span class="line"><span class="keyword">input</span> B;</span><br><span class="line"><span class="keyword">output</span> Y;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] E0, E1;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>] e = &#123;<span class="number">16</span>&#123;X[<span class="number">15</span>]&#125;&#125;;</span><br><span class="line"><span class="keyword">parameter</span> z = <span class="number">16</span>ˊb0;</span><br><span class="line"><span class="keyword">assign</span> E0 = &#123;z, X&#125;;</span><br><span class="line"><span class="keyword">assign</span> E1 = &#123;e, X&#125;;</span><br><span class="line">MUX2X32 i(E0, E1, Se, Y);</span><br><span class="line"><span class="keyword">endmodule</span>    </span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h3 id="时序逻辑电路"><a href="#时序逻辑电路" class="headerlink" title="时序逻辑电路"></a>时序逻辑电路</h3><h4 id="D锁存器"><a href="#D锁存器" class="headerlink" title="D锁存器"></a>D锁存器</h4><p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310270943792.png" alt="image-20231027094316742"></p>
<div class="table-container">
<table>
<thead>
<tr>
<th><strong>D</strong></th>
<th><strong>En</strong></th>
<th><strong>Q</strong></th>
<th><strong>Qn</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>X</td>
<td>0</td>
<td>维持不变</td>
<td>维持不变</td>
</tr>
</tbody>
</table>
</div>
<p>D锁存器不会出现其输出Q和Qn同时为高电平的情况，从而也就避免了当D锁存器关闭时其输出进入不可预知状态</p>
<p>具体实现（未测试）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> D_Latch (D, En, Q, Qn);</span><br><span class="line"><span class="keyword">input</span> D, En;</span><br><span class="line"><span class="keyword">output</span> Q, Qn;</span><br><span class="line"><span class="keyword">wire</span> Sn, Rn, Dn;</span><br><span class="line"><span class="keyword">not</span> i0 (Dn, D);</span><br><span class="line"><span class="keyword">nand</span> i1 (Sn, D, En);</span><br><span class="line"><span class="keyword">nand</span> i2 (Rn, En, Dn);</span><br><span class="line"><span class="keyword">nand</span> i3 (Q, Sn, Qn);</span><br><span class="line"><span class="keyword">nand</span> i4 (Qn, Q, Rn); </span><br><span class="line"><span class="comment">//这两行代码实现的是Sn-Rn锁存器</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h4 id="D触发器"><a href="#D触发器" class="headerlink" title="D触发器"></a>D触发器</h4><p>在计算机芯片内部，我们往往需要通过输入的时钟边沿信号（时钟的上升沿或下降沿）去控制D锁存器的开闭，把这种用时钟边沿控制D锁存器中存储内容的元件叫做D触发器；</p>
<p>用两个D锁存器和两个非门构成了一个上升沿触发式D触发器；</p>
<p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310270947953.png" alt="image-20231027094702910"></p>
<div class="table-container">
<table>
<thead>
<tr>
<th><strong>D</strong></th>
<th><strong>Clk</strong></th>
<th><strong>Q</strong></th>
<th><strong>Qn</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>上升沿</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>上升沿</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>X</td>
<td>0</td>
<td>维持不变</td>
<td>维持不变</td>
</tr>
<tr>
<td>X</td>
<td>1</td>
<td>维持不变</td>
<td>维持不变</td>
</tr>
</tbody>
</table>
</div>
<p>具体实现（未测试）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> D_FF (D, Clk, Q, Qn);</span><br><span class="line"><span class="keyword">input</span> D, Clk;</span><br><span class="line"><span class="keyword">output</span> Q, Qn;</span><br><span class="line"><span class="keyword">wire</span> Clkn, Q0, Qn0;</span><br><span class="line"><span class="keyword">not</span> i0 (Clkn, Clk);</span><br><span class="line">D_Latch d0 (D, Clkn, Q0, Qn0); </span><br><span class="line"><span class="comment">//主锁存器</span></span><br><span class="line">D_Latch d1 (Q0, Clk, Q, Qn); </span><br><span class="line"><span class="comment">//从锁存器</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h4 id="带使能端和清零端的上升沿式D触发器"><a href="#带使能端和清零端的上升沿式D触发器" class="headerlink" title="带使能端和清零端的上升沿式D触发器"></a>带使能端和清零端的上升沿式D触发器</h4><p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310270949683.png" alt="image-20231027094948639"></p>
<p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310270950064.png" alt=""></p>
<div class="table-container">
<table>
<thead>
<tr>
<th><strong>D</strong></th>
<th><strong>Clk</strong></th>
<th><strong>En</strong></th>
<th><strong>Clrn</strong></th>
<th><strong>Q</strong></th>
<th><strong>Qn</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>上升沿</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>上升沿</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>X</td>
<td>X</td>
<td>0</td>
<td>1</td>
<td>维持不变</td>
<td>维持不变</td>
</tr>
<tr>
<td>X</td>
<td>上升沿</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
</div>
<h4 id="32位通用寄存器"><a href="#32位通用寄存器" class="headerlink" title="32位通用寄存器"></a>32位通用寄存器</h4><p><img src="https://kytolly-1318202921.cos.ap-chengdu.myqcloud.com/202310270952472.png" alt="image-20231027095212431"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> D_FFEC32 (D, Clk, En, Clrn, Q, Qn);</span><br><span class="line"><span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span> ] D;</span><br><span class="line"><span class="keyword">input</span> Clk, En, Clrn;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Q, Qn;</span><br><span class="line">D_FFEC d0 (D[<span class="number">0</span>], Clk, En, Clrn, Q[<span class="number">0</span>], Qn);</span><br><span class="line">D_FFEC d1 (D[<span class="number">1</span>], Clk, En, Clrn, Q[<span class="number">1</span>], Qn);</span><br><span class="line">…</span><br><span class="line">D_FFEC d31 (D[<span class="number">31</span>], Clk, En, Clrn, Q[<span class="number">31</span>], Qn);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="https://101.42.54.79">Scarborough</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="https://101.42.54.79/posts/ef98d727.html">https://101.42.54.79/posts/ef98d727.html</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://101.42.54.79" target="_blank">Scarborough's Fair</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E5%8E%9F%E7%90%86/">原理</a><a class="post-meta__tags" href="/tags/verilog/">verilog</a></div><div class="post_share"><div class="social-share" data-image="https://i.loli.net/2021/02/24/5O1day2nriDzjSu.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="next-post pull-full"><a href="/posts/undefined.html" title="图论:Tarjan缩点相关，SCC问题"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">图论:Tarjan缩点相关，SCC问题</div></div></a></div></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="https://i.loli.net/2021/02/24/5O1day2nriDzjSu.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">Scarborough</div><div class="author-info__description">acmer/acgn/uestcer</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">4</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">5</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">0</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90%E5%8E%9F%E7%90%86"><span class="toc-number">1.</span> <span class="toc-text">计算机组成原理</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%AC%AC%E4%B8%80%E7%AB%A0%EF%BC%9A%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%B3%BB%E7%BB%9F%E6%A6%82%E8%BF%B0"><span class="toc-number">1.1.</span> <span class="toc-text">第一章：计算机系统概述</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%86%AF%E8%AF%BA%E4%BE%9D%E6%9B%BC%E7%BB%93%E6%9E%84"><span class="toc-number">1.1.1.</span> <span class="toc-text">冯诺依曼结构</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#CPU"><span class="toc-number">1.1.1.1.</span> <span class="toc-text">CPU</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%AD%98%E5%82%A8%E5%99%A8"><span class="toc-number">1.1.1.2.</span> <span class="toc-text">存储器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#I-O%E6%8E%A5%E5%8F%A3%E4%B8%8E%E6%80%BB%E7%BA%BF"><span class="toc-number">1.1.1.3.</span> <span class="toc-text">I&#x2F;O接口与总线</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%A1%E7%AE%97%E6%9C%BA%E6%80%A7%E8%83%BD%E5%88%9D%E6%AD%A5"><span class="toc-number">1.1.2.</span> <span class="toc-text">计算机性能初步</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%80%A7%E8%83%BD%E7%9A%84%E6%94%B9%E8%BF%9B"><span class="toc-number">1.1.3.</span> <span class="toc-text">性能的改进</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%AC%AC%E4%BA%8C%E7%AB%A0%EF%BC%9A%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%9A%84%E6%95%B0%E5%80%BC%E4%B8%8E%E7%BC%96%E7%A0%81"><span class="toc-number">1.2.</span> <span class="toc-text">第二章：计算机的数值与编码</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%A1%A5%E7%A0%81"><span class="toc-number">1.2.1.</span> <span class="toc-text">补码</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%B5%AE%E7%82%B9%E6%95%B0%E7%9A%84%E8%A7%84%E6%A0%BC%E5%8C%96"><span class="toc-number">1.2.2.</span> <span class="toc-text">浮点数的规格化</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%B5%AE%E7%82%B9%E6%95%B0%E7%9A%84%E5%8A%A0%E5%87%8F"><span class="toc-number">1.2.3.</span> <span class="toc-text">浮点数的加减</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%AE%9E%E4%BE%8B%EF%BC%9A"><span class="toc-number">1.2.3.1.</span> <span class="toc-text">实例：</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E8%BF%87%E7%A8%8B%EF%BC%9A"><span class="toc-number">1.2.3.2.</span> <span class="toc-text">过程：</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%B5%AE%E7%82%B9%E6%95%B0%E7%9A%84%E4%B9%98%E9%99%A4"><span class="toc-number">1.2.4.</span> <span class="toc-text">浮点数的乘除</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AD%97%E7%AC%A6%E7%9A%84%E8%A1%A8%E7%A4%BA"><span class="toc-number">1.2.5.</span> <span class="toc-text">字符的表示</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%AC%AC%E4%B8%89%E7%AB%A0%EF%BC%9A%E8%AE%A1%E7%AE%97%E6%9C%BA%E8%8A%AF%E7%89%87%E7%9A%84%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E5%9F%BA%E7%A1%80"><span class="toc-number">1.3.</span> <span class="toc-text">第三章：计算机芯片的数字电路基础</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E4%BB%A3%E6%95%B0%E5%9F%BA%E7%A1%80"><span class="toc-number">1.3.1.</span> <span class="toc-text">逻辑代数基础</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Axioms"><span class="toc-number">1.3.1.1.</span> <span class="toc-text">Axioms</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Notices"><span class="toc-number">1.3.1.2.</span> <span class="toc-text">Notices</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%8F%8D%E6%BC%94%E5%AE%9A%E7%90%86"><span class="toc-number">1.3.1.3.</span> <span class="toc-text">反演定理</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%AF%B9%E5%81%B6%E5%AE%9A%E7%90%86"><span class="toc-number">1.3.1.4.</span> <span class="toc-text">对偶定理</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%9C%80%E5%A4%A7%E9%A1%B9%E4%B9%8B%E7%A7%AF%E5%92%8C%E6%9C%80%E5%B0%8F%E9%A1%B9%E4%B9%8B%E5%92%8C"><span class="toc-number">1.3.1.5.</span> <span class="toc-text">最大项之积和最小项之和</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E5%BA%8F%E5%88%97"><span class="toc-number">1.3.2.</span> <span class="toc-text">逻辑序列</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#CMOS%E9%80%BB%E8%BE%91"><span class="toc-number">1.3.2.1.</span> <span class="toc-text">CMOS逻辑</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E9%9D%9E%E9%97%A8"><span class="toc-number">1.3.2.2.</span> <span class="toc-text">非门</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%B8%8E%E9%9D%9E%E9%97%A8%E3%80%81%E4%B8%8E%E9%97%A8"><span class="toc-number">1.3.2.3.</span> <span class="toc-text">与非门、与门</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%88%96%E9%9D%9E%E9%97%A8"><span class="toc-number">1.3.2.4.</span> <span class="toc-text">或非门</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E9%9D%99%E6%80%81%E7%94%B5%E6%B0%94%E7%89%B9%E6%80%A7"><span class="toc-number">1.3.2.5.</span> <span class="toc-text">静态电气特性</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%8A%A8%E6%80%81%E7%94%B5%E5%99%A8%E7%89%B9%E6%80%A7"><span class="toc-number">1.3.2.6.</span> <span class="toc-text">动态电器特性</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Verilog"><span class="toc-number">1.3.3.</span> <span class="toc-text">Verilog</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%AC%AC%E5%9B%9B%E7%AB%A0%EF%BC%9A%E8%AE%A1%E7%AE%97%E6%9C%BA%E8%8A%AF%E7%89%87%E7%9A%84%E5%9F%BA%E6%9C%AC%E7%94%B5%E8%B7%AF%E7%BB%84%E6%88%90"><span class="toc-number">1.4.</span> <span class="toc-text">第四章：计算机芯片的基本电路组成</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF"><span class="toc-number">1.4.1.</span> <span class="toc-text">组合逻辑电路</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Multiplex%E5%A4%9A%E8%B7%AF%E9%80%89%E6%8B%A9%E5%99%A8"><span class="toc-number">1.4.1.1.</span> <span class="toc-text">Multiplex多路选择器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Decode%E8%AF%91%E7%A0%81%E5%99%A8"><span class="toc-number">1.4.1.2.</span> <span class="toc-text">Decode译码器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Encode%E7%BC%96%E7%A0%81%E5%99%A8"><span class="toc-number">1.4.1.3.</span> <span class="toc-text">Encode编码器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Adder-%E5%8A%A0%E6%B3%95%E5%99%A8"><span class="toc-number">1.4.1.4.</span> <span class="toc-text">Adder 加法器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Adder-Subtracter%E5%8A%A0%E5%87%8F%E5%99%A8"><span class="toc-number">1.4.1.5.</span> <span class="toc-text">Adder-Subtracter加减器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Shifter-%E7%A7%BB%E4%BD%8D%E5%99%A8"><span class="toc-number">1.4.1.6.</span> <span class="toc-text">Shifter 移位器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Comparator-%E6%AF%94%E8%BE%83%E5%99%A8"><span class="toc-number">1.4.1.7.</span> <span class="toc-text">Comparator 比较器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Extender-%E6%95%B0%E6%8D%AE%E6%8B%93%E5%B1%95%E5%99%A8"><span class="toc-number">1.4.1.8.</span> <span class="toc-text">Extender 数据拓展器</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF"><span class="toc-number">1.4.2.</span> <span class="toc-text">时序逻辑电路</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#D%E9%94%81%E5%AD%98%E5%99%A8"><span class="toc-number">1.4.2.1.</span> <span class="toc-text">D锁存器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#D%E8%A7%A6%E5%8F%91%E5%99%A8"><span class="toc-number">1.4.2.2.</span> <span class="toc-text">D触发器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%B8%A6%E4%BD%BF%E8%83%BD%E7%AB%AF%E5%92%8C%E6%B8%85%E9%9B%B6%E7%AB%AF%E7%9A%84%E4%B8%8A%E5%8D%87%E6%B2%BF%E5%BC%8FD%E8%A7%A6%E5%8F%91%E5%99%A8"><span class="toc-number">1.4.2.3.</span> <span class="toc-text">带使能端和清零端的上升沿式D触发器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#32%E4%BD%8D%E9%80%9A%E7%94%A8%E5%AF%84%E5%AD%98%E5%99%A8"><span class="toc-number">1.4.2.4.</span> <span class="toc-text">32位通用寄存器</span></a></li></ol></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/posts/ef98d727.html" title="计算机组成与结构  学习笔记">计算机组成与结构  学习笔记</a><time datetime="2023-10-29T00:09:05.000Z" title="发表于 2023-10-29 08:09:05">2023-10-29</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/posts/undefined.html" title="图论:Tarjan缩点相关，SCC问题">图论:Tarjan缩点相关，SCC问题</a><time datetime="2023-08-02T18:53:22.000Z" title="发表于 2023-08-03 02:53:22">2023-08-03</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/posts/undefined.html" title="图论：最短路相关算法-Dijstra,SPFA and Floyd">图论：最短路相关算法-Dijstra,SPFA and Floyd</a><time datetime="2023-07-15T14:46:32.000Z" title="发表于 2023-07-15 22:46:32">2023-07-15</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/posts/3610a686.html" title="基于Multisim的方波-三角波-正弦波-锯齿波函数发生器电子电路仿真项目设计">基于Multisim的方波-三角波-正弦波-锯齿波函数发生器电子电路仿真项目设计</a><time datetime="2023-07-01T20:50:39.000Z" title="发表于 2023-07-02 04:50:39">2023-07-02</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2023 By Scarborough</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"></div><div class="aplayer no-destory" data-id="8533742424" data-server="netease" data-type="playlist" data-order="list" data-fixed="true" data-preload="aoto" data-mini="true" data-autoplay="false" data-mutex="true" data-mini="true"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/aplayer/dist/APlayer.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/aplayer/dist/APlayer.min.js"></script><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/metingjs/dist/Meting.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div class="no-result" id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div><!-- hexo injector body_end start --><script data-pjax>
  function butterfly_clock_anzhiyu_injector_config(){
    var parent_div_git = document.getElementsByClassName('sticky_layout')[0];
    var item_html = '<div class="card-widget card-clock"><div class="card-glass"><div class="card-background"><div class="card-content"><div id="hexo_electric_clock"><img class="entered loading" id="card-clock-loading" src="https://cdn.cbd.int/hexo-butterfly-clock-anzhiyu/lib/loading.gif" style="height: 120px; width: 100%;" data-ll-status="loading"/></div></div></div></div></div>';
    console.log('已挂载butterfly_clock_anzhiyu')
    if(parent_div_git) {
      parent_div_git.insertAdjacentHTML("afterbegin",item_html)
    }
  }
  var elist = 'null'.split(',');
  var cpage = location.pathname;
  var epage = 'all';
  var qweather_key = '338c533054174082bd8d8f65ad4b7c41';
  var gaud_map_key = '1cc5d363f68434a505c4f5ee0218970b';
  var baidu_ak_key = 'undefined';
  var flag = 0;
  var clock_rectangle = '112.982279,28.19409';
  var clock_default_rectangle_enable = 'false';

  for (var i=0;i<elist.length;i++){
    if (cpage.includes(elist[i])){
      flag++;
    }
  }

  if ((epage ==='all')&&(flag == 0)){
    butterfly_clock_anzhiyu_injector_config();
  }
  else if (epage === cpage){
    butterfly_clock_anzhiyu_injector_config();
  }
  </script><script src="https://widget.qweather.net/simple/static/js/he-simple-common.js?v=2.0"></script><script data-pjax src="https://cdn.cbd.int/hexo-butterfly-clock-anzhiyu/lib/clock.min.js"></script><script async src="/js/ali_font.js"></script><script data-pjax>
  function butterfly_footer_beautify_injector_config(){
    var parent_div_git = document.getElementById('footer-wrap');
    var item_html = '<div id="workboard"></div><p id="ghbdages"><a class="github-badge" target="_blank" href="https://hexo.io/" style="margin-inline:5px" data-title="博客框架为Hexo_v5.4.0" title=""><img src="https://img.shields.io/badge/Frame-Hexo-blue?style=flat&amp;logo=hexo" alt=""/></a><a class="github-badge" target="_blank" href="https://butterfly.js.org/" style="margin-inline:5px" data-title="主题版本Butterfly_v4.2.2" title=""><img src="https://img.shields.io/badge/Theme-Butterfly-6513df?style=flat&amp;logo=bitdefender" alt=""/></a><a class="github-badge" target="_blank" href="https://cloud.tencent.com/" style="margin-inline:5px" data-title="本站使用腾讯云为静态资源提供CDN加速" title=""><img src="https://img.shields.io/badge/CDN-cloudtencent-orange?style=flat&amp;logo=jsDelivr" alt=""/></a><a class="github-badge" target="_blank" href="https://github.com/" style="margin-inline:5px" data-title="本站项目由Github托管" title=""><img src="https://img.shields.io/badge/Source-Github-d021d6?style=flat&amp;logo=GitHub" alt=""/></a><a class="github-badge" target="_blank" href="http://creativecommons.org/licenses/by-nc-sa/4.0/" style="margin-inline:5px" data-title="本站采用BY-NC-SA协议进行许可" title=""><img src="https://img.shields.io/badge/Copyright-BY--NC--SA%204.0-d42328?style=flat&amp;logo=Claris" alt=""/></a></p>';
    console.log('已挂载butterfly_footer_beautify')
    parent_div_git.insertAdjacentHTML("beforeend",item_html)
    }
  var elist = 'null'.split(',');
  var cpage = location.pathname;
  var epage = 'all';
  var flag = 0;

  for (var i=0;i<elist.length;i++){
    if (cpage.includes(elist[i])){
      flag++;
    }
  }

  if ((epage ==='all')&&(flag == 0)){
    butterfly_footer_beautify_injector_config();
  }
  else if (epage === cpage){
    butterfly_footer_beautify_injector_config();
  }
  </script><script async src="https://unpkg.zhimg.com/hexo-butterfly-footer-beautify@1.0.0/lib/runtime.min.js"></script><div class="js-pjax"><script async="async">var arr = document.getElementsByClassName('recent-post-item');
for(var i = 0;i<arr.length;i++){
    arr[i].classList.add('wow');
    arr[i].classList.add('animate__zoomIn');
    arr[i].setAttribute('data-wow-duration', '1.5s');
    arr[i].setAttribute('data-wow-delay', '200ms');
    arr[i].setAttribute('data-wow-offset', '30');
    arr[i].setAttribute('data-wow-iteration', '1');
  }</script><script async="async">var arr = document.getElementsByClassName('card-widget');
for(var i = 0;i<arr.length;i++){
    arr[i].classList.add('wow');
    arr[i].classList.add('animate__zoomIn');
    arr[i].setAttribute('data-wow-duration', '');
    arr[i].setAttribute('data-wow-delay', '200ms');
    arr[i].setAttribute('data-wow-offset', '');
    arr[i].setAttribute('data-wow-iteration', '');
  }</script><script async="async">var arr = document.getElementsByClassName('flink-list-card');
for(var i = 0;i<arr.length;i++){
    arr[i].classList.add('wow');
    arr[i].classList.add('animate__flipInY');
    arr[i].setAttribute('data-wow-duration', '3s');
    arr[i].setAttribute('data-wow-delay', '');
    arr[i].setAttribute('data-wow-offset', '');
    arr[i].setAttribute('data-wow-iteration', '');
  }</script><script async="async">var arr = document.getElementsByClassName('flink-list-card');
for(var i = 0;i<arr.length;i++){
    arr[i].classList.add('wow');
    arr[i].classList.add('animate__animated');
    arr[i].setAttribute('data-wow-duration', '3s');
    arr[i].setAttribute('data-wow-delay', '');
    arr[i].setAttribute('data-wow-offset', '');
    arr[i].setAttribute('data-wow-iteration', '');
  }</script><script async="async">var arr = document.getElementsByClassName('article-sort-item');
for(var i = 0;i<arr.length;i++){
    arr[i].classList.add('wow');
    arr[i].classList.add('animate__slideInRight');
    arr[i].setAttribute('data-wow-duration', '1.5s');
    arr[i].setAttribute('data-wow-delay', '');
    arr[i].setAttribute('data-wow-offset', '');
    arr[i].setAttribute('data-wow-iteration', '');
  }</script><script async="async">var arr = document.getElementsByClassName('site-card');
for(var i = 0;i<arr.length;i++){
    arr[i].classList.add('wow');
    arr[i].classList.add('animate__flipInY');
    arr[i].setAttribute('data-wow-duration', '3s');
    arr[i].setAttribute('data-wow-delay', '');
    arr[i].setAttribute('data-wow-offset', '');
    arr[i].setAttribute('data-wow-iteration', '');
  }</script><script async="async">var arr = document.getElementsByClassName('site-card');
for(var i = 0;i<arr.length;i++){
    arr[i].classList.add('wow');
    arr[i].classList.add('animate__animated');
    arr[i].setAttribute('data-wow-duration', '3s');
    arr[i].setAttribute('data-wow-delay', '');
    arr[i].setAttribute('data-wow-offset', '');
    arr[i].setAttribute('data-wow-iteration', '');
  }</script></div><script defer src="https://cdn.cbd.int/hexo-butterfly-wowjs/lib/wow.min.js"></script><script defer src="https://cdn.cbd.int/hexo-butterfly-wowjs/lib/wow_init.js"></script><!-- hexo injector body_end end --><script src="/live2dw/lib/L2Dwidget.min.js?094cbace49a39548bed64abff5988b05"></script><script>L2Dwidget.init({"pluginRootPath":"live2dw/","pluginJsPath":"lib/","pluginModelPath":"assets/","tagMode":false,"debug":false,"model":{"scale":1,"hHeadPos":0.5,"vHeadPos":0.618,"jsonPath":"/live2dw/assets/assets/koharu.model.json"},"display":{"superSample":2,"position":"right","width":100,"height":200,"vOffset":-100},"mobile":{"show":false,"scale":0.5},"react":{"opacity":0.85},"log":false});</script></body></html>