<h2 id="HW-CTFaw_fifo-module_name">module_name</h2><p>aw_fifo</p><h2 id="HW-CTFaw_fifo-JavaScriptparameters">JavaScript parameters</h2><p><strong><em>depth</em></strong>: Depth of pipe. Must be a positive power of 2.</p><p><em><strong>N</strong></em>: Number of entries in the FIFO to expose starting from the earliest one. Must be a positive number. Non-powers of 2 also supported.</p><p><em><strong>inWidth</strong></em>: Width of write data or <em>wdata</em>. Must be 1 or greater. This also matches the width of each entry of the internal symmetric width FIFO.</p><p><em><strong>pipeBackWard</strong></em>: A boolean. When false, the FIFO will accept a write even when full if there is a read attempted at the same clock. This will however create a timing path between write and read control signals.</p><h2 id="HW-CTFaw_fifo-Derivedparameters">Derived parameters</h2><p><em><strong>outWidth</strong></em>: Width of the <em>rdata</em> bus. This is computed as outWidth = <em>N</em> x <em>inWidth</em>;</p><p><strong><em>dMinWidth</em></strong>: Width of the <em>dMin</em> bus. This is computed as log2ceil ( <em>depth</em> + 1 );</p><h2 id="HW-CTFaw_fifo-Ports">Ports</h2><p>input <em>wr</em>;                                                          // To be asserted when <em>wdata</em> is to be written into FIFO<br/>input <em>rd</em>;                                                           // To be asserted when rdata is to be read from the FIFO<br/>input [ <em>dMinWidth</em>-1 : 0 ] <em>rd_n</em>;                        // Specifies the number of entries to pop from the FIFO<br/>input [ <em>inWidth</em>-1 : 0 ]          <em>wdata</em>;                 // Write-data<br/><br/>output <em>full</em>;                                                     // Status signal to indicate when the FIFO is full<br/>output <em>empty</em>;                                                // Status signal to indicate when the FIFO is empty<br/>output [ <em>dMinWidth</em>-1 : 0 ] <em>dMin</em>;                   // Status signal that tells how many valid entries exist in the FIFO, when empty = 0.<br/>output [ <em>outWidth</em>-1 : 0 ]     rdata;                 // Read-data. Must be of width <em>outWidth</em> = <em>N</em> x <em>inWidth</em>.</p><h2 id="HW-CTFaw_fifo-Description">Description</h2><p>The aw_fifo or Asymmetric width FIFO is a synchronous FIFO that has different widths for write and read data. Only the case where <em>inWidth</em> &lt; <em>outWidth</em> (Narrow-to-wide) is described here. The other cases are deprecated.</p><p>The ratio between the two widths is called <em>N</em> = <em>outWidth</em> / <em>inWidth</em> is always a positive integer. Only one entry can be written into the FIFO in a single clock, but multiple entries can be read in a single clock. This means the write-pointer always advances by at most one each clock, while the read-pointer can increment by an amount up to <em>depth</em> each clock.</p><p>The FIFO also permits variable read. This means that the number of entries that can be popped off each clock from the top of the FIFO is variable and is specified using the input <em>rd_n</em> and by asserting input <em>rd</em> high.</p><p>Shown below is the block diagram for this block:</p><p><br/></p><p style="text-align: center;"><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16157070/image2020-7-20_17-44-33.png?api=v2"></span>Block diagram for aw_fifo (Narrow-to-wide mode, N &gt; 1)</p><p style="text-align: left;"><br/></p><p style="text-align: left;"><br/></p><p style="text-align: left;"><br/></p><p><br/></p><p><br/></p><p><br/></p>