[
{ "directory": "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2", "file": "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/tb_fir16.cpp", "output": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls\\csim\\code_analyzer\\.internal\\build\\tb_fir16.cpp.0.o", "arguments": ["d:/xilinx_2025/2025.1/vitis/win64/tools/vcxx/libexec/clang.exe", "-xc++", "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2/tb_fir16.cpp", "-c", "-fhls-tb", "-hls-sim-headers-dir=d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\data\\include", "-vitis-hls=D:\\Xilinx_2025\\2025.1\\Vitis", "--sysroot=D:\\Xilinx_2025\\2025.1\\Vitis\\tps\\mingw\\10.0.0\\win64.o\\nt", "-fslxskipfunctionbody", "-fhlstoplevel=fir16", "-o", "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls\\csim\\code_analyzer\\.internal\\build\\tb_fir16.cpp.0.o", "--target=x86_64-w64-windows-gnu"]},
{ "directory": "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2", "file": "fir16.cpp", "output": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls\\csim\\code_analyzer\\.internal\\build\\fir16.cpp.0.o", "arguments": ["d:/xilinx_2025/2025.1/vitis/win64/tools/vcxx/libexec/clang.exe", "-xc++", "fir16.cpp", "-c", "-fhls-tb", "-hls-sim-headers-dir=d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\data\\include", "-vitis-hls=D:\\Xilinx_2025\\2025.1\\Vitis", "--sysroot=D:\\Xilinx_2025\\2025.1\\Vitis\\tps\\mingw\\10.0.0\\win64.o\\nt", "-fslxskipfunctionbody", "-fhlstoplevel=fir16", "-o", "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls\\csim\\code_analyzer\\.internal\\build\\fir16.cpp.0.o", "--target=x86_64-w64-windows-gnu"]},
{ "directory": "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2", "file": "fir16_unroll16.cpp", "output": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls\\csim\\code_analyzer\\.internal\\build\\fir16_unroll16.cpp.0.o", "arguments": ["d:/xilinx_2025/2025.1/vitis/win64/tools/vcxx/libexec/clang.exe", "-xc++", "fir16_unroll16.cpp", "-c", "-fhls-tb", "-hls-sim-headers-dir=d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\data\\include", "-vitis-hls=D:\\Xilinx_2025\\2025.1\\Vitis", "--sysroot=D:\\Xilinx_2025\\2025.1\\Vitis\\tps\\mingw\\10.0.0\\win64.o\\nt", "-fslxskipfunctionbody", "-fhlstoplevel=fir16", "-o", "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls\\csim\\code_analyzer\\.internal\\build\\fir16_unroll16.cpp.0.o", "--target=x86_64-w64-windows-gnu"]},
{ "directory": "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2", "file": "fir_16_unroll4.cpp", "output": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls\\csim\\code_analyzer\\.internal\\build\\fir_16_unroll4.cpp.0.o", "arguments": ["d:/xilinx_2025/2025.1/vitis/win64/tools/vcxx/libexec/clang.exe", "-xc++", "fir_16_unroll4.cpp", "-c", "-fhls-tb", "-hls-sim-headers-dir=d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\data\\include", "-vitis-hls=D:\\Xilinx_2025\\2025.1\\Vitis", "--sysroot=D:\\Xilinx_2025\\2025.1\\Vitis\\tps\\mingw\\10.0.0\\win64.o\\nt", "-fslxskipfunctionbody", "-fhlstoplevel=fir16", "-o", "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls\\csim\\code_analyzer\\.internal\\build\\fir_16_unroll4.cpp.0.o", "--target=x86_64-w64-windows-gnu"]},
{ "directory": "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2", "file": "fir16.cpp", "output": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls\\csim\\code_analyzer\\.internal\\build\\fir16.cpp.0.bc", "arguments": ["d:/xilinx_2025/2025.1/vitis/win64/tools/vcxx/libexec/clang.exe", "-xc++", "fir16.cpp", "-c", "-emit-llvm", "-fhls", "-hls-syn-headers-dir=d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\data\\autopilot", "-vitis-hls=D:\\Xilinx_2025\\2025.1\\Vitis", "--sysroot=D:\\Xilinx_2025\\2025.1\\Vitis\\tps\\mingw\\10.0.0\\win64.o\\nt", "-hls-clock-period=10.0", "-fhlstoplevel=fir16", "-o", "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls\\csim\\code_analyzer\\.internal\\build\\fir16.cpp.0.bc", "--target=x86_64-w64-windows-gnu"]},
{ "directory": "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2", "file": "fir_16_unroll4.cpp", "output": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls\\csim\\code_analyzer\\.internal\\build\\fir_16_unroll4.cpp.0.bc", "arguments": ["d:/xilinx_2025/2025.1/vitis/win64/tools/vcxx/libexec/clang.exe", "-xc++", "fir_16_unroll4.cpp", "-c", "-emit-llvm", "-fhls", "-hls-syn-headers-dir=d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\data\\autopilot", "-vitis-hls=D:\\Xilinx_2025\\2025.1\\Vitis", "--sysroot=D:\\Xilinx_2025\\2025.1\\Vitis\\tps\\mingw\\10.0.0\\win64.o\\nt", "-hls-clock-period=10.0", "-fhlstoplevel=fir16", "-o", "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls\\csim\\code_analyzer\\.internal\\build\\fir_16_unroll4.cpp.0.bc", "--target=x86_64-w64-windows-gnu"]},
{ "directory": "C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab2", "file": "fir16_unroll16.cpp", "output": "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls\\csim\\code_analyzer\\.internal\\build\\fir16_unroll16.cpp.0.bc", "arguments": ["d:/xilinx_2025/2025.1/vitis/win64/tools/vcxx/libexec/clang.exe", "-xc++", "fir16_unroll16.cpp", "-c", "-emit-llvm", "-fhls", "-hls-syn-headers-dir=d:\\xilinx_2025\\2025.1\\vitis\\win64\\tools\\vcxx\\data\\autopilot", "-vitis-hls=D:\\Xilinx_2025\\2025.1\\Vitis", "--sysroot=D:\\Xilinx_2025\\2025.1\\Vitis\\tps\\mingw\\10.0.0\\win64.o\\nt", "-hls-clock-period=10.0", "-fhlstoplevel=fir16", "-o", "C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab2\\KhanhTran_Lab2\\hls\\csim\\code_analyzer\\.internal\\build\\fir16_unroll16.cpp.0.bc", "--target=x86_64-w64-windows-gnu"]}
]
