<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\impl\gwsynthesis\Tang20kcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\src\Tang20kcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov  2 18:31:08 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8463</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4259</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk27m_ibuf/I </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.396</td>
<td>87.750
<td>0.000</td>
<td>5.698</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.396</td>
<td>87.750
<td>5.698</td>
<td>0.000</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>22.792</td>
<td>43.875
<td>0.000</td>
<td>11.396</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.188</td>
<td>29.250
<td>0.000</td>
<td>17.094</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>87.750(MHz)</td>
<td>101.083(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk27m!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.503</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_g5_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.858</td>
</tr>
<tr>
<td>2</td>
<td>1.590</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.771</td>
</tr>
<tr>
<td>3</td>
<td>1.653</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.708</td>
</tr>
<tr>
<td>4</td>
<td>1.761</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_g5_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.600</td>
</tr>
<tr>
<td>5</td>
<td>1.764</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.597</td>
</tr>
<tr>
<td>6</td>
<td>1.869</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.492</td>
</tr>
<tr>
<td>7</td>
<td>1.869</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.492</td>
</tr>
<tr>
<td>8</td>
<td>1.869</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.492</td>
</tr>
<tr>
<td>9</td>
<td>1.871</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.490</td>
</tr>
<tr>
<td>10</td>
<td>1.871</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.490</td>
</tr>
<tr>
<td>11</td>
<td>1.871</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_6_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.490</td>
</tr>
<tr>
<td>12</td>
<td>1.871</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_7_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.490</td>
</tr>
<tr>
<td>13</td>
<td>1.950</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.411</td>
</tr>
<tr>
<td>14</td>
<td>2.062</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.299</td>
</tr>
<tr>
<td>15</td>
<td>2.095</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.266</td>
</tr>
<tr>
<td>16</td>
<td>2.246</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_5_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.115</td>
</tr>
<tr>
<td>17</td>
<td>2.246</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_8_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>9.115</td>
</tr>
<tr>
<td>18</td>
<td>2.411</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_state_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>8.950</td>
</tr>
<tr>
<td>19</td>
<td>2.735</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>8.626</td>
</tr>
<tr>
<td>20</td>
<td>2.753</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_dx_tmp_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>8.608</td>
</tr>
<tr>
<td>21</td>
<td>2.880</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_dx_tmp_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>8.481</td>
</tr>
<tr>
<td>22</td>
<td>2.911</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_dx_tmp_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>8.450</td>
</tr>
<tr>
<td>23</td>
<td>2.913</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_dx_tmp_8_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>8.448</td>
</tr>
<tr>
<td>24</td>
<td>3.032</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_8_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>8.329</td>
</tr>
<tr>
<td>25</td>
<td>3.104</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>8.257</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.192</td>
<td>u_v9958/u_ssg/ff_v_cnt_in_frame_1_s0/Q</td>
<td>u_v9958/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CEA</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>2</td>
<td>0.192</td>
<td>u_v9958/u_ssg/ff_v_cnt_in_frame_1_s0/Q</td>
<td>u_v9958/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CEA</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.202</td>
</tr>
<tr>
<td>3</td>
<td>0.205</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_3_s0/Q</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[10]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>4</td>
<td>0.205</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_2_s0/Q</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[9]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>5</td>
<td>0.207</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_1_s0/Q</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>6</td>
<td>0.225</td>
<td>u_v9958/u_vdp_register/palette_data_g_in_0_s0/Q</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>7</td>
<td>0.313</td>
<td>u_v9958/u_sprite/ff_info_x_4_s0/Q</td>
<td>u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>8</td>
<td>0.313</td>
<td>u_v9958/u_sprite/ff_info_x_3_s0/Q</td>
<td>u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>9</td>
<td>0.313</td>
<td>u_v9958/u_sprite/ff_info_x_2_s0/Q</td>
<td>u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>10</td>
<td>0.315</td>
<td>u_v9958/u_sprite/ff_info_color_2_s0/Q</td>
<td>u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>11</td>
<td>0.322</td>
<td>u_v9958/u_vdp_colordec/w_video_b_vdp_3_s9/Q</td>
<td>u_v9958/u_vdp_colordec/w_video_b_vdp_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>12</td>
<td>0.351</td>
<td>u_v9958/u_vdp_register/palette_data_g_in_1_s0/Q</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.600</td>
</tr>
<tr>
<td>13</td>
<td>0.363</td>
<td>u_v9958/u_vdp_register/palette_data_g_in_2_s0/Q</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>14</td>
<td>0.363</td>
<td>u_v9958/u_vdp_register/palette_data_rb_in_5_s0/Q</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>15</td>
<td>0.363</td>
<td>u_v9958/u_vdp_register/palette_data_rb_in_1_s0/Q</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>16</td>
<td>0.366</td>
<td>u_debugger/ff_rom_address_13_s0/Q</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s/AD[13]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.484</td>
</tr>
<tr>
<td>17</td>
<td>0.417</td>
<td>u_v9958/u_sprite/ff_line_buf_draw_we_s0/Q</td>
<td>u_v9958/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>18</td>
<td>0.417</td>
<td>u_v9958/u_sprite/ff_line_buf_draw_we_s0/Q</td>
<td>u_v9958/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>u_v9958/u_vdp_command/ff_r42r43_ny_7_s0/Q</td>
<td>u_v9958/u_vdp_command/ff_r42r43_ny_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>u_v9958/u_vdp_register/vdp_r17_reg_num_5_s0/Q</td>
<td>u_v9958/u_vdp_register/vdp_r17_reg_num_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>u_v9958/u_vdp_register/vdp_r16_pal_num_2_s0/Q</td>
<td>u_v9958/u_vdp_register/vdp_r16_pal_num_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>u_v9958/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0/Q</td>
<td>u_v9958/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>u_v9958/u_sprite/u_drawing_to_line_buffer.ff_cc0_found_s0/Q</td>
<td>u_v9958/u_sprite/u_drawing_to_line_buffer.ff_cc0_found_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>u_v9958/u_sprite/ff_y_test_listup_addr_3_s0/Q</td>
<td>u_v9958/u_sprite/ff_y_test_listup_addr_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>u_v9958/u_vdp_graphic4567/ff_blink_clk_cnt_2_s0/Q</td>
<td>u_v9958/u_vdp_graphic4567/ff_blink_clk_cnt_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_25_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_17_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_debugger/ff_next_state_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_sdr_address_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/ff_vdpcmd_vram_write_ack_s2</td>
</tr>
<tr>
<td>9</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_vdp_graphic123m/ff_req_addr_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_vdp_register/vdp_vram_access_addr_tmp_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_g5_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R29C33[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.155</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][A]</td>
<td>u_v9958/u_vdp_text12/w_logical_vram_addr_nam_11_s3/I0</td>
</tr>
<tr>
<td>8.710</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/w_logical_vram_addr_nam_11_s3/F</td>
</tr>
<tr>
<td>9.484</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>u_v9958/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>9.937</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>10.806</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[3][B]</td>
<td>u_v9958/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>11.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C37[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>11.531</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td>u_v9958/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>12.048</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>u_v9958/u_vdp_text12/w_color_code_text12_3_s0/I2</td>
</tr>
<tr>
<td>13.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/w_color_code_text12_3_s0/F</td>
</tr>
<tr>
<td>13.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>u_v9958/u_vdp_text12/w_color_code_text12_3_s/I0</td>
</tr>
<tr>
<td>13.109</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/w_color_code_text12_3_s/O</td>
</tr>
<tr>
<td>13.604</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C32[2][B]</td>
<td>u_v9958/u_vdp_colordec/n179_s8/I0</td>
</tr>
<tr>
<td>14.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n179_s8/F</td>
</tr>
<tr>
<td>14.407</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[1][A]</td>
<td>u_v9958/u_vdp_colordec/n179_s1/I3</td>
</tr>
<tr>
<td>14.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C31[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n179_s1/F</td>
</tr>
<tr>
<td>15.134</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[3][B]</td>
<td>u_v9958/u_vdp_colordec/n180_s3/I2</td>
</tr>
<tr>
<td>15.505</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n180_s3/F</td>
</tr>
<tr>
<td>15.514</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[2][A]</td>
<td>u_v9958/u_vdp_colordec/n220_s1/I1</td>
</tr>
<tr>
<td>16.063</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n220_s1/F</td>
</tr>
<tr>
<td>16.237</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td>u_v9958/u_vdp_colordec/n221_s0/I2</td>
</tr>
<tr>
<td>16.786</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n221_s0/F</td>
</tr>
<tr>
<td>16.786</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_colordec/ff_palette_addr_g5_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_g5_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C29[0][A]</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_g5_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.203, 52.780%; route: 4.423, 44.866%; tC2Q: 0.232, 2.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R29C33[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.155</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][A]</td>
<td>u_v9958/u_vdp_text12/w_logical_vram_addr_nam_11_s3/I0</td>
</tr>
<tr>
<td>8.710</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/w_logical_vram_addr_nam_11_s3/F</td>
</tr>
<tr>
<td>9.484</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>u_v9958/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>9.937</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>10.806</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[3][B]</td>
<td>u_v9958/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>11.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C37[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>11.531</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td>u_v9958/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>12.048</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>u_v9958/u_vdp_text12/w_color_code_text12_3_s0/I2</td>
</tr>
<tr>
<td>13.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/w_color_code_text12_3_s0/F</td>
</tr>
<tr>
<td>13.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>u_v9958/u_vdp_text12/w_color_code_text12_3_s/I0</td>
</tr>
<tr>
<td>13.109</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/w_color_code_text12_3_s/O</td>
</tr>
<tr>
<td>13.604</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C32[2][B]</td>
<td>u_v9958/u_vdp_colordec/n179_s8/I0</td>
</tr>
<tr>
<td>14.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n179_s8/F</td>
</tr>
<tr>
<td>14.407</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[1][A]</td>
<td>u_v9958/u_vdp_colordec/n179_s1/I3</td>
</tr>
<tr>
<td>14.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C31[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n179_s1/F</td>
</tr>
<tr>
<td>15.134</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[3][B]</td>
<td>u_v9958/u_vdp_colordec/n180_s3/I2</td>
</tr>
<tr>
<td>15.505</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n180_s3/F</td>
</tr>
<tr>
<td>15.514</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>u_v9958/u_vdp_colordec/n180_s2/I0</td>
</tr>
<tr>
<td>16.063</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C30[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n180_s2/F</td>
</tr>
<tr>
<td>16.237</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][B]</td>
<td>u_v9958/u_vdp_colordec/n181_s0/I1</td>
</tr>
<tr>
<td>16.699</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n181_s0/F</td>
</tr>
<tr>
<td>16.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_colordec/ff_palette_addr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][B]</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C29[0][B]</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.116, 52.360%; route: 4.423, 45.266%; tC2Q: 0.232, 2.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R29C33[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.155</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][A]</td>
<td>u_v9958/u_vdp_text12/w_logical_vram_addr_nam_11_s3/I0</td>
</tr>
<tr>
<td>8.710</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/w_logical_vram_addr_nam_11_s3/F</td>
</tr>
<tr>
<td>9.484</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>u_v9958/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>9.937</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>10.806</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[3][B]</td>
<td>u_v9958/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>11.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C37[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>11.531</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td>u_v9958/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>12.048</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>u_v9958/u_vdp_text12/w_color_code_text12_3_s0/I2</td>
</tr>
<tr>
<td>13.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/w_color_code_text12_3_s0/F</td>
</tr>
<tr>
<td>13.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>u_v9958/u_vdp_text12/w_color_code_text12_3_s/I0</td>
</tr>
<tr>
<td>13.109</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/w_color_code_text12_3_s/O</td>
</tr>
<tr>
<td>13.604</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C32[2][B]</td>
<td>u_v9958/u_vdp_colordec/n179_s8/I0</td>
</tr>
<tr>
<td>14.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n179_s8/F</td>
</tr>
<tr>
<td>14.407</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[1][A]</td>
<td>u_v9958/u_vdp_colordec/n179_s1/I3</td>
</tr>
<tr>
<td>14.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C31[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n179_s1/F</td>
</tr>
<tr>
<td>15.134</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[3][B]</td>
<td>u_v9958/u_vdp_colordec/n180_s3/I2</td>
</tr>
<tr>
<td>15.505</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n180_s3/F</td>
</tr>
<tr>
<td>15.514</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[1][B]</td>
<td>u_v9958/u_vdp_colordec/n180_s2/I0</td>
</tr>
<tr>
<td>16.063</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C30[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n180_s2/F</td>
</tr>
<tr>
<td>16.066</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td>u_v9958/u_vdp_colordec/n180_s0/I1</td>
</tr>
<tr>
<td>16.636</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n180_s0/F</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_colordec/ff_palette_addr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][B]</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C30[0][B]</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.224, 53.813%; route: 4.252, 43.797%; tC2Q: 0.232, 2.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_g5_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R29C33[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.155</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][A]</td>
<td>u_v9958/u_vdp_text12/w_logical_vram_addr_nam_11_s3/I0</td>
</tr>
<tr>
<td>8.710</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/w_logical_vram_addr_nam_11_s3/F</td>
</tr>
<tr>
<td>9.484</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>u_v9958/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>9.937</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>10.806</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[3][B]</td>
<td>u_v9958/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>11.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C37[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>11.531</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td>u_v9958/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>12.048</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>u_v9958/u_vdp_text12/w_color_code_text12_3_s0/I2</td>
</tr>
<tr>
<td>13.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/w_color_code_text12_3_s0/F</td>
</tr>
<tr>
<td>13.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>u_v9958/u_vdp_text12/w_color_code_text12_3_s/I0</td>
</tr>
<tr>
<td>13.109</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/w_color_code_text12_3_s/O</td>
</tr>
<tr>
<td>13.604</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C32[2][B]</td>
<td>u_v9958/u_vdp_colordec/n179_s8/I0</td>
</tr>
<tr>
<td>14.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n179_s8/F</td>
</tr>
<tr>
<td>14.407</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[1][A]</td>
<td>u_v9958/u_vdp_colordec/n179_s1/I3</td>
</tr>
<tr>
<td>14.956</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R34C31[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n179_s1/F</td>
</tr>
<tr>
<td>15.134</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[3][B]</td>
<td>u_v9958/u_vdp_colordec/n180_s3/I2</td>
</tr>
<tr>
<td>15.505</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C30[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n180_s3/F</td>
</tr>
<tr>
<td>15.514</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[2][A]</td>
<td>u_v9958/u_vdp_colordec/n220_s1/I1</td>
</tr>
<tr>
<td>16.063</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R34C30[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n220_s1/F</td>
</tr>
<tr>
<td>16.066</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][A]</td>
<td>u_v9958/u_vdp_colordec/n220_s0/I0</td>
</tr>
<tr>
<td>16.528</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n220_s0/F</td>
</tr>
<tr>
<td>16.528</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_colordec/ff_palette_addr_g5_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[1][A]</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_g5_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C30[1][A]</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_g5_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.116, 53.294%; route: 4.252, 44.290%; tC2Q: 0.232, 2.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R29C33[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.155</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][A]</td>
<td>u_v9958/u_vdp_text12/w_logical_vram_addr_nam_11_s3/I0</td>
</tr>
<tr>
<td>8.710</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/w_logical_vram_addr_nam_11_s3/F</td>
</tr>
<tr>
<td>9.484</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>u_v9958/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>9.937</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>10.806</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[3][B]</td>
<td>u_v9958/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>11.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C37[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>11.531</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td>u_v9958/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>12.048</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>12.553</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>u_v9958/u_vdp_text12/w_color_code_text12_3_s0/I2</td>
</tr>
<tr>
<td>13.006</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/w_color_code_text12_3_s0/F</td>
</tr>
<tr>
<td>13.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td>u_v9958/u_vdp_text12/w_color_code_text12_3_s/I0</td>
</tr>
<tr>
<td>13.109</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/w_color_code_text12_3_s/O</td>
</tr>
<tr>
<td>13.604</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C32[2][B]</td>
<td>u_v9958/u_vdp_colordec/n179_s8/I0</td>
</tr>
<tr>
<td>14.159</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n179_s8/F</td>
</tr>
<tr>
<td>14.407</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C31[1][A]</td>
<td>u_v9958/u_vdp_colordec/n179_s1/I3</td>
</tr>
<tr>
<td>14.924</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C31[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n179_s1/F</td>
</tr>
<tr>
<td>15.513</td>
<td>0.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C28[3][A]</td>
<td>u_v9958/u_vdp_colordec/n178_s3/I0</td>
</tr>
<tr>
<td>16.062</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n178_s3/F</td>
</tr>
<tr>
<td>16.063</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][B]</td>
<td>u_v9958/u_vdp_colordec/n178_s0/I3</td>
</tr>
<tr>
<td>16.525</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n178_s0/F</td>
</tr>
<tr>
<td>16.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_colordec/ff_palette_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][B]</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C28[0][B]</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.713, 49.111%; route: 4.652, 48.472%; tC2Q: 0.232, 2.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.933</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/I0</td>
</tr>
<tr>
<td>8.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>8.962</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[3][A]</td>
<td>u_v9958/u_vdp_register/palette_addr_3_s3/I1</td>
</tr>
<tr>
<td>9.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R33C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/palette_addr_3_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[2][A]</td>
<td>u_v9958/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.284</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[1][B]</td>
<td>u_v9958/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.507</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C15[2][A]</td>
<td>u_v9958/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.542</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[2][B]</td>
<td>u_v9958/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.577</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C15[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][A]</td>
<td>u_v9958/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.612</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][B]</td>
<td>u_v9958/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td>u_v9958/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.813</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I2</td>
</tr>
<tr>
<td>14.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>14.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.221</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>15.683</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R36C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.420</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][B]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C24[0][B]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.556, 37.463%; route: 5.704, 60.093%; tC2Q: 0.232, 2.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.933</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/I0</td>
</tr>
<tr>
<td>8.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>8.962</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[3][A]</td>
<td>u_v9958/u_vdp_register/palette_addr_3_s3/I1</td>
</tr>
<tr>
<td>9.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R33C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/palette_addr_3_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[2][A]</td>
<td>u_v9958/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.284</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[1][B]</td>
<td>u_v9958/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.507</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C15[2][A]</td>
<td>u_v9958/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.542</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[2][B]</td>
<td>u_v9958/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.577</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C15[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][A]</td>
<td>u_v9958/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.612</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][B]</td>
<td>u_v9958/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td>u_v9958/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.813</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I2</td>
</tr>
<tr>
<td>14.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>14.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.221</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>15.683</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R36C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.420</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[1][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C24[1][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.556, 37.463%; route: 5.704, 60.093%; tC2Q: 0.232, 2.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.933</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/I0</td>
</tr>
<tr>
<td>8.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>8.962</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[3][A]</td>
<td>u_v9958/u_vdp_register/palette_addr_3_s3/I1</td>
</tr>
<tr>
<td>9.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R33C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/palette_addr_3_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[2][A]</td>
<td>u_v9958/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.284</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[1][B]</td>
<td>u_v9958/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.507</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C15[2][A]</td>
<td>u_v9958/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.542</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[2][B]</td>
<td>u_v9958/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.577</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C15[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][A]</td>
<td>u_v9958/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.612</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][B]</td>
<td>u_v9958/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td>u_v9958/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.813</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I2</td>
</tr>
<tr>
<td>14.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>14.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.221</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>15.683</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R36C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.420</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.556, 37.463%; route: 5.704, 60.093%; tC2Q: 0.232, 2.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.933</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/I0</td>
</tr>
<tr>
<td>8.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>8.962</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[3][A]</td>
<td>u_v9958/u_vdp_register/palette_addr_3_s3/I1</td>
</tr>
<tr>
<td>9.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R33C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/palette_addr_3_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[2][A]</td>
<td>u_v9958/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.284</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[1][B]</td>
<td>u_v9958/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.507</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C15[2][A]</td>
<td>u_v9958/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.542</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[2][B]</td>
<td>u_v9958/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.577</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C15[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][A]</td>
<td>u_v9958/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.612</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][B]</td>
<td>u_v9958/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td>u_v9958/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.813</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I2</td>
</tr>
<tr>
<td>14.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>14.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.221</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>15.683</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R36C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.418</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C22[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.556, 37.472%; route: 5.702, 60.083%; tC2Q: 0.232, 2.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.933</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/I0</td>
</tr>
<tr>
<td>8.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>8.962</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[3][A]</td>
<td>u_v9958/u_vdp_register/palette_addr_3_s3/I1</td>
</tr>
<tr>
<td>9.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R33C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/palette_addr_3_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[2][A]</td>
<td>u_v9958/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.284</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[1][B]</td>
<td>u_v9958/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.507</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C15[2][A]</td>
<td>u_v9958/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.542</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[2][B]</td>
<td>u_v9958/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.577</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C15[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][A]</td>
<td>u_v9958/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.612</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][B]</td>
<td>u_v9958/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td>u_v9958/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.813</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I2</td>
</tr>
<tr>
<td>14.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>14.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.221</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>15.683</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R36C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.418</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[0][B]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C22[0][B]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.556, 37.472%; route: 5.702, 60.083%; tC2Q: 0.232, 2.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.933</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/I0</td>
</tr>
<tr>
<td>8.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>8.962</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[3][A]</td>
<td>u_v9958/u_vdp_register/palette_addr_3_s3/I1</td>
</tr>
<tr>
<td>9.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R33C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/palette_addr_3_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[2][A]</td>
<td>u_v9958/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.284</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[1][B]</td>
<td>u_v9958/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.507</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C15[2][A]</td>
<td>u_v9958/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.542</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[2][B]</td>
<td>u_v9958/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.577</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C15[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][A]</td>
<td>u_v9958/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.612</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][B]</td>
<td>u_v9958/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td>u_v9958/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.813</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I2</td>
</tr>
<tr>
<td>14.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>14.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.221</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>15.683</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R36C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.418</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[1][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_6_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C22[1][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.556, 37.472%; route: 5.702, 60.083%; tC2Q: 0.232, 2.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.933</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/I0</td>
</tr>
<tr>
<td>8.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>8.962</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[3][A]</td>
<td>u_v9958/u_vdp_register/palette_addr_3_s3/I1</td>
</tr>
<tr>
<td>9.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R33C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/palette_addr_3_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[2][A]</td>
<td>u_v9958/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.284</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[1][B]</td>
<td>u_v9958/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.507</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C15[2][A]</td>
<td>u_v9958/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.542</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[2][B]</td>
<td>u_v9958/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.577</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C15[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][A]</td>
<td>u_v9958/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.612</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][B]</td>
<td>u_v9958/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td>u_v9958/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.813</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I2</td>
</tr>
<tr>
<td>14.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>14.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.221</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>15.683</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R36C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.418</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_7_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C22[2][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.556, 37.472%; route: 5.702, 60.083%; tC2Q: 0.232, 2.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][A]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R29C33[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.155</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][A]</td>
<td>u_v9958/u_vdp_text12/w_logical_vram_addr_nam_11_s3/I0</td>
</tr>
<tr>
<td>8.710</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/w_logical_vram_addr_nam_11_s3/F</td>
</tr>
<tr>
<td>9.484</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][B]</td>
<td>u_v9958/u_vdp_text12/n74_s1/I3</td>
</tr>
<tr>
<td>9.937</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R30C30[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/n74_s1/F</td>
</tr>
<tr>
<td>10.806</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[3][B]</td>
<td>u_v9958/u_vdp_text12/n74_s0/I2</td>
</tr>
<tr>
<td>11.355</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C37[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/n74_s0/F</td>
</tr>
<tr>
<td>11.531</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C36[3][A]</td>
<td>u_v9958/u_vdp_text12/n967_s0/I2</td>
</tr>
<tr>
<td>12.048</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/n967_s0/F</td>
</tr>
<tr>
<td>12.575</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][A]</td>
<td>u_v9958/u_vdp_text12/w_color_code_text12_2_s0/I2</td>
</tr>
<tr>
<td>13.130</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/w_color_code_text12_2_s0/F</td>
</tr>
<tr>
<td>13.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][A]</td>
<td>u_v9958/u_vdp_text12/w_color_code_text12_2_s/I0</td>
</tr>
<tr>
<td>13.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_text12/w_color_code_text12_2_s/O</td>
</tr>
<tr>
<td>13.652</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C32[3][A]</td>
<td>u_v9958/u_vdp_colordec/n178_s13/I0</td>
</tr>
<tr>
<td>14.105</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C32[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n178_s13/F</td>
</tr>
<tr>
<td>14.352</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[3][A]</td>
<td>u_v9958/u_vdp_colordec/n178_s1/I3</td>
</tr>
<tr>
<td>14.805</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C30[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n178_s1/F</td>
</tr>
<tr>
<td>15.219</td>
<td>0.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C28[2][B]</td>
<td>u_v9958/u_vdp_colordec/n179_s2/I0</td>
</tr>
<tr>
<td>15.789</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C28[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n179_s2/F</td>
</tr>
<tr>
<td>15.790</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>u_v9958/u_vdp_colordec/n179_s0/I3</td>
</tr>
<tr>
<td>16.339</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_colordec/n179_s0/F</td>
</tr>
<tr>
<td>16.339</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_colordec/ff_palette_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>u_v9958/u_vdp_colordec/ff_palette_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.757, 50.547%; route: 4.422, 46.988%; tC2Q: 0.232, 2.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.933</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/I0</td>
</tr>
<tr>
<td>8.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>8.962</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[3][A]</td>
<td>u_v9958/u_vdp_register/palette_addr_3_s3/I1</td>
</tr>
<tr>
<td>9.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R33C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/palette_addr_3_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[2][A]</td>
<td>u_v9958/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.284</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[1][B]</td>
<td>u_v9958/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.507</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C15[2][A]</td>
<td>u_v9958/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.542</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[2][B]</td>
<td>u_v9958/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.577</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C15[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][A]</td>
<td>u_v9958/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.612</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][B]</td>
<td>u_v9958/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td>u_v9958/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.813</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I2</td>
</tr>
<tr>
<td>14.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>14.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.221</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>15.683</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R36C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.227</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.556, 38.242%; route: 5.511, 59.263%; tC2Q: 0.232, 2.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.933</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/I0</td>
</tr>
<tr>
<td>8.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>8.962</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[3][A]</td>
<td>u_v9958/u_vdp_register/palette_addr_3_s3/I1</td>
</tr>
<tr>
<td>9.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R33C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/palette_addr_3_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[2][A]</td>
<td>u_v9958/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.284</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[1][B]</td>
<td>u_v9958/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.507</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C15[2][A]</td>
<td>u_v9958/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.542</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[2][B]</td>
<td>u_v9958/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.577</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C15[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][A]</td>
<td>u_v9958/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.612</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][B]</td>
<td>u_v9958/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td>u_v9958/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.813</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I2</td>
</tr>
<tr>
<td>14.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>14.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.221</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s12/I3</td>
</tr>
<tr>
<td>15.683</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C19[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s12/F</td>
</tr>
<tr>
<td>16.195</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C21[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.556, 38.375%; route: 5.478, 59.121%; tC2Q: 0.232, 2.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.933</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/I0</td>
</tr>
<tr>
<td>8.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>8.962</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[3][A]</td>
<td>u_v9958/u_vdp_register/palette_addr_3_s3/I1</td>
</tr>
<tr>
<td>9.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R33C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/palette_addr_3_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[2][A]</td>
<td>u_v9958/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.284</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[1][B]</td>
<td>u_v9958/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.507</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C15[2][A]</td>
<td>u_v9958/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.542</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[2][B]</td>
<td>u_v9958/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.577</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C15[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][A]</td>
<td>u_v9958/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.612</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][B]</td>
<td>u_v9958/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td>u_v9958/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.813</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I2</td>
</tr>
<tr>
<td>14.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>14.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.221</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>15.683</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R36C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.043</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_5_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.556, 39.012%; route: 5.327, 58.443%; tC2Q: 0.232, 2.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.933</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/I0</td>
</tr>
<tr>
<td>8.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>8.962</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[3][A]</td>
<td>u_v9958/u_vdp_register/palette_addr_3_s3/I1</td>
</tr>
<tr>
<td>9.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R33C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/palette_addr_3_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[2][A]</td>
<td>u_v9958/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.284</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[1][B]</td>
<td>u_v9958/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.507</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C15[2][A]</td>
<td>u_v9958/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.542</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[2][B]</td>
<td>u_v9958/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.577</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C15[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][A]</td>
<td>u_v9958/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.612</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][B]</td>
<td>u_v9958/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td>u_v9958/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.813</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/I2</td>
</tr>
<tr>
<td>14.184</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s9/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[3][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/I1</td>
</tr>
<tr>
<td>14.968</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C19[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_10_s7/F</td>
</tr>
<tr>
<td>15.221</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/I3</td>
</tr>
<tr>
<td>15.683</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R36C19[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_9_s5/F</td>
</tr>
<tr>
<td>16.043</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_8_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.556, 39.012%; route: 5.327, 58.443%; tC2Q: 0.232, 2.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.933</td>
<td>0.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[2][B]</td>
<td>u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/I0</td>
</tr>
<tr>
<td>8.450</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R31C30[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/w_vdp_mode_is_highres_s/F</td>
</tr>
<tr>
<td>8.962</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C28[3][A]</td>
<td>u_v9958/u_vdp_register/palette_addr_3_s3/I1</td>
</tr>
<tr>
<td>9.517</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R33C28[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/palette_addr_3_s3/F</td>
</tr>
<tr>
<td>10.729</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[2][A]</td>
<td>u_v9958/u_vdp_command/n312_s0/I0</td>
</tr>
<tr>
<td>11.284</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C16[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n312_s0/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[1][B]</td>
<td>u_v9958/u_vdp_command/n704_s0/I0</td>
</tr>
<tr>
<td>12.507</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C15[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n704_s0/COUT</td>
</tr>
<tr>
<td>12.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C15[2][A]</td>
<td>u_v9958/u_vdp_command/n705_s0/CIN</td>
</tr>
<tr>
<td>12.542</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C15[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n705_s0/COUT</td>
</tr>
<tr>
<td>12.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C15[2][B]</td>
<td>u_v9958/u_vdp_command/n706_s0/CIN</td>
</tr>
<tr>
<td>12.577</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C15[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n706_s0/COUT</td>
</tr>
<tr>
<td>12.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][A]</td>
<td>u_v9958/u_vdp_command/n707_s0/CIN</td>
</tr>
<tr>
<td>12.612</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n707_s0/COUT</td>
</tr>
<tr>
<td>12.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[0][B]</td>
<td>u_v9958/u_vdp_command/n708_s0/CIN</td>
</tr>
<tr>
<td>12.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n708_s0/COUT</td>
</tr>
<tr>
<td>12.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td>u_v9958/u_vdp_command/n709_s0/CIN</td>
</tr>
<tr>
<td>12.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n709_s0/COUT</td>
</tr>
<tr>
<td>13.813</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td>u_v9958/u_vdp_command/n1790_s12/I2</td>
</tr>
<tr>
<td>14.368</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C17[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n1790_s12/F</td>
</tr>
<tr>
<td>14.615</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C17[3][A]</td>
<td>u_v9958/u_vdp_command/n1790_s9/I1</td>
</tr>
<tr>
<td>15.185</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n1790_s9/F</td>
</tr>
<tr>
<td>15.329</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C17[0][A]</td>
<td>u_v9958/u_vdp_command/n1790_s7/I1</td>
</tr>
<tr>
<td>15.878</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C17[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n1790_s7/F</td>
</tr>
<tr>
<td>15.878</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C17[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C17[0][A]</td>
<td>u_v9958/u_vdp_command/ff_state_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C17[0][A]</td>
<td>u_v9958/u_vdp_command/ff_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.026, 44.982%; route: 4.692, 52.426%; tC2Q: 0.232, 2.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>8.141</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[1][B]</td>
<td>u_v9958/u_vdp_command/n313_s3/I0</td>
</tr>
<tr>
<td>8.696</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n313_s3/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C19[0][B]</td>
<td>u_v9958/u_vdp_command/n190_s1/I3</td>
</tr>
<tr>
<td>9.578</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R29C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n190_s1/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[3][B]</td>
<td>u_v9958/u_vdp_command/n190_s0/I0</td>
</tr>
<tr>
<td>10.916</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n190_s0/F</td>
</tr>
<tr>
<td>11.329</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td>u_v9958/u_vdp_command/n217_s0/I1</td>
</tr>
<tr>
<td>11.846</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n217_s0/F</td>
</tr>
<tr>
<td>12.506</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C23[1][A]</td>
<td>u_v9958/u_vdp_command/n724_s/I1</td>
</tr>
<tr>
<td>12.877</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C23[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n724_s/COUT</td>
</tr>
<tr>
<td>12.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C23[1][B]</td>
<td>u_v9958/u_vdp_command/n723_s/CIN</td>
</tr>
<tr>
<td>12.913</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n723_s/COUT</td>
</tr>
<tr>
<td>12.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C23[2][A]</td>
<td>u_v9958/u_vdp_command/n722_s/CIN</td>
</tr>
<tr>
<td>12.948</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C23[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n722_s/COUT</td>
</tr>
<tr>
<td>12.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C23[2][B]</td>
<td>u_v9958/u_vdp_command/n721_s/CIN</td>
</tr>
<tr>
<td>12.983</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C23[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n721_s/COUT</td>
</tr>
<tr>
<td>12.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C24[0][A]</td>
<td>u_v9958/u_vdp_command/n720_s/CIN</td>
</tr>
<tr>
<td>13.453</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n720_s/SUM</td>
</tr>
<tr>
<td>14.016</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][B]</td>
<td>u_v9958/u_vdp_command/n1558_s27/I0</td>
</tr>
<tr>
<td>14.571</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n1558_s27/F</td>
</tr>
<tr>
<td>14.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>u_v9958/u_vdp_command/n1558_s25/I3</td>
</tr>
<tr>
<td>15.554</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n1558_s25/F</td>
</tr>
<tr>
<td>15.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_5_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C22[0][B]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.152, 48.129%; route: 4.242, 49.182%; tC2Q: 0.232, 2.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_dx_tmp_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>8.141</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[1][B]</td>
<td>u_v9958/u_vdp_command/n313_s3/I0</td>
</tr>
<tr>
<td>8.696</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n313_s3/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C19[2][A]</td>
<td>u_v9958/u_vdp_graphic4567/n575_s8/I3</td>
</tr>
<tr>
<td>9.496</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R29C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_graphic4567/n575_s8/F</td>
</tr>
<tr>
<td>10.231</td>
<td>0.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[0][B]</td>
<td>u_v9958/u_vdp_command/n191_s2/I2</td>
</tr>
<tr>
<td>10.684</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R38C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n191_s2/F</td>
</tr>
<tr>
<td>11.405</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C20[3][A]</td>
<td>u_v9958/u_vdp_command/n218_s0/I1</td>
</tr>
<tr>
<td>11.776</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n218_s0/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][A]</td>
<td>u_v9958/u_vdp_command/n966_s/I1</td>
</tr>
<tr>
<td>13.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n966_s/COUT</td>
</tr>
<tr>
<td>13.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td>u_v9958/u_vdp_command/n965_s/CIN</td>
</tr>
<tr>
<td>13.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n965_s/COUT</td>
</tr>
<tr>
<td>13.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[1][A]</td>
<td>u_v9958/u_vdp_command/n964_s/CIN</td>
</tr>
<tr>
<td>13.149</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n964_s/COUT</td>
</tr>
<tr>
<td>13.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[1][B]</td>
<td>u_v9958/u_vdp_command/n963_s/CIN</td>
</tr>
<tr>
<td>13.184</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n963_s/COUT</td>
</tr>
<tr>
<td>13.184</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[2][A]</td>
<td>u_v9958/u_vdp_command/n962_s/CIN</td>
</tr>
<tr>
<td>13.219</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n962_s/COUT</td>
</tr>
<tr>
<td>13.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[2][B]</td>
<td>u_v9958/u_vdp_command/n961_s/CIN</td>
</tr>
<tr>
<td>13.254</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n961_s/COUT</td>
</tr>
<tr>
<td>13.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C24[0][A]</td>
<td>u_v9958/u_vdp_command/n960_s/CIN</td>
</tr>
<tr>
<td>13.290</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n960_s/COUT</td>
</tr>
<tr>
<td>13.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C24[0][B]</td>
<td>u_v9958/u_vdp_command/n959_s/CIN</td>
</tr>
<tr>
<td>13.760</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C24[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n959_s/SUM</td>
</tr>
<tr>
<td>14.416</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td>u_v9958/u_vdp_command/n1576_s22/I1</td>
</tr>
<tr>
<td>14.986</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n1576_s22/F</td>
</tr>
<tr>
<td>14.987</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>u_v9958/u_vdp_command/n1576_s21/I1</td>
</tr>
<tr>
<td>15.536</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n1576_s21/F</td>
</tr>
<tr>
<td>15.536</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_dx_tmp_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>u_v9958/u_vdp_command/ff_dx_tmp_7_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>u_v9958/u_vdp_command/ff_dx_tmp_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.921, 45.555%; route: 4.454, 51.750%; tC2Q: 0.232, 2.695%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_dx_tmp_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>8.141</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[1][B]</td>
<td>u_v9958/u_vdp_command/n313_s3/I0</td>
</tr>
<tr>
<td>8.696</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n313_s3/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C19[2][A]</td>
<td>u_v9958/u_vdp_graphic4567/n575_s8/I3</td>
</tr>
<tr>
<td>9.496</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R29C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_graphic4567/n575_s8/F</td>
</tr>
<tr>
<td>10.231</td>
<td>0.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[0][B]</td>
<td>u_v9958/u_vdp_command/n191_s2/I2</td>
</tr>
<tr>
<td>10.684</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R38C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n191_s2/F</td>
</tr>
<tr>
<td>11.405</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C20[3][A]</td>
<td>u_v9958/u_vdp_command/n218_s0/I1</td>
</tr>
<tr>
<td>11.776</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n218_s0/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][A]</td>
<td>u_v9958/u_vdp_command/n966_s/I1</td>
</tr>
<tr>
<td>13.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n966_s/COUT</td>
</tr>
<tr>
<td>13.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td>u_v9958/u_vdp_command/n965_s/CIN</td>
</tr>
<tr>
<td>13.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n965_s/COUT</td>
</tr>
<tr>
<td>13.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[1][A]</td>
<td>u_v9958/u_vdp_command/n964_s/CIN</td>
</tr>
<tr>
<td>13.149</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n964_s/COUT</td>
</tr>
<tr>
<td>13.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[1][B]</td>
<td>u_v9958/u_vdp_command/n963_s/CIN</td>
</tr>
<tr>
<td>13.184</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n963_s/COUT</td>
</tr>
<tr>
<td>13.184</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[2][A]</td>
<td>u_v9958/u_vdp_command/n962_s/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n962_s/SUM</td>
</tr>
<tr>
<td>14.310</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>u_v9958/u_vdp_command/n1579_s22/I1</td>
</tr>
<tr>
<td>14.859</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n1579_s22/F</td>
</tr>
<tr>
<td>14.860</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>u_v9958/u_vdp_command/n1579_s21/I1</td>
</tr>
<tr>
<td>15.409</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n1579_s21/F</td>
</tr>
<tr>
<td>15.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_dx_tmp_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>u_v9958/u_vdp_command/ff_dx_tmp_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>u_v9958/u_vdp_command/ff_dx_tmp_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.795, 44.742%; route: 4.454, 52.523%; tC2Q: 0.232, 2.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_dx_tmp_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>8.141</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[1][B]</td>
<td>u_v9958/u_vdp_command/n313_s3/I0</td>
</tr>
<tr>
<td>8.696</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n313_s3/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C19[2][A]</td>
<td>u_v9958/u_vdp_graphic4567/n575_s8/I3</td>
</tr>
<tr>
<td>9.496</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R29C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_graphic4567/n575_s8/F</td>
</tr>
<tr>
<td>10.231</td>
<td>0.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[0][B]</td>
<td>u_v9958/u_vdp_command/n191_s2/I2</td>
</tr>
<tr>
<td>10.684</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R38C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n191_s2/F</td>
</tr>
<tr>
<td>11.405</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C20[3][A]</td>
<td>u_v9958/u_vdp_command/n218_s0/I1</td>
</tr>
<tr>
<td>11.776</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n218_s0/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][A]</td>
<td>u_v9958/u_vdp_command/n966_s/I1</td>
</tr>
<tr>
<td>13.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n966_s/COUT</td>
</tr>
<tr>
<td>13.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td>u_v9958/u_vdp_command/n965_s/CIN</td>
</tr>
<tr>
<td>13.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n965_s/COUT</td>
</tr>
<tr>
<td>13.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[1][A]</td>
<td>u_v9958/u_vdp_command/n964_s/CIN</td>
</tr>
<tr>
<td>13.149</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n964_s/COUT</td>
</tr>
<tr>
<td>13.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[1][B]</td>
<td>u_v9958/u_vdp_command/n963_s/CIN</td>
</tr>
<tr>
<td>13.184</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n963_s/COUT</td>
</tr>
<tr>
<td>13.184</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[2][A]</td>
<td>u_v9958/u_vdp_command/n962_s/CIN</td>
</tr>
<tr>
<td>13.219</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n962_s/COUT</td>
</tr>
<tr>
<td>13.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[2][B]</td>
<td>u_v9958/u_vdp_command/n961_s/CIN</td>
</tr>
<tr>
<td>13.689</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n961_s/SUM</td>
</tr>
<tr>
<td>14.345</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>u_v9958/u_vdp_command/n1578_s22/I1</td>
</tr>
<tr>
<td>14.915</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n1578_s22/F</td>
</tr>
<tr>
<td>14.916</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>u_v9958/u_vdp_command/n1578_s21/I1</td>
</tr>
<tr>
<td>15.378</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n1578_s21/F</td>
</tr>
<tr>
<td>15.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_dx_tmp_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>u_v9958/u_vdp_command/ff_dx_tmp_5_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C22[0][B]</td>
<td>u_v9958/u_vdp_command/ff_dx_tmp_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.764, 44.541%; route: 4.454, 52.714%; tC2Q: 0.232, 2.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_dx_tmp_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>8.141</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[1][B]</td>
<td>u_v9958/u_vdp_command/n313_s3/I0</td>
</tr>
<tr>
<td>8.696</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n313_s3/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C19[2][A]</td>
<td>u_v9958/u_vdp_graphic4567/n575_s8/I3</td>
</tr>
<tr>
<td>9.496</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R29C19[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_graphic4567/n575_s8/F</td>
</tr>
<tr>
<td>10.231</td>
<td>0.735</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[0][B]</td>
<td>u_v9958/u_vdp_command/n191_s2/I2</td>
</tr>
<tr>
<td>10.684</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R38C15[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n191_s2/F</td>
</tr>
<tr>
<td>11.405</td>
<td>0.721</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C20[3][A]</td>
<td>u_v9958/u_vdp_command/n218_s0/I1</td>
</tr>
<tr>
<td>11.776</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C20[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n218_s0/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][A]</td>
<td>u_v9958/u_vdp_command/n966_s/I1</td>
</tr>
<tr>
<td>13.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n966_s/COUT</td>
</tr>
<tr>
<td>13.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[0][B]</td>
<td>u_v9958/u_vdp_command/n965_s/CIN</td>
</tr>
<tr>
<td>13.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n965_s/COUT</td>
</tr>
<tr>
<td>13.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[1][A]</td>
<td>u_v9958/u_vdp_command/n964_s/CIN</td>
</tr>
<tr>
<td>13.149</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n964_s/COUT</td>
</tr>
<tr>
<td>13.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[1][B]</td>
<td>u_v9958/u_vdp_command/n963_s/CIN</td>
</tr>
<tr>
<td>13.184</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n963_s/COUT</td>
</tr>
<tr>
<td>13.184</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[2][A]</td>
<td>u_v9958/u_vdp_command/n962_s/CIN</td>
</tr>
<tr>
<td>13.219</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n962_s/COUT</td>
</tr>
<tr>
<td>13.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C23[2][B]</td>
<td>u_v9958/u_vdp_command/n961_s/CIN</td>
</tr>
<tr>
<td>13.254</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n961_s/COUT</td>
</tr>
<tr>
<td>13.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C24[0][A]</td>
<td>u_v9958/u_vdp_command/n960_s/CIN</td>
</tr>
<tr>
<td>13.290</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n960_s/COUT</td>
</tr>
<tr>
<td>13.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C24[0][B]</td>
<td>u_v9958/u_vdp_command/n959_s/CIN</td>
</tr>
<tr>
<td>13.325</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C24[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n959_s/COUT</td>
</tr>
<tr>
<td>13.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C24[1][A]</td>
<td>u_v9958/u_vdp_command/n958_s/CIN</td>
</tr>
<tr>
<td>13.795</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n958_s/SUM</td>
</tr>
<tr>
<td>14.451</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][A]</td>
<td>u_v9958/u_vdp_command/n1575_s22/I0</td>
</tr>
<tr>
<td>14.913</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n1575_s22/F</td>
</tr>
<tr>
<td>14.914</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>u_v9958/u_vdp_command/n1575_s21/I1</td>
</tr>
<tr>
<td>15.376</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n1575_s21/F</td>
</tr>
<tr>
<td>15.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_dx_tmp_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>u_v9958/u_vdp_command/ff_dx_tmp_8_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>u_v9958/u_vdp_command/ff_dx_tmp_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.761, 44.525%; route: 4.454, 52.729%; tC2Q: 0.232, 2.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>8.141</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[1][B]</td>
<td>u_v9958/u_vdp_command/n313_s3/I0</td>
</tr>
<tr>
<td>8.696</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n313_s3/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C19[0][B]</td>
<td>u_v9958/u_vdp_command/n190_s1/I3</td>
</tr>
<tr>
<td>9.578</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R29C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n190_s1/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[3][B]</td>
<td>u_v9958/u_vdp_command/n190_s0/I0</td>
</tr>
<tr>
<td>10.916</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n190_s0/F</td>
</tr>
<tr>
<td>11.329</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td>u_v9958/u_vdp_command/n217_s0/I1</td>
</tr>
<tr>
<td>11.846</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n217_s0/F</td>
</tr>
<tr>
<td>12.506</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C23[1][A]</td>
<td>u_v9958/u_vdp_command/n724_s/I1</td>
</tr>
<tr>
<td>12.877</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C23[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n724_s/COUT</td>
</tr>
<tr>
<td>12.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C23[1][B]</td>
<td>u_v9958/u_vdp_command/n723_s/CIN</td>
</tr>
<tr>
<td>12.913</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n723_s/COUT</td>
</tr>
<tr>
<td>12.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C23[2][A]</td>
<td>u_v9958/u_vdp_command/n722_s/CIN</td>
</tr>
<tr>
<td>12.948</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C23[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n722_s/COUT</td>
</tr>
<tr>
<td>12.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C23[2][B]</td>
<td>u_v9958/u_vdp_command/n721_s/CIN</td>
</tr>
<tr>
<td>12.983</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C23[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n721_s/COUT</td>
</tr>
<tr>
<td>12.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C24[0][A]</td>
<td>u_v9958/u_vdp_command/n720_s/CIN</td>
</tr>
<tr>
<td>13.018</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n720_s/COUT</td>
</tr>
<tr>
<td>13.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C24[0][B]</td>
<td>u_v9958/u_vdp_command/n719_s/CIN</td>
</tr>
<tr>
<td>13.053</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C24[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n719_s/COUT</td>
</tr>
<tr>
<td>13.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C24[1][A]</td>
<td>u_v9958/u_vdp_command/n718_s/CIN</td>
</tr>
<tr>
<td>13.089</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n718_s/COUT</td>
</tr>
<tr>
<td>13.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C24[1][B]</td>
<td>u_v9958/u_vdp_command/n717_s/CIN</td>
</tr>
<tr>
<td>13.559</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C24[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n717_s/SUM</td>
</tr>
<tr>
<td>13.956</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[2][B]</td>
<td>u_v9958/u_vdp_command/n1555_s28/I1</td>
</tr>
<tr>
<td>14.473</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n1555_s28/F</td>
</tr>
<tr>
<td>14.886</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>u_v9958/u_vdp_command/n1555_s26/I3</td>
</tr>
<tr>
<td>15.257</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n1555_s26/F</td>
</tr>
<tr>
<td>15.257</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_8_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.020, 48.270%; route: 4.076, 48.945%; tC2Q: 0.232, 2.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/reg_r1_disp_mode_1_s0/Q</td>
</tr>
<tr>
<td>8.141</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[1][B]</td>
<td>u_v9958/u_vdp_command/n313_s3/I0</td>
</tr>
<tr>
<td>8.696</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C19[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n313_s3/F</td>
</tr>
<tr>
<td>9.125</td>
<td>0.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C19[0][B]</td>
<td>u_v9958/u_vdp_command/n190_s1/I3</td>
</tr>
<tr>
<td>9.578</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R29C19[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n190_s1/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C23[3][B]</td>
<td>u_v9958/u_vdp_command/n190_s0/I0</td>
</tr>
<tr>
<td>10.916</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n190_s0/F</td>
</tr>
<tr>
<td>11.329</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td>u_v9958/u_vdp_command/n217_s0/I1</td>
</tr>
<tr>
<td>11.846</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n217_s0/F</td>
</tr>
<tr>
<td>12.506</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C23[1][A]</td>
<td>u_v9958/u_vdp_command/n724_s/I1</td>
</tr>
<tr>
<td>12.877</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C23[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n724_s/COUT</td>
</tr>
<tr>
<td>12.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C23[1][B]</td>
<td>u_v9958/u_vdp_command/n723_s/CIN</td>
</tr>
<tr>
<td>12.913</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C23[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n723_s/COUT</td>
</tr>
<tr>
<td>12.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C23[2][A]</td>
<td>u_v9958/u_vdp_command/n722_s/CIN</td>
</tr>
<tr>
<td>12.948</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C23[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n722_s/COUT</td>
</tr>
<tr>
<td>12.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C23[2][B]</td>
<td>u_v9958/u_vdp_command/n721_s/CIN</td>
</tr>
<tr>
<td>13.418</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C23[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n721_s/SUM</td>
</tr>
<tr>
<td>13.831</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C22[3][A]</td>
<td>u_v9958/u_vdp_command/n1559_s27/I0</td>
</tr>
<tr>
<td>14.202</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C22[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n1559_s27/F</td>
</tr>
<tr>
<td>14.615</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>u_v9958/u_vdp_command/n1559_s25/I3</td>
</tr>
<tr>
<td>15.185</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n1559_s25/F</td>
</tr>
<tr>
<td>15.185</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_s8s9_sx_tmp_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>u_v9958/u_vdp_command/ff_s8s9_sx_tmp_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.932, 47.625%; route: 4.093, 49.565%; tC2Q: 0.232, 2.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_ssg/ff_v_cnt_in_frame_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[0][A]</td>
<td>u_v9958/u_ssg/ff_v_cnt_in_frame_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>67</td>
<td>R29C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_ssg/ff_v_cnt_in_frame_1_s0/Q</td>
</tr>
<tr>
<td>6.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_ssg/ff_v_cnt_in_frame_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[0][A]</td>
<td>u_v9958/u_ssg/ff_v_cnt_in_frame_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>67</td>
<td>R29C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_ssg/ff_v_cnt_in_frame_1_s0/Q</td>
</tr>
<tr>
<td>6.370</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9958/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9958/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.202, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_3_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_3_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][B]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_2_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C41[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_2_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[2][B]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R29C41[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/u_palette_mem_rb/ff_adr_1_s0/Q</td>
</tr>
<tr>
<td>6.493</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/palette_data_g_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td>u_v9958/u_vdp_register/palette_data_g_in_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/palette_data_g_in_0_s0/Q</td>
</tr>
<tr>
<td>6.643</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_sprite/ff_info_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td>u_v9958/u_sprite/ff_info_x_4_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C38[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_sprite/ff_info_x_4_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38</td>
<td style=" font-weight:bold;">u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38</td>
<td>u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38</td>
<td>u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_sprite/ff_info_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>u_v9958/u_sprite/ff_info_x_3_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_sprite/ff_info_x_3_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38</td>
<td style=" font-weight:bold;">u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38</td>
<td>u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38</td>
<td>u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_sprite/ff_info_x_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td>u_v9958/u_sprite/ff_info_x_2_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C38[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_sprite/ff_info_x_2_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38</td>
<td style=" font-weight:bold;">u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C38</td>
<td>u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C38</td>
<td>u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_sprite/ff_info_color_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td>u_v9958/u_sprite/ff_info_color_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_sprite/ff_info_color_2_s0/Q</td>
</tr>
<tr>
<td>6.493</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36</td>
<td style=" font-weight:bold;">u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36</td>
<td>u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s/CLK</td>
</tr>
<tr>
<td>6.178</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36</td>
<td>u_v9958/u_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_colordec/w_video_b_vdp_3_s9</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_colordec/w_video_b_vdp_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td>u_v9958/u_vdp_colordec/w_video_b_vdp_3_s9/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R39C30[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_colordec/w_video_b_vdp_3_s9/Q</td>
</tr>
<tr>
<td>6.501</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_colordec/w_video_b_vdp_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[1][B]</td>
<td>u_v9958/u_vdp_colordec/w_video_b_vdp_4_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C30[1][B]</td>
<td>u_v9958/u_vdp_colordec/w_video_b_vdp_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.314%; tC2Q: 0.202, 60.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/palette_data_g_in_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>u_v9958/u_vdp_register/palette_data_g_in_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/palette_data_g_in_1_s0/Q</td>
</tr>
<tr>
<td>6.769</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.398, 66.358%; tC2Q: 0.202, 33.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/palette_data_g_in_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>u_v9958/u_vdp_register/palette_data_g_in_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/palette_data_g_in_2_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/palette_data_rb_in_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>u_v9958/u_vdp_register/palette_data_rb_in_5_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/palette_data_rb_in_5_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/palette_data_rb_in_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>u_v9958/u_vdp_register/palette_data_rb_in_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/palette_data_rb_in_1_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_v9958/u_vdp_register/u_palette_mem_rb/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debugger/ff_rom_address_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>u_debugger/ff_rom_address_13_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R24C26[2][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_rom_address_13_s0/Q</td>
</tr>
<tr>
<td>6.652</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_debugger/u_rom/ff_ram_ff_ram_0_3_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_debugger/u_rom/ff_ram_ff_ram_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.282, 58.270%; tC2Q: 0.202, 41.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_sprite/ff_line_buf_draw_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>u_v9958/u_sprite/ff_line_buf_draw_we_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_sprite/ff_line_buf_draw_we_s0/Q</td>
</tr>
<tr>
<td>6.494</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>u_v9958/u_sprite/w_ram_odd_we_s0/I0</td>
</tr>
<tr>
<td>6.726</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_sprite/w_ram_odd_we_s0/F</td>
</tr>
<tr>
<td>6.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_v9958/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.309</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/u_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_sprite/ff_line_buf_draw_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>u_v9958/u_sprite/ff_line_buf_draw_we_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_sprite/ff_line_buf_draw_we_s0/Q</td>
</tr>
<tr>
<td>6.494</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>u_v9958/u_sprite/w_ram_even_we_s0/I1</td>
</tr>
<tr>
<td>6.726</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_sprite/w_ram_even_we_s0/F</td>
</tr>
<tr>
<td>6.726</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">u_v9958/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_v9958/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>6.309</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_v9958/u_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_command/ff_r42r43_ny_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_command/ff_r42r43_ny_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[1][A]</td>
<td>u_v9958/u_vdp_command/ff_r42r43_ny_7_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R40C25[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_r42r43_ny_7_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[1][A]</td>
<td>u_v9958/u_vdp_command/n1806_s0/I1</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_command/n1806_s0/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_command/ff_r42r43_ny_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[1][A]</td>
<td>u_v9958/u_vdp_command/ff_r42r43_ny_7_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C25[1][A]</td>
<td>u_v9958/u_vdp_command/ff_r42r43_ny_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/vdp_r17_reg_num_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_register/vdp_r17_reg_num_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_v9958/u_vdp_register/vdp_r17_reg_num_5_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/vdp_r17_reg_num_5_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_v9958/u_vdp_register/n1010_s0/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/n1010_s0/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/vdp_r17_reg_num_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_v9958/u_vdp_register/vdp_r17_reg_num_5_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>u_v9958/u_vdp_register/vdp_r17_reg_num_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_register/vdp_r16_pal_num_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_register/vdp_r16_pal_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>u_v9958/u_vdp_register/vdp_r16_pal_num_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C28[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/vdp_r16_pal_num_2_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>u_v9958/u_vdp_register/n1039_s0/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_register/n1039_s0/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_register/vdp_r16_pal_num_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>u_v9958/u_vdp_register/vdp_r16_pal_num_2_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>u_v9958/u_vdp_register/vdp_r16_pal_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>u_v9958/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C40[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>u_v9958/u_sprite/n1918_s3/I1</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_sprite/n1918_s3/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>u_v9958/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>u_v9958/u_sprite/u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_sprite/u_drawing_to_line_buffer.ff_cc0_found_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_sprite/u_drawing_to_line_buffer.ff_cc0_found_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_v9958/u_sprite/u_drawing_to_line_buffer.ff_cc0_found_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C40[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_sprite/u_drawing_to_line_buffer.ff_cc0_found_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_v9958/u_sprite/n1919_s2/I0</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_sprite/n1919_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_sprite/u_drawing_to_line_buffer.ff_cc0_found_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_v9958/u_sprite/u_drawing_to_line_buffer.ff_cc0_found_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_v9958/u_sprite/u_drawing_to_line_buffer.ff_cc0_found_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_sprite/ff_y_test_listup_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_sprite/ff_y_test_listup_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>u_v9958/u_sprite/ff_y_test_listup_addr_3_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C33[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_sprite/ff_y_test_listup_addr_3_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>u_v9958/u_sprite/n615_s2/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_sprite/n615_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_sprite/ff_y_test_listup_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>u_v9958/u_sprite/ff_y_test_listup_addr_3_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>u_v9958/u_sprite/ff_y_test_listup_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_vdp_graphic4567/ff_blink_clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vdp_graphic4567/ff_blink_clk_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][A]</td>
<td>u_v9958/u_vdp_graphic4567/ff_blink_clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C33[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_graphic4567/ff_blink_clk_cnt_2_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][A]</td>
<td>u_v9958/u_vdp_graphic4567/n1088_s2/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_vdp_graphic4567/n1088_s2/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C33[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vdp_graphic4567/ff_blink_clk_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1442</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C33[0][A]</td>
<td>u_v9958/u_vdp_graphic4567/ff_blink_clk_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C33[0][A]</td>
<td>u_v9958/u_vdp_graphic4567/ff_blink_clk_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debugger/ff_next_state_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_debugger/ff_next_state_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_debugger/ff_next_state_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_sdr_address_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_address_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_address_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/ff_vdpcmd_vram_write_ack_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/ff_vdpcmd_vram_write_ack_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/ff_vdpcmd_vram_write_ack_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_vdp_graphic123m/ff_req_addr_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_vdp_graphic123m/ff_req_addr_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_vdp_graphic123m/ff_req_addr_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/u_vdp_register/vdp_vram_access_addr_tmp_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_vdp_register/vdp_vram_access_addr_tmp_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_vdp_register/vdp_vram_access_addr_tmp_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1442</td>
<td>O_sdram_clk_d</td>
<td>1.503</td>
<td>2.442</td>
</tr>
<tr>
<td>997</td>
<td>n207_5</td>
<td>8.184</td>
<td>2.213</td>
</tr>
<tr>
<td>184</td>
<td>ff_enable</td>
<td>4.028</td>
<td>2.119</td>
</tr>
<tr>
<td>84</td>
<td>ff_state[3]</td>
<td>5.243</td>
<td>1.847</td>
</tr>
<tr>
<td>78</td>
<td>w_dot_state[1]</td>
<td>4.822</td>
<td>2.506</td>
</tr>
<tr>
<td>67</td>
<td>w_v_count[1]</td>
<td>5.280</td>
<td>1.669</td>
</tr>
<tr>
<td>65</td>
<td>ff_state[2]</td>
<td>5.202</td>
<td>1.686</td>
</tr>
<tr>
<td>61</td>
<td>w_eight_dot_state[1]</td>
<td>3.124</td>
<td>2.318</td>
</tr>
<tr>
<td>58</td>
<td>w_pre_dot_counter_yp[0]</td>
<td>5.185</td>
<td>2.019</td>
</tr>
<tr>
<td>55</td>
<td>w_eight_dot_state[0]</td>
<td>3.955</td>
<td>1.276</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C35</td>
<td>93.06%</td>
</tr>
<tr>
<td>R18C35</td>
<td>90.28%</td>
</tr>
<tr>
<td>R29C40</td>
<td>86.11%</td>
</tr>
<tr>
<td>R30C31</td>
<td>86.11%</td>
</tr>
<tr>
<td>R21C19</td>
<td>86.11%</td>
</tr>
<tr>
<td>R26C23</td>
<td>86.11%</td>
</tr>
<tr>
<td>R30C34</td>
<td>84.72%</td>
</tr>
<tr>
<td>R27C32</td>
<td>84.72%</td>
</tr>
<tr>
<td>R17C19</td>
<td>84.72%</td>
</tr>
<tr>
<td>R40C17</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
