<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4124" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4124{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4124{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4124{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4124{left:69px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t5_4124{left:359px;bottom:889px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_4124{left:69px;bottom:800px;letter-spacing:0.13px;}
#t7_4124{left:69px;bottom:776px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_4124{left:69px;bottom:759px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#t9_4124{left:69px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_4124{left:69px;bottom:718px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_4124{left:69px;bottom:701px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_4124{left:69px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_4124{left:69px;bottom:660px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#te_4124{left:69px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tf_4124{left:69px;bottom:626px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tg_4124{left:69px;bottom:609px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#th_4124{left:69px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_4124{left:69px;bottom:568px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tj_4124{left:69px;bottom:551px;letter-spacing:-0.14px;}
#tk_4124{left:69px;bottom:512px;letter-spacing:0.13px;}
#tl_4124{left:69px;bottom:481px;letter-spacing:-0.12px;}
#tm_4124{left:90px;bottom:463px;letter-spacing:-0.14px;}
#tn_4124{left:69px;bottom:444px;letter-spacing:-0.12px;}
#to_4124{left:69px;bottom:426px;letter-spacing:-0.12px;}
#tp_4124{left:501px;bottom:433px;}
#tq_4124{left:90px;bottom:408px;letter-spacing:-0.13px;}
#tr_4124{left:69px;bottom:389px;letter-spacing:-0.12px;}
#ts_4124{left:130px;bottom:389px;}
#tt_4124{left:142px;bottom:389px;}
#tu_4124{left:90px;bottom:371px;letter-spacing:-0.13px;}
#tv_4124{left:69px;bottom:353px;letter-spacing:-0.11px;}
#tw_4124{left:69px;bottom:334px;letter-spacing:-0.11px;}
#tx_4124{left:90px;bottom:316px;letter-spacing:-0.11px;}
#ty_4124{left:69px;bottom:298px;letter-spacing:-0.12px;}
#tz_4124{left:90px;bottom:279px;letter-spacing:-0.13px;}
#t10_4124{left:69px;bottom:261px;letter-spacing:-0.12px;}
#t11_4124{left:69px;bottom:243px;letter-spacing:-0.11px;}
#t12_4124{left:353px;bottom:250px;}
#t13_4124{left:90px;bottom:224px;letter-spacing:-0.12px;}
#t14_4124{left:90px;bottom:206px;letter-spacing:-0.11px;}
#t15_4124{left:75px;bottom:1050px;letter-spacing:-0.14px;}
#t16_4124{left:75px;bottom:1034px;letter-spacing:-0.12px;}
#t17_4124{left:293px;bottom:1050px;letter-spacing:-0.14px;}
#t18_4124{left:359px;bottom:1050px;letter-spacing:-0.13px;}
#t19_4124{left:75px;bottom:1011px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1a_4124{left:75px;bottom:990px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1b_4124{left:293px;bottom:1011px;letter-spacing:-0.21px;}
#t1c_4124{left:359px;bottom:1011px;letter-spacing:-0.11px;}
#t1d_4124{left:75px;bottom:967px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1e_4124{left:75px;bottom:946px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1f_4124{left:293px;bottom:967px;letter-spacing:-0.21px;}
#t1g_4124{left:359px;bottom:967px;letter-spacing:-0.11px;}
#t1h_4124{left:92px;bottom:868px;letter-spacing:-0.13px;}
#t1i_4124{left:204px;bottom:868px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1j_4124{left:375px;bottom:868px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1k_4124{left:550px;bottom:868px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1l_4124{left:730px;bottom:868px;letter-spacing:-0.12px;}
#t1m_4124{left:101px;bottom:843px;letter-spacing:-0.21px;}
#t1n_4124{left:194px;bottom:843px;letter-spacing:-0.12px;}
#t1o_4124{left:364px;bottom:843px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_4124{left:571px;bottom:843px;letter-spacing:-0.11px;}
#t1q_4124{left:752px;bottom:843px;letter-spacing:-0.11px;}
#t1r_4124{left:69px;bottom:171px;letter-spacing:-0.16px;}
#t1s_4124{left:91px;bottom:171px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#t1t_4124{left:524px;bottom:171px;}
#t1u_4124{left:535px;bottom:171px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t1v_4124{left:91px;bottom:154px;letter-spacing:-0.1px;}
#t1w_4124{left:159px;bottom:154px;letter-spacing:-0.12px;}
#t1x_4124{left:189px;bottom:154px;letter-spacing:-0.12px;}
#t1y_4124{left:669px;bottom:154px;}
#t1z_4124{left:680px;bottom:154px;letter-spacing:-0.1px;}
#t20_4124{left:91px;bottom:137px;letter-spacing:-0.11px;}
#t21_4124{left:140px;bottom:137px;letter-spacing:-0.12px;}
#t22_4124{left:169px;bottom:137px;letter-spacing:-0.08px;}
#t23_4124{left:69px;bottom:116px;letter-spacing:-0.15px;}
#t24_4124{left:91px;bottom:116px;letter-spacing:-0.12px;word-spacing:-0.09px;}

.s1_4124{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4124{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4124{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4124{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4124{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_4124{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4124{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_4124{font-size:15px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_4124{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_4124{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4124" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4124Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4124" style="-webkit-user-select: none;"><object width="935" height="1210" data="4124/4124.svg" type="image/svg+xml" id="pdf4124" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4124" class="t s1_4124">31-24 </span><span id="t2_4124" class="t s1_4124">Vol. 3C </span>
<span id="t3_4124" class="t s2_4124">VMX INSTRUCTION REFERENCE </span>
<span id="t4_4124" class="t s3_4124">VMWRITE—Write Field to Virtual-Machine Control Structure </span>
<span id="t5_4124" class="t s4_4124">Instruction Operand Encoding </span>
<span id="t6_4124" class="t s4_4124">Description </span>
<span id="t7_4124" class="t s5_4124">Writes the contents of a primary source operand (register or memory) to a specified field in a VMCS. In VMX root </span>
<span id="t8_4124" class="t s5_4124">operation, the instruction writes to the current VMCS. If executed in VMX non-root operation, the instruction writes </span>
<span id="t9_4124" class="t s5_4124">to the VMCS referenced by the VMCS link pointer field in the current VMCS. </span>
<span id="ta_4124" class="t s5_4124">The VMCS field is specified by the VMCS-field encoding contained in the register secondary source operand. </span>
<span id="tb_4124" class="t s5_4124">Outside IA-32e mode, the secondary source operand is always 32 bits, regardless of the value of CS.D. In 64-bit </span>
<span id="tc_4124" class="t s5_4124">mode, the secondary source operand has 64 bits. </span>
<span id="td_4124" class="t s5_4124">The effective size of the primary source operand, which may be a register or in memory, is always 32 bits outside </span>
<span id="te_4124" class="t s5_4124">IA-32e mode (the setting of CS.D is ignored with respect to operand size) and 64 bits in 64-bit mode. If the VMCS </span>
<span id="tf_4124" class="t s5_4124">field specified by the secondary source operand is shorter than this effective operand size, the high bits of the </span>
<span id="tg_4124" class="t s5_4124">primary source operand are ignored. If the VMCS field is longer, then the high bits of the field are cleared to 0. </span>
<span id="th_4124" class="t s5_4124">Note that any faults resulting from accessing a memory source operand occur after determining, in the operation </span>
<span id="ti_4124" class="t s5_4124">section below, that the relevant VMCS pointer is valid but before determining if the destination VMCS field is </span>
<span id="tj_4124" class="t s5_4124">supported. </span>
<span id="tk_4124" class="t s4_4124">Operation </span>
<span id="tl_4124" class="t s6_4124">IF (not in VMX operation) or (CR0.PE = 0) or (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1 and CS.L = 0) </span>
<span id="tm_4124" class="t s6_4124">THEN #UD; </span>
<span id="tn_4124" class="t s6_4124">ELSIF in VMX non-root operation AND (“VMCS shadowing” is 0 OR secondary source operand sets bits in range 63:15 OR </span>
<span id="to_4124" class="t s6_4124">VMWRITE bit corresponding to bits 14:0 of secondary source operand is 1) </span>
<span id="tp_4124" class="t s7_4124">1 </span>
<span id="tq_4124" class="t s6_4124">THEN VMexit; </span>
<span id="tr_4124" class="t s6_4124">ELSIF CPL </span><span id="ts_4124" class="t s8_4124">&gt; </span><span id="tt_4124" class="t s6_4124">0 </span>
<span id="tu_4124" class="t s6_4124">THEN #GP(0); </span>
<span id="tv_4124" class="t s6_4124">ELSIF (in VMX root operation AND current-VMCS pointer is not valid) OR </span>
<span id="tw_4124" class="t s6_4124">(in VMX non-root operation AND VMCS-link pointer is not valid) </span>
<span id="tx_4124" class="t s6_4124">THEN VMfailInvalid; </span>
<span id="ty_4124" class="t s6_4124">ELSIF secondary source operand does not correspond to any VMCS field </span>
<span id="tz_4124" class="t s6_4124">THEN VMfailValid(VMREAD/VMWRITE from/to unsupported VMCS component); </span>
<span id="t10_4124" class="t s6_4124">ELSIF VMCS field indexed by secondary source operand is a VM-exit information field AND </span>
<span id="t11_4124" class="t s6_4124">processor does not support writing to such fields </span>
<span id="t12_4124" class="t s7_4124">2 </span>
<span id="t13_4124" class="t s6_4124">THEN VMfailValid(VMWRITE to read-only VMCS component); </span>
<span id="t14_4124" class="t s6_4124">ELSE </span>
<span id="t15_4124" class="t s9_4124">Opcode/ </span>
<span id="t16_4124" class="t s9_4124">Instruction </span>
<span id="t17_4124" class="t s9_4124">Op/En </span><span id="t18_4124" class="t s9_4124">Description </span>
<span id="t19_4124" class="t s6_4124">NP 0F 79 </span>
<span id="t1a_4124" class="t s6_4124">VMWRITE r64, r/m64 </span>
<span id="t1b_4124" class="t s6_4124">RM </span><span id="t1c_4124" class="t s6_4124">Writes a specified VMCS field (in 64-bit mode). </span>
<span id="t1d_4124" class="t s6_4124">NP 0F 79 </span>
<span id="t1e_4124" class="t s6_4124">VMWRITE r32, r/m32 </span>
<span id="t1f_4124" class="t s6_4124">RM </span><span id="t1g_4124" class="t s6_4124">Writes a specified VMCS field (outside 64-bit mode). </span>
<span id="t1h_4124" class="t s6_4124">Op/En </span><span id="t1i_4124" class="t s6_4124">Operand 1 </span><span id="t1j_4124" class="t s6_4124">Operand 2 </span><span id="t1k_4124" class="t s6_4124">Operand 3 </span><span id="t1l_4124" class="t s6_4124">Operand 4 </span>
<span id="t1m_4124" class="t s6_4124">RM </span><span id="t1n_4124" class="t s6_4124">ModRM:reg (r) </span><span id="t1o_4124" class="t s6_4124">ModRM:r/m (r) </span><span id="t1p_4124" class="t s6_4124">NA </span><span id="t1q_4124" class="t s6_4124">NA </span>
<span id="t1r_4124" class="t s6_4124">1. </span><span id="t1s_4124" class="t s6_4124">The VMWRITE bit for a secondary source operand is defined as follows. Let </span><span id="t1t_4124" class="t sa_4124">x </span><span id="t1u_4124" class="t s6_4124">be the value of bits 14:0 of the secondary source oper- </span>
<span id="t1v_4124" class="t s6_4124">and and let </span><span id="t1w_4124" class="t sa_4124">addr </span><span id="t1x_4124" class="t s6_4124">be the VMWRITE-bitmap address. The corresponding VMWRITE bit is in bit position </span><span id="t1y_4124" class="t sa_4124">x </span><span id="t1z_4124" class="t s6_4124">&amp; 7 of the byte at physical </span>
<span id="t20_4124" class="t s6_4124">address </span><span id="t21_4124" class="t sa_4124">addr </span><span id="t22_4124" class="t s6_4124">| (x » 3). </span>
<span id="t23_4124" class="t s6_4124">2. </span><span id="t24_4124" class="t s6_4124">Software can discover whether these fields can be written by reading the VMX capability MSR IA32_VMX_MISC (see Appendix A.6). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
