Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Computer/Desktop/verlilog/5-2/controller-final/VTFlatest_isim_beh.exe -prj C:/Users/Computer/Desktop/verlilog/5-2/controller-final/VTFlatest_beh.prj work.VTFlatest work.glbl 
ISim P.58f (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/positive_edge_triggered_d_flipflop.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/mux_4x1_behavioral.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/mux_2x1_rtl.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/bfa_gl.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/load_store_register_bitslice.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/DataRAM.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/alu_bitslice.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/RAM.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/progct_nbit.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/n_bit_load_store_register.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/nBitArithShifterGen.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/nBitALU.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/mux_4x1_8bit.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/mux_2x1_8bit.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/mux5x1.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/mux4x1ALUin.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/CacheData.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/CPU2.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/CPU1.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/Bus.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/topMod.v" into library work
Analyzing Verilog file "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/VTFlatest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/CPU1.v" Line 72: Size mismatch in connection of port <enable>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/CPU1.v" Line 73: Size mismatch in connection of port <read_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/CPU1.v" Line 76: Size mismatch in connection of port <in_3>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/CPU1.v" Line 82: Size mismatch in connection of port <d>. Formal port size is 8-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/CPU1.v" Line 83: Size mismatch in connection of port <d>. Formal port size is 8-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/CPU2.v" Line 141: Size mismatch in connection of port <in_2>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Computer/Desktop/verlilog/5-2/controller-final/CPU2.v" Line 156: Size mismatch in connection of port <in_3>. Formal port size is 8-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 121368 KB
Fuse CPU Usage: 327 ms
Compiling module RAM
Compiling module mux4x1
Compiling module progct_nbit
Compiling module mux_2x1_rtl
Compiling module positive_edge_triggered_d_flipfl...
Compiling module load_store_register_bitslice
Compiling module n_bit_load_store_register_defaul...
Compiling module CPU1
Compiling module DataRAMRAM
Compiling module CacheData
Compiling module mux5x1
Compiling module mux4x1ALUin
Compiling module bfa_gl
Compiling module mux_4x1_behavioral
Compiling module alu_bitslice
Compiling module n_bit_alu_default
Compiling module mux_2x1_8bit
Compiling module nBitArithShifterGen
Compiling module CPU2
Compiling module Bus
Compiling module topMod
Compiling module VTFlatest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 23 Verilog Units
Built simulation executable C:/Users/Computer/Desktop/verlilog/5-2/controller-final/VTFlatest_isim_beh.exe
Fuse Memory Usage: 126984 KB
Fuse CPU Usage: 888 ms
