{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1565196507855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565196507855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 08 00:48:27 2019 " "Processing started: Thu Aug 08 00:48:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565196507855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1565196507855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_v2 -c vga_v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_v2 -c vga_v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1565196507855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1565196508136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ax301/vga_sdram_v3/module/vga_base_module/vga_ram_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /ax301/vga_sdram_v3/module/vga_base_module/vga_ram_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ram_module " "Found entity 1: vga_ram_module" {  } { { "../module/vga_base_module/vga_ram_module.v" "" { Text "E:/ax301/vga_sdram_v3/module/vga_base_module/vga_ram_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565196508183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565196508183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ax301/vga_sdram_v3/module/vga_base_module/vga_func_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /ax301/vga_sdram_v3/module/vga_base_module/vga_func_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_func_module " "Found entity 1: vga_func_module" {  } { { "../module/vga_base_module/vga_func_module.v" "" { Text "E:/ax301/vga_sdram_v3/module/vga_base_module/vga_func_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565196508183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565196508183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ax301/vga_sdram_v3/module/vga_base_module/vga_base_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /ax301/vga_sdram_v3/module/vga_base_module/vga_base_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_base_module " "Found entity 1: vga_base_module" {  } { { "../module/vga_base_module/vga_base_module.v" "" { Text "E:/ax301/vga_sdram_v3/module/vga_base_module/vga_base_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565196508183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565196508183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ax301/vga_sdram_v3/module/sdram_module/sdram_top_mdule.v 1 1 " "Found 1 design units, including 1 entities, in source file /ax301/vga_sdram_v3/module/sdram_module/sdram_top_mdule.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top_mdule " "Found entity 1: sdram_top_mdule" {  } { { "../module/sdram_module/sdram_top_mdule.v" "" { Text "E:/ax301/vga_sdram_v3/module/sdram_module/sdram_top_mdule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565196508183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565196508183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ax301/vga_sdram_v3/module/sdram_module/sdram_func_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /ax301/vga_sdram_v3/module/sdram_module/sdram_func_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_func_module " "Found entity 1: sdram_func_module" {  } { { "../module/sdram_module/sdram_func_module.v" "" { Text "E:/ax301/vga_sdram_v3/module/sdram_module/sdram_func_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565196508199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565196508199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ax301/vga_sdram_v3/module/sdram_module/sdram_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /ax301/vga_sdram_v3/module/sdram_module/sdram_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_module " "Found entity 1: sdram_control_module" {  } { { "../module/sdram_module/sdram_control_module.v" "" { Text "E:/ax301/vga_sdram_v3/module/sdram_module/sdram_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565196508199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565196508199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ax301/vga_sdram_v3/module/graphic_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /ax301/vga_sdram_v3/module/graphic_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 graphic_module " "Found entity 1: graphic_module" {  } { { "../module/graphic_module.v" "" { Text "E:/ax301/vga_sdram_v3/module/graphic_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565196508199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565196508199 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "graphic_demo.v(25) " "Verilog HDL Module Instantiation warning at graphic_demo.v(25): ignored dangling comma in List of Port Connections" {  } { { "../module/graphic_demo.v" "" { Text "E:/ax301/vga_sdram_v3/module/graphic_demo.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1565196508199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 graphic_demo.v(107) " "Verilog HDL Expression warning at graphic_demo.v(107): truncated literal to match 5 bits" {  } { { "../module/graphic_demo.v" "" { Text "E:/ax301/vga_sdram_v3/module/graphic_demo.v" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1565196508199 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 graphic_demo.v(107) " "Verilog HDL Expression warning at graphic_demo.v(107): truncated literal to match 6 bits" {  } { { "../module/graphic_demo.v" "" { Text "E:/ax301/vga_sdram_v3/module/graphic_demo.v" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1565196508199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ax301/vga_sdram_v3/module/graphic_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file /ax301/vga_sdram_v3/module/graphic_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 graphic_demo " "Found entity 1: graphic_demo" {  } { { "../module/graphic_demo.v" "" { Text "E:/ax301/vga_sdram_v3/module/graphic_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565196508199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565196508199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_module " "Found entity 1: pll_module" {  } { { "ipcore/pll_module.v" "" { Text "E:/ax301/vga_sdram_v3/project/ipcore/pll_module.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565196508199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565196508199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "graphic_demo " "Elaborating entity \"graphic_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1565196508292 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isCall graphic_demo.v(62) " "Verilog HDL Always Construct warning at graphic_demo.v(62): inferring latch(es) for variable \"isCall\", which holds its previous value in one or more paths through the always construct" {  } { { "../module/graphic_demo.v" "" { Text "E:/ax301/vga_sdram_v3/module/graphic_demo.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1565196508292 "|graphic_demo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isCall\[0\] graphic_demo.v(62) " "Inferred latch for \"isCall\[0\]\" at graphic_demo.v(62)" {  } { { "../module/graphic_demo.v" "" { Text "E:/ax301/vga_sdram_v3/module/graphic_demo.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565196508292 "|graphic_demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_module pll_module:U0 " "Elaborating entity \"pll_module\" for hierarchy \"pll_module:U0\"" {  } { { "../module/graphic_demo.v" "U0" { Text "E:/ax301/vga_sdram_v3/module/graphic_demo.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_module:U0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_module:U0\|altpll:altpll_component\"" {  } { { "ipcore/pll_module.v" "altpll_component" { Text "E:/ax301/vga_sdram_v3/project/ipcore/pll_module.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_module:U0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_module:U0\|altpll:altpll_component\"" {  } { { "ipcore/pll_module.v" "" { Text "E:/ax301/vga_sdram_v3/project/ipcore/pll_module.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565196508384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_module:U0\|altpll:altpll_component " "Instantiated megafunction \"pll_module:U0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 5000 " "Parameter \"clk1_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_module " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_module\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508385 ""}  } { { "ipcore/pll_module.v" "" { Text "E:/ax301/vga_sdram_v3/project/ipcore/pll_module.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565196508385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_module_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_module_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_module_altpll2 " "Found entity 1: pll_module_altpll2" {  } { { "db/pll_module_altpll2.v" "" { Text "E:/ax301/vga_sdram_v3/project/db/pll_module_altpll2.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565196508453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565196508453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_module_altpll2 pll_module:U0\|altpll:altpll_component\|pll_module_altpll2:auto_generated " "Elaborating entity \"pll_module_altpll2\" for hierarchy \"pll_module:U0\|altpll:altpll_component\|pll_module_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphic_module graphic_module:U1 " "Elaborating entity \"graphic_module\" for hierarchy \"graphic_module:U1\"" {  } { { "../module/graphic_demo.v" "U1" { Text "E:/ax301/vga_sdram_v3/module/graphic_demo.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top_mdule graphic_module:U1\|sdram_top_mdule:U1 " "Elaborating entity \"sdram_top_mdule\" for hierarchy \"graphic_module:U1\|sdram_top_mdule:U1\"" {  } { { "../module/graphic_module.v" "U1" { Text "E:/ax301/vga_sdram_v3/module/graphic_module.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control_module graphic_module:U1\|sdram_top_mdule:U1\|sdram_control_module:u1 " "Elaborating entity \"sdram_control_module\" for hierarchy \"graphic_module:U1\|sdram_top_mdule:U1\|sdram_control_module:u1\"" {  } { { "../module/sdram_module/sdram_top_mdule.v" "u1" { Text "E:/ax301/vga_sdram_v3/module/sdram_module/sdram_top_mdule.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_func_module graphic_module:U1\|sdram_top_mdule:U1\|sdram_func_module:u2 " "Elaborating entity \"sdram_func_module\" for hierarchy \"graphic_module:U1\|sdram_top_mdule:U1\|sdram_func_module:u2\"" {  } { { "../module/sdram_module/sdram_top_mdule.v" "u2" { Text "E:/ax301/vga_sdram_v3/module/sdram_module/sdram_top_mdule.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508495 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rDQM sdram_func_module.v(42) " "Verilog HDL Always Construct warning at sdram_func_module.v(42): inferring latch(es) for variable \"rDQM\", which holds its previous value in one or more paths through the always construct" {  } { { "../module/sdram_module/sdram_func_module.v" "" { Text "E:/ax301/vga_sdram_v3/module/sdram_module/sdram_func_module.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1565196508504 "|graphic_demo|graphic_module:U1|sdram_top_mdule:U1|sdram_func_module:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDQM\[0\] sdram_func_module.v(42) " "Inferred latch for \"rDQM\[0\]\" at sdram_func_module.v(42)" {  } { { "../module/sdram_module/sdram_func_module.v" "" { Text "E:/ax301/vga_sdram_v3/module/sdram_module/sdram_func_module.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565196508511 "|graphic_demo|graphic_module:U1|sdram_top_mdule:U1|sdram_func_module:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDQM\[1\] sdram_func_module.v(42) " "Inferred latch for \"rDQM\[1\]\" at sdram_func_module.v(42)" {  } { { "../module/sdram_module/sdram_func_module.v" "" { Text "E:/ax301/vga_sdram_v3/module/sdram_module/sdram_func_module.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565196508511 "|graphic_demo|graphic_module:U1|sdram_top_mdule:U1|sdram_func_module:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_base_module graphic_module:U1\|vga_base_module:U2 " "Elaborating entity \"vga_base_module\" for hierarchy \"graphic_module:U1\|vga_base_module:U2\"" {  } { { "../module/graphic_module.v" "U2" { Text "E:/ax301/vga_sdram_v3/module/graphic_module.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ram_module graphic_module:U1\|vga_base_module:U2\|vga_ram_module:U1 " "Elaborating entity \"vga_ram_module\" for hierarchy \"graphic_module:U1\|vga_base_module:U2\|vga_ram_module:U1\"" {  } { { "../module/vga_base_module/vga_base_module.v" "U1" { Text "E:/ax301/vga_sdram_v3/module/vga_base_module/vga_base_module.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_func_module graphic_module:U1\|vga_base_module:U2\|vga_func_module:U2 " "Elaborating entity \"vga_func_module\" for hierarchy \"graphic_module:U1\|vga_base_module:U2\|vga_func_module:U2\"" {  } { { "../module/vga_base_module/vga_base_module.v" "U2" { Text "E:/ax301/vga_sdram_v3/module/vga_base_module/vga_base_module.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196508566 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_func_module.v(129) " "Verilog HDL assignment warning at vga_func_module.v(129): truncated value with size 32 to match size of target (10)" {  } { { "../module/vga_base_module/vga_func_module.v" "" { Text "E:/ax301/vga_sdram_v3/module/vga_base_module/vga_func_module.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1565196508568 "|graphic_demo|graphic_module:U1|vga_base_module:U2|vga_func_module:U2"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "graphic_module:U1\|vga_base_module:U2\|vga_ram_module:U1\|RAM_rtl_0 " "Inferred dual-clock RAM node \"graphic_module:U1\|vga_base_module:U2\|vga_ram_module:U1\|RAM_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1565196509234 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "graphic_module:U1\|vga_base_module:U2\|vga_ram_module:U1\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"graphic_module:U1\|vga_base_module:U2\|vga_ram_module:U1\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1565196510355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1565196510355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1565196510355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1565196510355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1565196510355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1565196510355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1565196510355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1565196510355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1565196510355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1565196510355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1565196510355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1565196510355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1565196510355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1565196510355 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1565196510355 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1565196510355 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1565196510355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphic_module:U1\|vga_base_module:U2\|vga_ram_module:U1\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"graphic_module:U1\|vga_base_module:U2\|vga_ram_module:U1\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565196510402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphic_module:U1\|vga_base_module:U2\|vga_ram_module:U1\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"graphic_module:U1\|vga_base_module:U2\|vga_ram_module:U1\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196510402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196510402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196510402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196510402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196510402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196510402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196510402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196510402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196510402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196510402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196510402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196510402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196510402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196510402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565196510402 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565196510402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h4f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h4f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h4f1 " "Found entity 1: altsyncram_h4f1" {  } { { "db/altsyncram_h4f1.tdf" "" { Text "E:/ax301/vga_sdram_v3/project/db/altsyncram_h4f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565196510465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565196510465 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1565196510668 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../module/sdram_module/sdram_func_module.v" "" { Text "E:/ax301/vga_sdram_v3/module/sdram_module/sdram_func_module.v" 58 -1 0 } } { "../module/sdram_module/sdram_control_module.v" "" { Text "E:/ax301/vga_sdram_v3/module/sdram_module/sdram_control_module.v" 28 -1 0 } } { "../module/sdram_module/sdram_func_module.v" "" { Text "E:/ax301/vga_sdram_v3/module/sdram_module/sdram_func_module.v" 39 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1565196510683 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1565196510683 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S_CKE VCC " "Pin \"S_CKE\" is stuck at VCC" {  } { { "../module/graphic_demo.v" "" { Text "E:/ax301/vga_sdram_v3/module/graphic_demo.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565196511058 "|graphic_demo|S_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_DQM\[0\] GND " "Pin \"S_DQM\[0\]\" is stuck at GND" {  } { { "../module/graphic_demo.v" "" { Text "E:/ax301/vga_sdram_v3/module/graphic_demo.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565196511058 "|graphic_demo|S_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S_DQM\[1\] GND " "Pin \"S_DQM\[1\]\" is stuck at GND" {  } { { "../module/graphic_demo.v" "" { Text "E:/ax301/vga_sdram_v3/module/graphic_demo.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565196511058 "|graphic_demo|S_DQM[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1565196511058 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1565196511183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1565196512440 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565196512440 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_module:U0\|altpll:altpll_component\|pll_module_altpll2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_module:U0\|altpll:altpll_component\|pll_module_altpll2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_module_altpll2.v" "" { Text "E:/ax301/vga_sdram_v3/project/db/pll_module_altpll2.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_module.v" "" { Text "E:/ax301/vga_sdram_v3/project/ipcore/pll_module.v" 111 0 0 } } { "../module/graphic_demo.v" "" { Text "E:/ax301/vga_sdram_v3/module/graphic_demo.v" 25 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1565196512474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "718 " "Implemented 718 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1565196512548 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1565196512548 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1565196512548 ""} { "Info" "ICUT_CUT_TM_LCELLS" "642 " "Implemented 642 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1565196512548 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1565196512548 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1565196512548 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1565196512548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565196512579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 08 00:48:32 2019 " "Processing ended: Thu Aug 08 00:48:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565196512579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565196512579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565196512579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1565196512579 ""}
