
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004308    0.209238    0.069296    4.069296 ^ ena (in)
                                                         ena (net)
                      0.209238    0.000000    4.069296 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018780    0.594729    0.598872    4.668167 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.594729    0.000432    4.668599 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036270    0.590244    0.474575    5.143174 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.590244    0.000256    5.143430 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004112    0.744876    0.531752    5.675181 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.744876    0.000043    5.675224 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.675224   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183579    0.000504   20.988419 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888418   clock uncertainty
                                  0.000000   20.888418   clock reconvergence pessimism
                                 -0.695352   20.193066   library setup time
                                             20.193066   data required time
---------------------------------------------------------------------------------------------
                                             20.193066   data required time
                                             -5.675224   data arrival time
---------------------------------------------------------------------------------------------
                                             14.517841   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004308    0.209238    0.069296    4.069296 ^ ena (in)
                                                         ena (net)
                      0.209238    0.000000    4.069296 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018780    0.594729    0.598872    4.668167 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.594729    0.000432    4.668599 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036270    0.590244    0.474575    5.143174 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.590244    0.000359    5.143533 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003796    0.719181    0.518107    5.661640 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.719181    0.000071    5.661711 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.661711   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183580    0.000794   20.988708 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888708   clock uncertainty
                                  0.000000   20.888708   clock reconvergence pessimism
                                 -0.691777   20.196932   library setup time
                                             20.196932   data required time
---------------------------------------------------------------------------------------------
                                             20.196932   data required time
                                             -5.661711   data arrival time
---------------------------------------------------------------------------------------------
                                             14.535219   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004308    0.209238    0.069296    4.069296 ^ ena (in)
                                                         ena (net)
                      0.209238    0.000000    4.069296 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018780    0.594729    0.598872    4.668167 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.594729    0.000432    4.668599 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036270    0.590244    0.474575    5.143174 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.590244    0.000754    5.143928 v _170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003859    0.463535    0.407236    5.551163 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.463535    0.000041    5.551204 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.551204   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001156   20.989071 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889071   clock uncertainty
                                  0.000000   20.889071   clock reconvergence pessimism
                                 -0.649710   20.239361   library setup time
                                             20.239361   data required time
---------------------------------------------------------------------------------------------
                                             20.239361   data required time
                                             -5.551204   data arrival time
---------------------------------------------------------------------------------------------
                                             14.688157   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004308    0.209238    0.069296    4.069296 ^ ena (in)
                                                         ena (net)
                      0.209238    0.000000    4.069296 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018780    0.594729    0.598872    4.668167 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.594729    0.000432    4.668599 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036270    0.590244    0.474575    5.143174 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.590244    0.000695    5.143869 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003630    0.452977    0.399937    5.543807 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.452977    0.000067    5.543873 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.543873   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001171   20.989084 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889086   clock uncertainty
                                  0.000000   20.889086   clock reconvergence pessimism
                                 -0.647532   20.241552   library setup time
                                             20.241552   data required time
---------------------------------------------------------------------------------------------
                                             20.241552   data required time
                                             -5.543873   data arrival time
---------------------------------------------------------------------------------------------
                                             14.697680   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004308    0.209238    0.069296    4.069296 ^ ena (in)
                                                         ena (net)
                      0.209238    0.000000    4.069296 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018780    0.594729    0.598872    4.668167 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.594729    0.000396    4.668563 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004946    0.435615    0.341907    5.010471 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.435615    0.000094    5.010565 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003920    0.588604    0.502961    5.513526 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.588604    0.000073    5.513598 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.513598   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183579    0.000222   20.988136 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888136   clock uncertainty
                                  0.000000   20.888136   clock reconvergence pessimism
                                 -0.673611   20.214525   library setup time
                                             20.214525   data required time
---------------------------------------------------------------------------------------------
                                             20.214525   data required time
                                             -5.513598   data arrival time
---------------------------------------------------------------------------------------------
                                             14.700927   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004308    0.209238    0.069296    4.069296 ^ ena (in)
                                                         ena (net)
                      0.209238    0.000000    4.069296 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018780    0.594729    0.598872    4.668167 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.594729    0.000432    4.668599 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036270    0.590244    0.474575    5.143174 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.590244    0.000759    5.143933 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003310    0.438194    0.389717    5.533650 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.438194    0.000032    5.533682 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.533682   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001167   20.989080 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889082   clock uncertainty
                                  0.000000   20.889082   clock reconvergence pessimism
                                 -0.644481   20.244600   library setup time
                                             20.244600   data required time
---------------------------------------------------------------------------------------------
                                             20.244600   data required time
                                             -5.533682   data arrival time
---------------------------------------------------------------------------------------------
                                             14.710919   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004308    0.209238    0.069296    4.069296 ^ ena (in)
                                                         ena (net)
                      0.209238    0.000000    4.069296 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018780    0.594729    0.598872    4.668167 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.594729    0.000432    4.668599 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.036270    0.590244    0.474575    5.143174 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.590244    0.000665    5.143839 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003362    0.445053    0.384582    5.528421 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.445053    0.000032    5.528452 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.528452   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183580    0.001037   20.988951 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888952   clock uncertainty
                                  0.000000   20.888952   clock reconvergence pessimism
                                 -0.645896   20.243055   library setup time
                                             20.243055   data required time
---------------------------------------------------------------------------------------------
                                             20.243055   data required time
                                             -5.528452   data arrival time
---------------------------------------------------------------------------------------------
                                             14.714603   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855763    0.001811    5.220110 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.069971    1.014555    0.899627    6.119737 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.014577    0.002611    6.122348 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.122348   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000917   20.559605 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423096   20.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000350   20.983051 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.883051   clock uncertainty
                                  0.000000   20.883051   clock reconvergence pessimism
                                  0.361309   21.244360   library recovery time
                                             21.244360   data required time
---------------------------------------------------------------------------------------------
                                             21.244360   data required time
                                             -6.122348   data arrival time
---------------------------------------------------------------------------------------------
                                             15.122012   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855763    0.001811    5.220110 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.069971    1.014555    0.899627    6.119737 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.014577    0.002606    6.122343 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.122343   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183579    0.000222   20.988136 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888136   clock uncertainty
                                  0.000000   20.888136   clock reconvergence pessimism
                                  0.362617   21.250753   library recovery time
                                             21.250753   data required time
---------------------------------------------------------------------------------------------
                                             21.250753   data required time
                                             -6.122343   data arrival time
---------------------------------------------------------------------------------------------
                                             15.128409   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855763    0.001811    5.220110 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.069971    1.014555    0.899627    6.119737 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.014573    0.002399    6.122136 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.122136   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183579    0.000504   20.988419 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888418   clock uncertainty
                                  0.000000   20.888418   clock reconvergence pessimism
                                  0.362618   21.251038   library recovery time
                                             21.251038   data required time
---------------------------------------------------------------------------------------------
                                             21.251038   data required time
                                             -6.122136   data arrival time
---------------------------------------------------------------------------------------------
                                             15.128901   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855763    0.001811    5.220110 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.069971    1.014555    0.899627    6.119737 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.014574    0.002446    6.122183 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.122183   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183580    0.000794   20.988708 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888708   clock uncertainty
                                  0.000000   20.888708   clock reconvergence pessimism
                                  0.362618   21.251328   library recovery time
                                             21.251328   data required time
---------------------------------------------------------------------------------------------
                                             21.251328   data required time
                                             -6.122183   data arrival time
---------------------------------------------------------------------------------------------
                                             15.129143   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660893    0.002781    6.110326 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.110326   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000917   20.559605 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423096   20.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000481   20.983183 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.883183   clock uncertainty
                                  0.000000   20.883183   clock reconvergence pessimism
                                  0.398642   21.281824   library recovery time
                                             21.281824   data required time
---------------------------------------------------------------------------------------------
                                             21.281824   data required time
                                             -6.110326   data arrival time
---------------------------------------------------------------------------------------------
                                             15.171498   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660893    0.002800    6.110344 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.110344   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000917   20.559605 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423096   20.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000492   20.983192 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.883192   clock uncertainty
                                  0.000000   20.883192   clock reconvergence pessimism
                                  0.398642   21.281836   library recovery time
                                             21.281836   data required time
---------------------------------------------------------------------------------------------
                                             21.281836   data required time
                                             -6.110344   data arrival time
---------------------------------------------------------------------------------------------
                                             15.171492   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660891    0.002453    6.109998 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.109998   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000917   20.559605 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423096   20.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000449   20.983150 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.883150   clock uncertainty
                                  0.000000   20.883150   clock reconvergence pessimism
                                  0.398642   21.281794   library recovery time
                                             21.281794   data required time
---------------------------------------------------------------------------------------------
                                             21.281794   data required time
                                             -6.109998   data arrival time
---------------------------------------------------------------------------------------------
                                             15.171795   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660891    0.002401    6.109946 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.109946   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000917   20.559605 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423096   20.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000458   20.983158 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.883160   clock uncertainty
                                  0.000000   20.883160   clock reconvergence pessimism
                                  0.398642   21.281801   library recovery time
                                             21.281801   data required time
---------------------------------------------------------------------------------------------
                                             21.281801   data required time
                                             -6.109946   data arrival time
---------------------------------------------------------------------------------------------
                                             15.171855   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660891    0.002349    6.109894 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.109894   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000917   20.559605 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.031544    0.176815    0.423096   20.982700 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.176815    0.000467   20.983168 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.883167   clock uncertainty
                                  0.000000   20.883167   clock reconvergence pessimism
                                  0.398642   21.281811   library recovery time
                                             21.281811   data required time
---------------------------------------------------------------------------------------------
                                             21.281811   data required time
                                             -6.109894   data arrival time
---------------------------------------------------------------------------------------------
                                             15.171918   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660889    0.001600    6.109145 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.109145   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001167   20.989080 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889082   clock uncertainty
                                  0.000000   20.889082   clock reconvergence pessimism
                                  0.399867   21.288948   library recovery time
                                             21.288948   data required time
---------------------------------------------------------------------------------------------
                                             21.288948   data required time
                                             -6.109145   data arrival time
---------------------------------------------------------------------------------------------
                                             15.179803   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660889    0.001459    6.109004 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.109004   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001156   20.989071 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889071   clock uncertainty
                                  0.000000   20.889071   clock reconvergence pessimism
                                  0.399867   21.288937   library recovery time
                                             21.288937   data required time
---------------------------------------------------------------------------------------------
                                             21.288937   data required time
                                             -6.109004   data arrival time
---------------------------------------------------------------------------------------------
                                             15.179935   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660888    0.001022    6.108567 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.108567   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183581    0.001171   20.989084 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889086   clock uncertainty
                                  0.000000   20.889086   clock reconvergence pessimism
                                  0.399867   21.288952   library recovery time
                                             21.288952   data required time
---------------------------------------------------------------------------------------------
                                             21.288952   data required time
                                             -6.108567   data arrival time
---------------------------------------------------------------------------------------------
                                             15.180384   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004322    0.209652    0.069529    4.069529 ^ rst_n (in)
                                                         rst_n (net)
                      0.209652    0.000000    4.069529 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006758    0.280478    0.409206    4.478735 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.280478    0.000082    4.478817 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.058252    0.855751    0.739482    5.218299 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.855769    0.002193    5.220492 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085989    0.660888    0.887053    6.107545 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.660888    0.000445    6.107990 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.107990   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026088    0.240741    0.106620   20.106621 ^ clk (in)
                                                         clk (net)
                      0.240741    0.000000   20.106621 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049385    0.203753    0.452067   20.558687 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.203754    0.000933   20.559620 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036032    0.183579    0.428294   20.987915 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.183580    0.001037   20.988951 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.888952   clock uncertainty
                                  0.000000   20.888952   clock reconvergence pessimism
                                  0.399867   21.288818   library recovery time
                                             21.288818   data required time
---------------------------------------------------------------------------------------------
                                             21.288818   data required time
                                             -6.107990   data arrival time
---------------------------------------------------------------------------------------------
                                             15.180828   slack (MET)



