// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _CCLabel_HH_
#define _CCLabel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CCLabel_calCentroid.h"
#include "CCLabel_firstPass.h"
#include "CCLabel_preProcess.h"
#include "CCLabel_lbImage.h"
#include "CCLabel_set.h"
#include "CCLabel_status.h"
#include "CCLabel_totalIntensity.h"
#include "CCLabel_CRTLS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CRTLS_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_CRTLS_DATA_WIDTH = 32>
struct CCLabel : public sc_module {
    // Port declarations 41
    sc_in< sc_logic > s_axi_CRTLS_AWVALID;
    sc_out< sc_logic > s_axi_CRTLS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CRTLS_ADDR_WIDTH> > s_axi_CRTLS_AWADDR;
    sc_in< sc_logic > s_axi_CRTLS_WVALID;
    sc_out< sc_logic > s_axi_CRTLS_WREADY;
    sc_in< sc_uint<C_S_AXI_CRTLS_DATA_WIDTH> > s_axi_CRTLS_WDATA;
    sc_in< sc_uint<C_S_AXI_CRTLS_DATA_WIDTH/8> > s_axi_CRTLS_WSTRB;
    sc_in< sc_logic > s_axi_CRTLS_ARVALID;
    sc_out< sc_logic > s_axi_CRTLS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CRTLS_ADDR_WIDTH> > s_axi_CRTLS_ARADDR;
    sc_out< sc_logic > s_axi_CRTLS_RVALID;
    sc_in< sc_logic > s_axi_CRTLS_RREADY;
    sc_out< sc_uint<C_S_AXI_CRTLS_DATA_WIDTH> > s_axi_CRTLS_RDATA;
    sc_out< sc_lv<2> > s_axi_CRTLS_RRESP;
    sc_out< sc_logic > s_axi_CRTLS_BVALID;
    sc_in< sc_logic > s_axi_CRTLS_BREADY;
    sc_out< sc_lv<2> > s_axi_CRTLS_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<32> > Image_r_Addr_A;
    sc_out< sc_logic > Image_r_EN_A;
    sc_out< sc_lv<4> > Image_r_WEN_A;
    sc_out< sc_lv<32> > Image_r_Din_A;
    sc_in< sc_lv<32> > Image_r_Dout_A;
    sc_out< sc_logic > Image_r_Clk_A;
    sc_out< sc_logic > Image_r_Rst_A;
    sc_out< sc_lv<32> > X_Addr_A;
    sc_out< sc_logic > X_EN_A;
    sc_out< sc_lv<4> > X_WEN_A;
    sc_out< sc_lv<32> > X_Din_A;
    sc_in< sc_lv<32> > X_Dout_A;
    sc_out< sc_logic > X_Clk_A;
    sc_out< sc_logic > X_Rst_A;
    sc_out< sc_lv<32> > Y_Addr_A;
    sc_out< sc_logic > Y_EN_A;
    sc_out< sc_lv<4> > Y_WEN_A;
    sc_out< sc_lv<32> > Y_Din_A;
    sc_in< sc_lv<32> > Y_Dout_A;
    sc_out< sc_logic > Y_Clk_A;
    sc_out< sc_logic > Y_Rst_A;
    sc_out< sc_logic > interrupt;


    // Module declarations
    CCLabel(sc_module_name name);
    SC_HAS_PROCESS(CCLabel);

    ~CCLabel();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    CCLabel_lbImage* lbImage_U;
    CCLabel_set* set_U;
    CCLabel_status* status_U;
    CCLabel_totalIntensity* totalIntensity_U;
    CCLabel_totalIntensity* x_r_U;
    CCLabel_totalIntensity* y_r_U;
    CCLabel_CRTLS_s_axi<C_S_AXI_CRTLS_ADDR_WIDTH,C_S_AXI_CRTLS_DATA_WIDTH>* CCLabel_CRTLS_s_axi_U;
    CCLabel_calCentroid* grp_CCLabel_calCentroid_fu_43;
    CCLabel_firstPass* grp_CCLabel_firstPass_fu_62;
    CCLabel_preProcess* grp_CCLabel_preProcess_fu_80;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_47;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<6> > lbImage_address0;
    sc_signal< sc_logic > lbImage_ce0;
    sc_signal< sc_logic > lbImage_we0;
    sc_signal< sc_lv<32> > lbImage_d0;
    sc_signal< sc_lv<32> > lbImage_q0;
    sc_signal< sc_lv<6> > lbImage_address1;
    sc_signal< sc_logic > lbImage_ce1;
    sc_signal< sc_logic > lbImage_we1;
    sc_signal< sc_lv<32> > lbImage_d1;
    sc_signal< sc_lv<32> > lbImage_q1;
    sc_signal< sc_lv<6> > set_address0;
    sc_signal< sc_logic > set_ce0;
    sc_signal< sc_logic > set_we0;
    sc_signal< sc_lv<32> > set_d0;
    sc_signal< sc_lv<32> > set_q0;
    sc_signal< sc_lv<6> > status_address0;
    sc_signal< sc_logic > status_ce0;
    sc_signal< sc_logic > status_we0;
    sc_signal< sc_lv<1> > status_d0;
    sc_signal< sc_lv<1> > status_q0;
    sc_signal< sc_lv<6> > totalIntensity_address0;
    sc_signal< sc_logic > totalIntensity_ce0;
    sc_signal< sc_logic > totalIntensity_we0;
    sc_signal< sc_lv<32> > totalIntensity_d0;
    sc_signal< sc_lv<32> > totalIntensity_q0;
    sc_signal< sc_lv<6> > totalIntensity_address1;
    sc_signal< sc_logic > totalIntensity_ce1;
    sc_signal< sc_lv<32> > totalIntensity_q1;
    sc_signal< sc_lv<6> > x_r_address0;
    sc_signal< sc_logic > x_r_ce0;
    sc_signal< sc_logic > x_r_we0;
    sc_signal< sc_lv<32> > x_r_d0;
    sc_signal< sc_lv<32> > x_r_q0;
    sc_signal< sc_lv<6> > x_r_address1;
    sc_signal< sc_logic > x_r_ce1;
    sc_signal< sc_lv<32> > x_r_q1;
    sc_signal< sc_lv<6> > y_r_address0;
    sc_signal< sc_logic > y_r_ce0;
    sc_signal< sc_logic > y_r_we0;
    sc_signal< sc_lv<32> > y_r_d0;
    sc_signal< sc_lv<32> > y_r_q0;
    sc_signal< sc_lv<6> > y_r_address1;
    sc_signal< sc_logic > y_r_ce1;
    sc_signal< sc_lv<32> > y_r_q1;
    sc_signal< sc_lv<32> > ap_return;
    sc_signal< sc_logic > CCLabel_CRTLS_s_axi_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > grp_CCLabel_firstPass_fu_62_ap_return;
    sc_signal< sc_lv<32> > setCount_reg_88;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_bdd_177;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_ap_done;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_ap_start;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_ap_done;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_ap_idle;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_ap_ready;
    sc_signal< sc_lv<32> > grp_CCLabel_calCentroid_fu_43_setCount;
    sc_signal< sc_lv<32> > grp_CCLabel_calCentroid_fu_43_X_Addr_A;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_X_EN_A;
    sc_signal< sc_lv<4> > grp_CCLabel_calCentroid_fu_43_X_WEN_A;
    sc_signal< sc_lv<32> > grp_CCLabel_calCentroid_fu_43_X_Din_A;
    sc_signal< sc_lv<32> > grp_CCLabel_calCentroid_fu_43_X_Dout_A;
    sc_signal< sc_lv<32> > grp_CCLabel_calCentroid_fu_43_Y_Addr_A;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_Y_EN_A;
    sc_signal< sc_lv<4> > grp_CCLabel_calCentroid_fu_43_Y_WEN_A;
    sc_signal< sc_lv<32> > grp_CCLabel_calCentroid_fu_43_Y_Din_A;
    sc_signal< sc_lv<32> > grp_CCLabel_calCentroid_fu_43_Y_Dout_A;
    sc_signal< sc_lv<6> > grp_CCLabel_calCentroid_fu_43_set_address0;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_set_ce0;
    sc_signal< sc_lv<32> > grp_CCLabel_calCentroid_fu_43_set_q0;
    sc_signal< sc_lv<6> > grp_CCLabel_calCentroid_fu_43_totalIntensity_address0;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_totalIntensity_ce0;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_totalIntensity_we0;
    sc_signal< sc_lv<32> > grp_CCLabel_calCentroid_fu_43_totalIntensity_d0;
    sc_signal< sc_lv<32> > grp_CCLabel_calCentroid_fu_43_totalIntensity_q0;
    sc_signal< sc_lv<6> > grp_CCLabel_calCentroid_fu_43_totalIntensity_address1;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_totalIntensity_ce1;
    sc_signal< sc_lv<32> > grp_CCLabel_calCentroid_fu_43_totalIntensity_q1;
    sc_signal< sc_lv<6> > grp_CCLabel_calCentroid_fu_43_x_r_address0;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_x_r_ce0;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_x_r_we0;
    sc_signal< sc_lv<32> > grp_CCLabel_calCentroid_fu_43_x_r_d0;
    sc_signal< sc_lv<32> > grp_CCLabel_calCentroid_fu_43_x_r_q0;
    sc_signal< sc_lv<6> > grp_CCLabel_calCentroid_fu_43_x_r_address1;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_x_r_ce1;
    sc_signal< sc_lv<32> > grp_CCLabel_calCentroid_fu_43_x_r_q1;
    sc_signal< sc_lv<6> > grp_CCLabel_calCentroid_fu_43_y_r_address0;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_y_r_ce0;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_y_r_we0;
    sc_signal< sc_lv<32> > grp_CCLabel_calCentroid_fu_43_y_r_d0;
    sc_signal< sc_lv<32> > grp_CCLabel_calCentroid_fu_43_y_r_q0;
    sc_signal< sc_lv<6> > grp_CCLabel_calCentroid_fu_43_y_r_address1;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_y_r_ce1;
    sc_signal< sc_lv<32> > grp_CCLabel_calCentroid_fu_43_y_r_q1;
    sc_signal< sc_lv<6> > grp_CCLabel_calCentroid_fu_43_status_address0;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_status_ce0;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_status_we0;
    sc_signal< sc_lv<1> > grp_CCLabel_calCentroid_fu_43_status_d0;
    sc_signal< sc_lv<1> > grp_CCLabel_calCentroid_fu_43_status_q0;
    sc_signal< sc_lv<32> > grp_CCLabel_calCentroid_fu_43_ap_return;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_ap_start;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_ap_idle;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_ap_ready;
    sc_signal< sc_lv<32> > grp_CCLabel_firstPass_fu_62_Image_r_Addr_A;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_Image_r_EN_A;
    sc_signal< sc_lv<4> > grp_CCLabel_firstPass_fu_62_Image_r_WEN_A;
    sc_signal< sc_lv<32> > grp_CCLabel_firstPass_fu_62_Image_r_Din_A;
    sc_signal< sc_lv<32> > grp_CCLabel_firstPass_fu_62_Image_r_Dout_A;
    sc_signal< sc_lv<6> > grp_CCLabel_firstPass_fu_62_lbImage_address0;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_lbImage_ce0;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_lbImage_we0;
    sc_signal< sc_lv<32> > grp_CCLabel_firstPass_fu_62_lbImage_d0;
    sc_signal< sc_lv<32> > grp_CCLabel_firstPass_fu_62_lbImage_q0;
    sc_signal< sc_lv<6> > grp_CCLabel_firstPass_fu_62_lbImage_address1;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_lbImage_ce1;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_lbImage_we1;
    sc_signal< sc_lv<32> > grp_CCLabel_firstPass_fu_62_lbImage_d1;
    sc_signal< sc_lv<32> > grp_CCLabel_firstPass_fu_62_lbImage_q1;
    sc_signal< sc_lv<6> > grp_CCLabel_firstPass_fu_62_set_address0;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_set_ce0;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_set_we0;
    sc_signal< sc_lv<32> > grp_CCLabel_firstPass_fu_62_set_d0;
    sc_signal< sc_lv<32> > grp_CCLabel_firstPass_fu_62_set_q0;
    sc_signal< sc_lv<6> > grp_CCLabel_firstPass_fu_62_status_address0;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_status_ce0;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_status_we0;
    sc_signal< sc_lv<1> > grp_CCLabel_firstPass_fu_62_status_d0;
    sc_signal< sc_lv<6> > grp_CCLabel_firstPass_fu_62_totalIntensity_address0;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_totalIntensity_ce0;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_totalIntensity_we0;
    sc_signal< sc_lv<32> > grp_CCLabel_firstPass_fu_62_totalIntensity_d0;
    sc_signal< sc_lv<32> > grp_CCLabel_firstPass_fu_62_totalIntensity_q0;
    sc_signal< sc_lv<6> > grp_CCLabel_firstPass_fu_62_x_r_address0;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_x_r_ce0;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_x_r_we0;
    sc_signal< sc_lv<32> > grp_CCLabel_firstPass_fu_62_x_r_d0;
    sc_signal< sc_lv<32> > grp_CCLabel_firstPass_fu_62_x_r_q0;
    sc_signal< sc_lv<6> > grp_CCLabel_firstPass_fu_62_y_r_address0;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_y_r_ce0;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_y_r_we0;
    sc_signal< sc_lv<32> > grp_CCLabel_firstPass_fu_62_y_r_d0;
    sc_signal< sc_lv<32> > grp_CCLabel_firstPass_fu_62_y_r_q0;
    sc_signal< sc_logic > grp_CCLabel_preProcess_fu_80_ap_start;
    sc_signal< sc_logic > grp_CCLabel_preProcess_fu_80_ap_done;
    sc_signal< sc_logic > grp_CCLabel_preProcess_fu_80_ap_idle;
    sc_signal< sc_logic > grp_CCLabel_preProcess_fu_80_ap_ready;
    sc_signal< sc_lv<32> > grp_CCLabel_preProcess_fu_80_Image_r_Addr_A;
    sc_signal< sc_logic > grp_CCLabel_preProcess_fu_80_Image_r_EN_A;
    sc_signal< sc_lv<4> > grp_CCLabel_preProcess_fu_80_Image_r_WEN_A;
    sc_signal< sc_lv<32> > grp_CCLabel_preProcess_fu_80_Image_r_Din_A;
    sc_signal< sc_lv<32> > grp_CCLabel_preProcess_fu_80_Image_r_Dout_A;
    sc_signal< sc_lv<6> > grp_CCLabel_preProcess_fu_80_lbImage_address0;
    sc_signal< sc_logic > grp_CCLabel_preProcess_fu_80_lbImage_ce0;
    sc_signal< sc_logic > grp_CCLabel_preProcess_fu_80_lbImage_we0;
    sc_signal< sc_lv<32> > grp_CCLabel_preProcess_fu_80_lbImage_d0;
    sc_signal< sc_logic > grp_CCLabel_calCentroid_fu_43_ap_start_ap_start_reg;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_bdd_299;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_5;
    sc_signal< bool > ap_sig_bdd_306;
    sc_signal< sc_logic > grp_CCLabel_firstPass_fu_62_ap_start_ap_start_reg;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_bdd_315;
    sc_signal< sc_logic > grp_CCLabel_preProcess_fu_80_ap_start_ap_start_reg;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_bdd_327;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_st1_fsm_0;
    static const sc_lv<6> ap_ST_st2_fsm_1;
    static const sc_lv<6> ap_ST_st3_fsm_2;
    static const sc_lv<6> ap_ST_st4_fsm_3;
    static const sc_lv<6> ap_ST_st5_fsm_4;
    static const sc_lv<6> ap_ST_st6_fsm_5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const int C_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<4> ap_const_lv4_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_CCLabel_CRTLS_s_axi_U_ap_dummy_ce();
    void thread_Image_r_Addr_A();
    void thread_Image_r_Clk_A();
    void thread_Image_r_Din_A();
    void thread_Image_r_EN_A();
    void thread_Image_r_Rst_A();
    void thread_Image_r_WEN_A();
    void thread_X_Addr_A();
    void thread_X_Clk_A();
    void thread_X_Din_A();
    void thread_X_EN_A();
    void thread_X_Rst_A();
    void thread_X_WEN_A();
    void thread_Y_Addr_A();
    void thread_Y_Clk_A();
    void thread_Y_Din_A();
    void thread_Y_EN_A();
    void thread_Y_Rst_A();
    void thread_Y_WEN_A();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_bdd_177();
    void thread_ap_sig_bdd_299();
    void thread_ap_sig_bdd_306();
    void thread_ap_sig_bdd_315();
    void thread_ap_sig_bdd_327();
    void thread_ap_sig_bdd_47();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st6_fsm_5();
    void thread_grp_CCLabel_calCentroid_fu_43_X_Dout_A();
    void thread_grp_CCLabel_calCentroid_fu_43_Y_Dout_A();
    void thread_grp_CCLabel_calCentroid_fu_43_ap_start();
    void thread_grp_CCLabel_calCentroid_fu_43_setCount();
    void thread_grp_CCLabel_calCentroid_fu_43_set_q0();
    void thread_grp_CCLabel_calCentroid_fu_43_status_q0();
    void thread_grp_CCLabel_calCentroid_fu_43_totalIntensity_q0();
    void thread_grp_CCLabel_calCentroid_fu_43_totalIntensity_q1();
    void thread_grp_CCLabel_calCentroid_fu_43_x_r_q0();
    void thread_grp_CCLabel_calCentroid_fu_43_x_r_q1();
    void thread_grp_CCLabel_calCentroid_fu_43_y_r_q0();
    void thread_grp_CCLabel_calCentroid_fu_43_y_r_q1();
    void thread_grp_CCLabel_firstPass_fu_62_Image_r_Dout_A();
    void thread_grp_CCLabel_firstPass_fu_62_ap_start();
    void thread_grp_CCLabel_firstPass_fu_62_lbImage_q0();
    void thread_grp_CCLabel_firstPass_fu_62_lbImage_q1();
    void thread_grp_CCLabel_firstPass_fu_62_set_q0();
    void thread_grp_CCLabel_firstPass_fu_62_totalIntensity_q0();
    void thread_grp_CCLabel_firstPass_fu_62_x_r_q0();
    void thread_grp_CCLabel_firstPass_fu_62_y_r_q0();
    void thread_grp_CCLabel_preProcess_fu_80_Image_r_Dout_A();
    void thread_grp_CCLabel_preProcess_fu_80_ap_start();
    void thread_lbImage_address0();
    void thread_lbImage_address1();
    void thread_lbImage_ce0();
    void thread_lbImage_ce1();
    void thread_lbImage_d0();
    void thread_lbImage_d1();
    void thread_lbImage_we0();
    void thread_lbImage_we1();
    void thread_set_address0();
    void thread_set_ce0();
    void thread_set_d0();
    void thread_set_we0();
    void thread_status_address0();
    void thread_status_ce0();
    void thread_status_d0();
    void thread_status_we0();
    void thread_totalIntensity_address0();
    void thread_totalIntensity_address1();
    void thread_totalIntensity_ce0();
    void thread_totalIntensity_ce1();
    void thread_totalIntensity_d0();
    void thread_totalIntensity_we0();
    void thread_x_r_address0();
    void thread_x_r_address1();
    void thread_x_r_ce0();
    void thread_x_r_ce1();
    void thread_x_r_d0();
    void thread_x_r_we0();
    void thread_y_r_address0();
    void thread_y_r_address1();
    void thread_y_r_ce0();
    void thread_y_r_ce1();
    void thread_y_r_d0();
    void thread_y_r_we0();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
