
CapstoneTemporary.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f30  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000410  080040dc  080040dc  000140dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044ec  080044ec  00032c10  2**0
                  CONTENTS
  4 .ARM          00000008  080044ec  080044ec  000144ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080044f4  080044f4  00032c10  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044f4  080044f4  000144f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080044f8  080044f8  000144f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00012c10  20000000  080044fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  20012c10  0801710c  00032c10  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20012d30  0801710c  00032d30  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00032c10  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b29c  00000000  00000000  00032c40  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001cfa  00000000  00000000  0003dedc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000998  00000000  00000000  0003fbd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000880  00000000  00000000  00040570  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023dbd  00000000  00000000  00040df0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009fe1  00000000  00000000  00064bad  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d3877  00000000  00000000  0006eb8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00142405  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002508  00000000  00000000  00142480  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20012c10 	.word	0x20012c10
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080040c4 	.word	0x080040c4

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20012c14 	.word	0x20012c14
 80001e8:	080040c4 	.word	0x080040c4

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b972 	b.w	80004e8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9e08      	ldr	r6, [sp, #32]
 8000222:	4604      	mov	r4, r0
 8000224:	4688      	mov	r8, r1
 8000226:	2b00      	cmp	r3, #0
 8000228:	d14b      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022a:	428a      	cmp	r2, r1
 800022c:	4615      	mov	r5, r2
 800022e:	d967      	bls.n	8000300 <__udivmoddi4+0xe4>
 8000230:	fab2 f282 	clz	r2, r2
 8000234:	b14a      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000236:	f1c2 0720 	rsb	r7, r2, #32
 800023a:	fa01 f302 	lsl.w	r3, r1, r2
 800023e:	fa20 f707 	lsr.w	r7, r0, r7
 8000242:	4095      	lsls	r5, r2
 8000244:	ea47 0803 	orr.w	r8, r7, r3
 8000248:	4094      	lsls	r4, r2
 800024a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800024e:	0c23      	lsrs	r3, r4, #16
 8000250:	fbb8 f7fe 	udiv	r7, r8, lr
 8000254:	fa1f fc85 	uxth.w	ip, r5
 8000258:	fb0e 8817 	mls	r8, lr, r7, r8
 800025c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000260:	fb07 f10c 	mul.w	r1, r7, ip
 8000264:	4299      	cmp	r1, r3
 8000266:	d909      	bls.n	800027c <__udivmoddi4+0x60>
 8000268:	18eb      	adds	r3, r5, r3
 800026a:	f107 30ff 	add.w	r0, r7, #4294967295
 800026e:	f080 811b 	bcs.w	80004a8 <__udivmoddi4+0x28c>
 8000272:	4299      	cmp	r1, r3
 8000274:	f240 8118 	bls.w	80004a8 <__udivmoddi4+0x28c>
 8000278:	3f02      	subs	r7, #2
 800027a:	442b      	add	r3, r5
 800027c:	1a5b      	subs	r3, r3, r1
 800027e:	b2a4      	uxth	r4, r4
 8000280:	fbb3 f0fe 	udiv	r0, r3, lr
 8000284:	fb0e 3310 	mls	r3, lr, r0, r3
 8000288:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800028c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000290:	45a4      	cmp	ip, r4
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x8c>
 8000294:	192c      	adds	r4, r5, r4
 8000296:	f100 33ff 	add.w	r3, r0, #4294967295
 800029a:	f080 8107 	bcs.w	80004ac <__udivmoddi4+0x290>
 800029e:	45a4      	cmp	ip, r4
 80002a0:	f240 8104 	bls.w	80004ac <__udivmoddi4+0x290>
 80002a4:	3802      	subs	r0, #2
 80002a6:	442c      	add	r4, r5
 80002a8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002ac:	eba4 040c 	sub.w	r4, r4, ip
 80002b0:	2700      	movs	r7, #0
 80002b2:	b11e      	cbz	r6, 80002bc <__udivmoddi4+0xa0>
 80002b4:	40d4      	lsrs	r4, r2
 80002b6:	2300      	movs	r3, #0
 80002b8:	e9c6 4300 	strd	r4, r3, [r6]
 80002bc:	4639      	mov	r1, r7
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d909      	bls.n	80002da <__udivmoddi4+0xbe>
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	f000 80eb 	beq.w	80004a2 <__udivmoddi4+0x286>
 80002cc:	2700      	movs	r7, #0
 80002ce:	e9c6 0100 	strd	r0, r1, [r6]
 80002d2:	4638      	mov	r0, r7
 80002d4:	4639      	mov	r1, r7
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	fab3 f783 	clz	r7, r3
 80002de:	2f00      	cmp	r7, #0
 80002e0:	d147      	bne.n	8000372 <__udivmoddi4+0x156>
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0xd0>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 80fa 	bhi.w	80004e0 <__udivmoddi4+0x2c4>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb61 0303 	sbc.w	r3, r1, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	4698      	mov	r8, r3
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	d0e0      	beq.n	80002bc <__udivmoddi4+0xa0>
 80002fa:	e9c6 4800 	strd	r4, r8, [r6]
 80002fe:	e7dd      	b.n	80002bc <__udivmoddi4+0xa0>
 8000300:	b902      	cbnz	r2, 8000304 <__udivmoddi4+0xe8>
 8000302:	deff      	udf	#255	; 0xff
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	2a00      	cmp	r2, #0
 800030a:	f040 808f 	bne.w	800042c <__udivmoddi4+0x210>
 800030e:	1b49      	subs	r1, r1, r5
 8000310:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000314:	fa1f f885 	uxth.w	r8, r5
 8000318:	2701      	movs	r7, #1
 800031a:	fbb1 fcfe 	udiv	ip, r1, lr
 800031e:	0c23      	lsrs	r3, r4, #16
 8000320:	fb0e 111c 	mls	r1, lr, ip, r1
 8000324:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000328:	fb08 f10c 	mul.w	r1, r8, ip
 800032c:	4299      	cmp	r1, r3
 800032e:	d907      	bls.n	8000340 <__udivmoddi4+0x124>
 8000330:	18eb      	adds	r3, r5, r3
 8000332:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x122>
 8000338:	4299      	cmp	r1, r3
 800033a:	f200 80cd 	bhi.w	80004d8 <__udivmoddi4+0x2bc>
 800033e:	4684      	mov	ip, r0
 8000340:	1a59      	subs	r1, r3, r1
 8000342:	b2a3      	uxth	r3, r4
 8000344:	fbb1 f0fe 	udiv	r0, r1, lr
 8000348:	fb0e 1410 	mls	r4, lr, r0, r1
 800034c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000350:	fb08 f800 	mul.w	r8, r8, r0
 8000354:	45a0      	cmp	r8, r4
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0x14c>
 8000358:	192c      	adds	r4, r5, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x14a>
 8000360:	45a0      	cmp	r8, r4
 8000362:	f200 80b6 	bhi.w	80004d2 <__udivmoddi4+0x2b6>
 8000366:	4618      	mov	r0, r3
 8000368:	eba4 0408 	sub.w	r4, r4, r8
 800036c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000370:	e79f      	b.n	80002b2 <__udivmoddi4+0x96>
 8000372:	f1c7 0c20 	rsb	ip, r7, #32
 8000376:	40bb      	lsls	r3, r7
 8000378:	fa22 fe0c 	lsr.w	lr, r2, ip
 800037c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000380:	fa01 f407 	lsl.w	r4, r1, r7
 8000384:	fa20 f50c 	lsr.w	r5, r0, ip
 8000388:	fa21 f30c 	lsr.w	r3, r1, ip
 800038c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000390:	4325      	orrs	r5, r4
 8000392:	fbb3 f9f8 	udiv	r9, r3, r8
 8000396:	0c2c      	lsrs	r4, r5, #16
 8000398:	fb08 3319 	mls	r3, r8, r9, r3
 800039c:	fa1f fa8e 	uxth.w	sl, lr
 80003a0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003a4:	fb09 f40a 	mul.w	r4, r9, sl
 80003a8:	429c      	cmp	r4, r3
 80003aa:	fa02 f207 	lsl.w	r2, r2, r7
 80003ae:	fa00 f107 	lsl.w	r1, r0, r7
 80003b2:	d90b      	bls.n	80003cc <__udivmoddi4+0x1b0>
 80003b4:	eb1e 0303 	adds.w	r3, lr, r3
 80003b8:	f109 30ff 	add.w	r0, r9, #4294967295
 80003bc:	f080 8087 	bcs.w	80004ce <__udivmoddi4+0x2b2>
 80003c0:	429c      	cmp	r4, r3
 80003c2:	f240 8084 	bls.w	80004ce <__udivmoddi4+0x2b2>
 80003c6:	f1a9 0902 	sub.w	r9, r9, #2
 80003ca:	4473      	add	r3, lr
 80003cc:	1b1b      	subs	r3, r3, r4
 80003ce:	b2ad      	uxth	r5, r5
 80003d0:	fbb3 f0f8 	udiv	r0, r3, r8
 80003d4:	fb08 3310 	mls	r3, r8, r0, r3
 80003d8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003dc:	fb00 fa0a 	mul.w	sl, r0, sl
 80003e0:	45a2      	cmp	sl, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x1da>
 80003e4:	eb1e 0404 	adds.w	r4, lr, r4
 80003e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80003ec:	d26b      	bcs.n	80004c6 <__udivmoddi4+0x2aa>
 80003ee:	45a2      	cmp	sl, r4
 80003f0:	d969      	bls.n	80004c6 <__udivmoddi4+0x2aa>
 80003f2:	3802      	subs	r0, #2
 80003f4:	4474      	add	r4, lr
 80003f6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fa:	fba0 8902 	umull	r8, r9, r0, r2
 80003fe:	eba4 040a 	sub.w	r4, r4, sl
 8000402:	454c      	cmp	r4, r9
 8000404:	46c2      	mov	sl, r8
 8000406:	464b      	mov	r3, r9
 8000408:	d354      	bcc.n	80004b4 <__udivmoddi4+0x298>
 800040a:	d051      	beq.n	80004b0 <__udivmoddi4+0x294>
 800040c:	2e00      	cmp	r6, #0
 800040e:	d069      	beq.n	80004e4 <__udivmoddi4+0x2c8>
 8000410:	ebb1 050a 	subs.w	r5, r1, sl
 8000414:	eb64 0403 	sbc.w	r4, r4, r3
 8000418:	fa04 fc0c 	lsl.w	ip, r4, ip
 800041c:	40fd      	lsrs	r5, r7
 800041e:	40fc      	lsrs	r4, r7
 8000420:	ea4c 0505 	orr.w	r5, ip, r5
 8000424:	e9c6 5400 	strd	r5, r4, [r6]
 8000428:	2700      	movs	r7, #0
 800042a:	e747      	b.n	80002bc <__udivmoddi4+0xa0>
 800042c:	f1c2 0320 	rsb	r3, r2, #32
 8000430:	fa20 f703 	lsr.w	r7, r0, r3
 8000434:	4095      	lsls	r5, r2
 8000436:	fa01 f002 	lsl.w	r0, r1, r2
 800043a:	fa21 f303 	lsr.w	r3, r1, r3
 800043e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000442:	4338      	orrs	r0, r7
 8000444:	0c01      	lsrs	r1, r0, #16
 8000446:	fbb3 f7fe 	udiv	r7, r3, lr
 800044a:	fa1f f885 	uxth.w	r8, r5
 800044e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000452:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000456:	fb07 f308 	mul.w	r3, r7, r8
 800045a:	428b      	cmp	r3, r1
 800045c:	fa04 f402 	lsl.w	r4, r4, r2
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x256>
 8000462:	1869      	adds	r1, r5, r1
 8000464:	f107 3cff 	add.w	ip, r7, #4294967295
 8000468:	d22f      	bcs.n	80004ca <__udivmoddi4+0x2ae>
 800046a:	428b      	cmp	r3, r1
 800046c:	d92d      	bls.n	80004ca <__udivmoddi4+0x2ae>
 800046e:	3f02      	subs	r7, #2
 8000470:	4429      	add	r1, r5
 8000472:	1acb      	subs	r3, r1, r3
 8000474:	b281      	uxth	r1, r0
 8000476:	fbb3 f0fe 	udiv	r0, r3, lr
 800047a:	fb0e 3310 	mls	r3, lr, r0, r3
 800047e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000482:	fb00 f308 	mul.w	r3, r0, r8
 8000486:	428b      	cmp	r3, r1
 8000488:	d907      	bls.n	800049a <__udivmoddi4+0x27e>
 800048a:	1869      	adds	r1, r5, r1
 800048c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000490:	d217      	bcs.n	80004c2 <__udivmoddi4+0x2a6>
 8000492:	428b      	cmp	r3, r1
 8000494:	d915      	bls.n	80004c2 <__udivmoddi4+0x2a6>
 8000496:	3802      	subs	r0, #2
 8000498:	4429      	add	r1, r5
 800049a:	1ac9      	subs	r1, r1, r3
 800049c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004a0:	e73b      	b.n	800031a <__udivmoddi4+0xfe>
 80004a2:	4637      	mov	r7, r6
 80004a4:	4630      	mov	r0, r6
 80004a6:	e709      	b.n	80002bc <__udivmoddi4+0xa0>
 80004a8:	4607      	mov	r7, r0
 80004aa:	e6e7      	b.n	800027c <__udivmoddi4+0x60>
 80004ac:	4618      	mov	r0, r3
 80004ae:	e6fb      	b.n	80002a8 <__udivmoddi4+0x8c>
 80004b0:	4541      	cmp	r1, r8
 80004b2:	d2ab      	bcs.n	800040c <__udivmoddi4+0x1f0>
 80004b4:	ebb8 0a02 	subs.w	sl, r8, r2
 80004b8:	eb69 020e 	sbc.w	r2, r9, lr
 80004bc:	3801      	subs	r0, #1
 80004be:	4613      	mov	r3, r2
 80004c0:	e7a4      	b.n	800040c <__udivmoddi4+0x1f0>
 80004c2:	4660      	mov	r0, ip
 80004c4:	e7e9      	b.n	800049a <__udivmoddi4+0x27e>
 80004c6:	4618      	mov	r0, r3
 80004c8:	e795      	b.n	80003f6 <__udivmoddi4+0x1da>
 80004ca:	4667      	mov	r7, ip
 80004cc:	e7d1      	b.n	8000472 <__udivmoddi4+0x256>
 80004ce:	4681      	mov	r9, r0
 80004d0:	e77c      	b.n	80003cc <__udivmoddi4+0x1b0>
 80004d2:	3802      	subs	r0, #2
 80004d4:	442c      	add	r4, r5
 80004d6:	e747      	b.n	8000368 <__udivmoddi4+0x14c>
 80004d8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004dc:	442b      	add	r3, r5
 80004de:	e72f      	b.n	8000340 <__udivmoddi4+0x124>
 80004e0:	4638      	mov	r0, r7
 80004e2:	e708      	b.n	80002f6 <__udivmoddi4+0xda>
 80004e4:	4637      	mov	r7, r6
 80004e6:	e6e9      	b.n	80002bc <__udivmoddi4+0xa0>

080004e8 <__aeabi_idiv0>:
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop

080004ec <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 80004ec:	b480      	push	{r7}
 80004ee:	b087      	sub	sp, #28
 80004f0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80004f2:	2300      	movs	r3, #0
 80004f4:	617b      	str	r3, [r7, #20]
 80004f6:	4b2c      	ldr	r3, [pc, #176]	; (80005a8 <MX_GPIO_Init+0xbc>)
 80004f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004fa:	4a2b      	ldr	r2, [pc, #172]	; (80005a8 <MX_GPIO_Init+0xbc>)
 80004fc:	f043 0320 	orr.w	r3, r3, #32
 8000500:	6313      	str	r3, [r2, #48]	; 0x30
 8000502:	4b29      	ldr	r3, [pc, #164]	; (80005a8 <MX_GPIO_Init+0xbc>)
 8000504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000506:	f003 0320 	and.w	r3, r3, #32
 800050a:	617b      	str	r3, [r7, #20]
 800050c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800050e:	2300      	movs	r3, #0
 8000510:	613b      	str	r3, [r7, #16]
 8000512:	4b25      	ldr	r3, [pc, #148]	; (80005a8 <MX_GPIO_Init+0xbc>)
 8000514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000516:	4a24      	ldr	r2, [pc, #144]	; (80005a8 <MX_GPIO_Init+0xbc>)
 8000518:	f043 0301 	orr.w	r3, r3, #1
 800051c:	6313      	str	r3, [r2, #48]	; 0x30
 800051e:	4b22      	ldr	r3, [pc, #136]	; (80005a8 <MX_GPIO_Init+0xbc>)
 8000520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000522:	f003 0301 	and.w	r3, r3, #1
 8000526:	613b      	str	r3, [r7, #16]
 8000528:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800052a:	2300      	movs	r3, #0
 800052c:	60fb      	str	r3, [r7, #12]
 800052e:	4b1e      	ldr	r3, [pc, #120]	; (80005a8 <MX_GPIO_Init+0xbc>)
 8000530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000532:	4a1d      	ldr	r2, [pc, #116]	; (80005a8 <MX_GPIO_Init+0xbc>)
 8000534:	f043 0302 	orr.w	r3, r3, #2
 8000538:	6313      	str	r3, [r2, #48]	; 0x30
 800053a:	4b1b      	ldr	r3, [pc, #108]	; (80005a8 <MX_GPIO_Init+0xbc>)
 800053c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800053e:	f003 0302 	and.w	r3, r3, #2
 8000542:	60fb      	str	r3, [r7, #12]
 8000544:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000546:	2300      	movs	r3, #0
 8000548:	60bb      	str	r3, [r7, #8]
 800054a:	4b17      	ldr	r3, [pc, #92]	; (80005a8 <MX_GPIO_Init+0xbc>)
 800054c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054e:	4a16      	ldr	r2, [pc, #88]	; (80005a8 <MX_GPIO_Init+0xbc>)
 8000550:	f043 0310 	orr.w	r3, r3, #16
 8000554:	6313      	str	r3, [r2, #48]	; 0x30
 8000556:	4b14      	ldr	r3, [pc, #80]	; (80005a8 <MX_GPIO_Init+0xbc>)
 8000558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800055a:	f003 0310 	and.w	r3, r3, #16
 800055e:	60bb      	str	r3, [r7, #8]
 8000560:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000562:	2300      	movs	r3, #0
 8000564:	607b      	str	r3, [r7, #4]
 8000566:	4b10      	ldr	r3, [pc, #64]	; (80005a8 <MX_GPIO_Init+0xbc>)
 8000568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800056a:	4a0f      	ldr	r2, [pc, #60]	; (80005a8 <MX_GPIO_Init+0xbc>)
 800056c:	f043 0308 	orr.w	r3, r3, #8
 8000570:	6313      	str	r3, [r2, #48]	; 0x30
 8000572:	4b0d      	ldr	r3, [pc, #52]	; (80005a8 <MX_GPIO_Init+0xbc>)
 8000574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000576:	f003 0308 	and.w	r3, r3, #8
 800057a:	607b      	str	r3, [r7, #4]
 800057c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800057e:	2300      	movs	r3, #0
 8000580:	603b      	str	r3, [r7, #0]
 8000582:	4b09      	ldr	r3, [pc, #36]	; (80005a8 <MX_GPIO_Init+0xbc>)
 8000584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000586:	4a08      	ldr	r2, [pc, #32]	; (80005a8 <MX_GPIO_Init+0xbc>)
 8000588:	f043 0304 	orr.w	r3, r3, #4
 800058c:	6313      	str	r3, [r2, #48]	; 0x30
 800058e:	4b06      	ldr	r3, [pc, #24]	; (80005a8 <MX_GPIO_Init+0xbc>)
 8000590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000592:	f003 0304 	and.w	r3, r3, #4
 8000596:	603b      	str	r3, [r7, #0]
 8000598:	683b      	ldr	r3, [r7, #0]

}
 800059a:	bf00      	nop
 800059c:	371c      	adds	r7, #28
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	40023800 	.word	0x40023800

080005ac <LCD_SetColorLtdc>:

void LCD_SetColor(uint16_t c) {
	COLOR = c;
}

void LCD_SetColorLtdc(uint8_t c) {
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
	COLOR_LTDC = c;
 80005b6:	4a04      	ldr	r2, [pc, #16]	; (80005c8 <LCD_SetColorLtdc+0x1c>)
 80005b8:	79fb      	ldrb	r3, [r7, #7]
 80005ba:	7013      	strb	r3, [r2, #0]
}
 80005bc:	bf00      	nop
 80005be:	370c      	adds	r7, #12
 80005c0:	46bd      	mov	sp, r7
 80005c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c6:	4770      	bx	lr
 80005c8:	20000000 	.word	0x20000000

080005cc <LCD_DrawBBig>:
			}
		}
	}
}

void LCD_DrawBBig(uint16_t x0, uint16_t y0) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b088      	sub	sp, #32
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	4603      	mov	r3, r0
 80005d4:	460a      	mov	r2, r1
 80005d6:	80fb      	strh	r3, [r7, #6]
 80005d8:	4613      	mov	r3, r2
 80005da:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 80005dc:	230f      	movs	r3, #15
 80005de:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 80005e0:	2300      	movs	r3, #0
 80005e2:	61fb      	str	r3, [r7, #28]
 80005e4:	e04b      	b.n	800067e <LCD_DrawBBig+0xb2>
		for(int dx = 0; dx <=width; dx++){
 80005e6:	2300      	movs	r3, #0
 80005e8:	61bb      	str	r3, [r7, #24]
 80005ea:	e041      	b.n	8000670 <LCD_DrawBBig+0xa4>
			if ((dx <= 3) || (dy >= 6 && dy <= 9 && dx <= 11) || (dy <= 3 && dx <= 11) || (dy >= 12 && dx <= 11)|| (dx >= 12 && (dy >= 3 && dy <= 6)) || ((dx >= 12) && (dy >= 9 && dy <= 12))) {
 80005ec:	69bb      	ldr	r3, [r7, #24]
 80005ee:	2b03      	cmp	r3, #3
 80005f0:	dd26      	ble.n	8000640 <LCD_DrawBBig+0x74>
 80005f2:	69fb      	ldr	r3, [r7, #28]
 80005f4:	2b05      	cmp	r3, #5
 80005f6:	dd05      	ble.n	8000604 <LCD_DrawBBig+0x38>
 80005f8:	69fb      	ldr	r3, [r7, #28]
 80005fa:	2b09      	cmp	r3, #9
 80005fc:	dc02      	bgt.n	8000604 <LCD_DrawBBig+0x38>
 80005fe:	69bb      	ldr	r3, [r7, #24]
 8000600:	2b0b      	cmp	r3, #11
 8000602:	dd1d      	ble.n	8000640 <LCD_DrawBBig+0x74>
 8000604:	69fb      	ldr	r3, [r7, #28]
 8000606:	2b03      	cmp	r3, #3
 8000608:	dc02      	bgt.n	8000610 <LCD_DrawBBig+0x44>
 800060a:	69bb      	ldr	r3, [r7, #24]
 800060c:	2b0b      	cmp	r3, #11
 800060e:	dd17      	ble.n	8000640 <LCD_DrawBBig+0x74>
 8000610:	69fb      	ldr	r3, [r7, #28]
 8000612:	2b0b      	cmp	r3, #11
 8000614:	dd02      	ble.n	800061c <LCD_DrawBBig+0x50>
 8000616:	69bb      	ldr	r3, [r7, #24]
 8000618:	2b0b      	cmp	r3, #11
 800061a:	dd11      	ble.n	8000640 <LCD_DrawBBig+0x74>
 800061c:	69bb      	ldr	r3, [r7, #24]
 800061e:	2b0b      	cmp	r3, #11
 8000620:	dd05      	ble.n	800062e <LCD_DrawBBig+0x62>
 8000622:	69fb      	ldr	r3, [r7, #28]
 8000624:	2b02      	cmp	r3, #2
 8000626:	dd02      	ble.n	800062e <LCD_DrawBBig+0x62>
 8000628:	69fb      	ldr	r3, [r7, #28]
 800062a:	2b06      	cmp	r3, #6
 800062c:	dd08      	ble.n	8000640 <LCD_DrawBBig+0x74>
 800062e:	69bb      	ldr	r3, [r7, #24]
 8000630:	2b0b      	cmp	r3, #11
 8000632:	dd1a      	ble.n	800066a <LCD_DrawBBig+0x9e>
 8000634:	69fb      	ldr	r3, [r7, #28]
 8000636:	2b08      	cmp	r3, #8
 8000638:	dd17      	ble.n	800066a <LCD_DrawBBig+0x9e>
 800063a:	69fb      	ldr	r3, [r7, #28]
 800063c:	2b0c      	cmp	r3, #12
 800063e:	dc14      	bgt.n	800066a <LCD_DrawBBig+0x9e>
				int y = y0 + dy;
 8000640:	88bb      	ldrh	r3, [r7, #4]
 8000642:	69fa      	ldr	r2, [r7, #28]
 8000644:	4413      	add	r3, r2
 8000646:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000648:	88fb      	ldrh	r3, [r7, #6]
 800064a:	69ba      	ldr	r2, [r7, #24]
 800064c:	4413      	add	r3, r2
 800064e:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000650:	4b0f      	ldr	r3, [pc, #60]	; (8000690 <LCD_DrawBBig+0xc4>)
 8000652:	7818      	ldrb	r0, [r3, #0]
 8000654:	693a      	ldr	r2, [r7, #16]
 8000656:	4613      	mov	r3, r2
 8000658:	011b      	lsls	r3, r3, #4
 800065a:	1a9b      	subs	r3, r3, r2
 800065c:	011b      	lsls	r3, r3, #4
 800065e:	461a      	mov	r2, r3
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	4413      	add	r3, r2
 8000664:	4619      	mov	r1, r3
 8000666:	f000 ff1f 	bl	80014a8 <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 800066a:	69bb      	ldr	r3, [r7, #24]
 800066c:	3301      	adds	r3, #1
 800066e:	61bb      	str	r3, [r7, #24]
 8000670:	7dfb      	ldrb	r3, [r7, #23]
 8000672:	69ba      	ldr	r2, [r7, #24]
 8000674:	429a      	cmp	r2, r3
 8000676:	ddb9      	ble.n	80005ec <LCD_DrawBBig+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000678:	69fb      	ldr	r3, [r7, #28]
 800067a:	3301      	adds	r3, #1
 800067c:	61fb      	str	r3, [r7, #28]
 800067e:	7dfb      	ldrb	r3, [r7, #23]
 8000680:	69fa      	ldr	r2, [r7, #28]
 8000682:	429a      	cmp	r2, r3
 8000684:	ddaf      	ble.n	80005e6 <LCD_DrawBBig+0x1a>
			}
		}
	}
}
 8000686:	bf00      	nop
 8000688:	3720      	adds	r7, #32
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	20000000 	.word	0x20000000

08000694 <LCD_DrawCBig>:

void LCD_DrawCBig(uint16_t x0, uint16_t y0) {
 8000694:	b580      	push	{r7, lr}
 8000696:	b088      	sub	sp, #32
 8000698:	af00      	add	r7, sp, #0
 800069a:	4603      	mov	r3, r0
 800069c:	460a      	mov	r2, r1
 800069e:	80fb      	strh	r3, [r7, #6]
 80006a0:	4613      	mov	r3, r2
 80006a2:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 80006a4:	230f      	movs	r3, #15
 80006a6:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 80006a8:	2300      	movs	r3, #0
 80006aa:	61fb      	str	r3, [r7, #28]
 80006ac:	e02a      	b.n	8000704 <LCD_DrawCBig+0x70>
		for(int dx = 0; dx <=width; dx++){
 80006ae:	2300      	movs	r3, #0
 80006b0:	61bb      	str	r3, [r7, #24]
 80006b2:	e020      	b.n	80006f6 <LCD_DrawCBig+0x62>
			if ((dx <= 3) || (dy <= 3) || (dy >= 12)) {
 80006b4:	69bb      	ldr	r3, [r7, #24]
 80006b6:	2b03      	cmp	r3, #3
 80006b8:	dd05      	ble.n	80006c6 <LCD_DrawCBig+0x32>
 80006ba:	69fb      	ldr	r3, [r7, #28]
 80006bc:	2b03      	cmp	r3, #3
 80006be:	dd02      	ble.n	80006c6 <LCD_DrawCBig+0x32>
 80006c0:	69fb      	ldr	r3, [r7, #28]
 80006c2:	2b0b      	cmp	r3, #11
 80006c4:	dd14      	ble.n	80006f0 <LCD_DrawCBig+0x5c>
				int y = y0 + dy;
 80006c6:	88bb      	ldrh	r3, [r7, #4]
 80006c8:	69fa      	ldr	r2, [r7, #28]
 80006ca:	4413      	add	r3, r2
 80006cc:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 80006ce:	88fb      	ldrh	r3, [r7, #6]
 80006d0:	69ba      	ldr	r2, [r7, #24]
 80006d2:	4413      	add	r3, r2
 80006d4:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 80006d6:	4b0f      	ldr	r3, [pc, #60]	; (8000714 <LCD_DrawCBig+0x80>)
 80006d8:	7818      	ldrb	r0, [r3, #0]
 80006da:	693a      	ldr	r2, [r7, #16]
 80006dc:	4613      	mov	r3, r2
 80006de:	011b      	lsls	r3, r3, #4
 80006e0:	1a9b      	subs	r3, r3, r2
 80006e2:	011b      	lsls	r3, r3, #4
 80006e4:	461a      	mov	r2, r3
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	4413      	add	r3, r2
 80006ea:	4619      	mov	r1, r3
 80006ec:	f000 fedc 	bl	80014a8 <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 80006f0:	69bb      	ldr	r3, [r7, #24]
 80006f2:	3301      	adds	r3, #1
 80006f4:	61bb      	str	r3, [r7, #24]
 80006f6:	7dfb      	ldrb	r3, [r7, #23]
 80006f8:	69ba      	ldr	r2, [r7, #24]
 80006fa:	429a      	cmp	r2, r3
 80006fc:	ddda      	ble.n	80006b4 <LCD_DrawCBig+0x20>
	for(int dy = 0; dy <= width; dy++){
 80006fe:	69fb      	ldr	r3, [r7, #28]
 8000700:	3301      	adds	r3, #1
 8000702:	61fb      	str	r3, [r7, #28]
 8000704:	7dfb      	ldrb	r3, [r7, #23]
 8000706:	69fa      	ldr	r2, [r7, #28]
 8000708:	429a      	cmp	r2, r3
 800070a:	ddd0      	ble.n	80006ae <LCD_DrawCBig+0x1a>
			}
		}
	}
}
 800070c:	bf00      	nop
 800070e:	3720      	adds	r7, #32
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	20000000 	.word	0x20000000

08000718 <LCD_DrawDBig>:

void LCD_DrawDBig(uint16_t x0, uint16_t y0) {
 8000718:	b580      	push	{r7, lr}
 800071a:	b088      	sub	sp, #32
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	460a      	mov	r2, r1
 8000722:	80fb      	strh	r3, [r7, #6]
 8000724:	4613      	mov	r3, r2
 8000726:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000728:	230f      	movs	r3, #15
 800072a:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 800072c:	2300      	movs	r3, #0
 800072e:	61fb      	str	r3, [r7, #28]
 8000730:	e039      	b.n	80007a6 <LCD_DrawDBig+0x8e>
		for(int dx = 0; dx <=width; dx++){
 8000732:	2300      	movs	r3, #0
 8000734:	61bb      	str	r3, [r7, #24]
 8000736:	e02f      	b.n	8000798 <LCD_DrawDBig+0x80>
			if ((dx <= 3) || (dy <= 3 && dx <= 11) || (dy >= 12 && dx <= 11) || (dx >= 12 && (dy >= 4 && dy <= 11))) {
 8000738:	69bb      	ldr	r3, [r7, #24]
 800073a:	2b03      	cmp	r3, #3
 800073c:	dd14      	ble.n	8000768 <LCD_DrawDBig+0x50>
 800073e:	69fb      	ldr	r3, [r7, #28]
 8000740:	2b03      	cmp	r3, #3
 8000742:	dc02      	bgt.n	800074a <LCD_DrawDBig+0x32>
 8000744:	69bb      	ldr	r3, [r7, #24]
 8000746:	2b0b      	cmp	r3, #11
 8000748:	dd0e      	ble.n	8000768 <LCD_DrawDBig+0x50>
 800074a:	69fb      	ldr	r3, [r7, #28]
 800074c:	2b0b      	cmp	r3, #11
 800074e:	dd02      	ble.n	8000756 <LCD_DrawDBig+0x3e>
 8000750:	69bb      	ldr	r3, [r7, #24]
 8000752:	2b0b      	cmp	r3, #11
 8000754:	dd08      	ble.n	8000768 <LCD_DrawDBig+0x50>
 8000756:	69bb      	ldr	r3, [r7, #24]
 8000758:	2b0b      	cmp	r3, #11
 800075a:	dd1a      	ble.n	8000792 <LCD_DrawDBig+0x7a>
 800075c:	69fb      	ldr	r3, [r7, #28]
 800075e:	2b03      	cmp	r3, #3
 8000760:	dd17      	ble.n	8000792 <LCD_DrawDBig+0x7a>
 8000762:	69fb      	ldr	r3, [r7, #28]
 8000764:	2b0b      	cmp	r3, #11
 8000766:	dc14      	bgt.n	8000792 <LCD_DrawDBig+0x7a>
				int y = y0 + dy;
 8000768:	88bb      	ldrh	r3, [r7, #4]
 800076a:	69fa      	ldr	r2, [r7, #28]
 800076c:	4413      	add	r3, r2
 800076e:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000770:	88fb      	ldrh	r3, [r7, #6]
 8000772:	69ba      	ldr	r2, [r7, #24]
 8000774:	4413      	add	r3, r2
 8000776:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000778:	4b0f      	ldr	r3, [pc, #60]	; (80007b8 <LCD_DrawDBig+0xa0>)
 800077a:	7818      	ldrb	r0, [r3, #0]
 800077c:	693a      	ldr	r2, [r7, #16]
 800077e:	4613      	mov	r3, r2
 8000780:	011b      	lsls	r3, r3, #4
 8000782:	1a9b      	subs	r3, r3, r2
 8000784:	011b      	lsls	r3, r3, #4
 8000786:	461a      	mov	r2, r3
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	4413      	add	r3, r2
 800078c:	4619      	mov	r1, r3
 800078e:	f000 fe8b 	bl	80014a8 <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000792:	69bb      	ldr	r3, [r7, #24]
 8000794:	3301      	adds	r3, #1
 8000796:	61bb      	str	r3, [r7, #24]
 8000798:	7dfb      	ldrb	r3, [r7, #23]
 800079a:	69ba      	ldr	r2, [r7, #24]
 800079c:	429a      	cmp	r2, r3
 800079e:	ddcb      	ble.n	8000738 <LCD_DrawDBig+0x20>
	for(int dy = 0; dy <= width; dy++){
 80007a0:	69fb      	ldr	r3, [r7, #28]
 80007a2:	3301      	adds	r3, #1
 80007a4:	61fb      	str	r3, [r7, #28]
 80007a6:	7dfb      	ldrb	r3, [r7, #23]
 80007a8:	69fa      	ldr	r2, [r7, #28]
 80007aa:	429a      	cmp	r2, r3
 80007ac:	ddc1      	ble.n	8000732 <LCD_DrawDBig+0x1a>
			}
		}
	}
}
 80007ae:	bf00      	nop
 80007b0:	3720      	adds	r7, #32
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	20000000 	.word	0x20000000

080007bc <LCD_DrawEBig>:

void LCD_DrawEBig(uint16_t x0, uint16_t y0) {
 80007bc:	b580      	push	{r7, lr}
 80007be:	b088      	sub	sp, #32
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	4603      	mov	r3, r0
 80007c4:	460a      	mov	r2, r1
 80007c6:	80fb      	strh	r3, [r7, #6]
 80007c8:	4613      	mov	r3, r2
 80007ca:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 80007cc:	230f      	movs	r3, #15
 80007ce:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 80007d0:	2300      	movs	r3, #0
 80007d2:	61fb      	str	r3, [r7, #28]
 80007d4:	e036      	b.n	8000844 <LCD_DrawEBig+0x88>
		for(int dx = 0; dx <=width; dx++){
 80007d6:	2300      	movs	r3, #0
 80007d8:	61bb      	str	r3, [r7, #24]
 80007da:	e02c      	b.n	8000836 <LCD_DrawEBig+0x7a>
			if ((dx < 4) || (dy <= 3 || dy == 6 || dy == 7 || dy == 8 || dy == 9|| dy >= 12)) {
 80007dc:	69bb      	ldr	r3, [r7, #24]
 80007de:	2b03      	cmp	r3, #3
 80007e0:	dd11      	ble.n	8000806 <LCD_DrawEBig+0x4a>
 80007e2:	69fb      	ldr	r3, [r7, #28]
 80007e4:	2b03      	cmp	r3, #3
 80007e6:	dd0e      	ble.n	8000806 <LCD_DrawEBig+0x4a>
 80007e8:	69fb      	ldr	r3, [r7, #28]
 80007ea:	2b06      	cmp	r3, #6
 80007ec:	d00b      	beq.n	8000806 <LCD_DrawEBig+0x4a>
 80007ee:	69fb      	ldr	r3, [r7, #28]
 80007f0:	2b07      	cmp	r3, #7
 80007f2:	d008      	beq.n	8000806 <LCD_DrawEBig+0x4a>
 80007f4:	69fb      	ldr	r3, [r7, #28]
 80007f6:	2b08      	cmp	r3, #8
 80007f8:	d005      	beq.n	8000806 <LCD_DrawEBig+0x4a>
 80007fa:	69fb      	ldr	r3, [r7, #28]
 80007fc:	2b09      	cmp	r3, #9
 80007fe:	d002      	beq.n	8000806 <LCD_DrawEBig+0x4a>
 8000800:	69fb      	ldr	r3, [r7, #28]
 8000802:	2b0b      	cmp	r3, #11
 8000804:	dd14      	ble.n	8000830 <LCD_DrawEBig+0x74>
				int y = y0 + dy;
 8000806:	88bb      	ldrh	r3, [r7, #4]
 8000808:	69fa      	ldr	r2, [r7, #28]
 800080a:	4413      	add	r3, r2
 800080c:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 800080e:	88fb      	ldrh	r3, [r7, #6]
 8000810:	69ba      	ldr	r2, [r7, #24]
 8000812:	4413      	add	r3, r2
 8000814:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000816:	4b0f      	ldr	r3, [pc, #60]	; (8000854 <LCD_DrawEBig+0x98>)
 8000818:	7818      	ldrb	r0, [r3, #0]
 800081a:	693a      	ldr	r2, [r7, #16]
 800081c:	4613      	mov	r3, r2
 800081e:	011b      	lsls	r3, r3, #4
 8000820:	1a9b      	subs	r3, r3, r2
 8000822:	011b      	lsls	r3, r3, #4
 8000824:	461a      	mov	r2, r3
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	4413      	add	r3, r2
 800082a:	4619      	mov	r1, r3
 800082c:	f000 fe3c 	bl	80014a8 <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000830:	69bb      	ldr	r3, [r7, #24]
 8000832:	3301      	adds	r3, #1
 8000834:	61bb      	str	r3, [r7, #24]
 8000836:	7dfb      	ldrb	r3, [r7, #23]
 8000838:	69ba      	ldr	r2, [r7, #24]
 800083a:	429a      	cmp	r2, r3
 800083c:	ddce      	ble.n	80007dc <LCD_DrawEBig+0x20>
	for(int dy = 0; dy <= width; dy++){
 800083e:	69fb      	ldr	r3, [r7, #28]
 8000840:	3301      	adds	r3, #1
 8000842:	61fb      	str	r3, [r7, #28]
 8000844:	7dfb      	ldrb	r3, [r7, #23]
 8000846:	69fa      	ldr	r2, [r7, #28]
 8000848:	429a      	cmp	r2, r3
 800084a:	ddc4      	ble.n	80007d6 <LCD_DrawEBig+0x1a>
			}
		}
	}
}
 800084c:	bf00      	nop
 800084e:	3720      	adds	r7, #32
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	20000000 	.word	0x20000000

08000858 <LCD_DrawHBig>:

void LCD_DrawHBig(uint16_t x0, uint16_t y0) {
 8000858:	b580      	push	{r7, lr}
 800085a:	b088      	sub	sp, #32
 800085c:	af00      	add	r7, sp, #0
 800085e:	4603      	mov	r3, r0
 8000860:	460a      	mov	r2, r1
 8000862:	80fb      	strh	r3, [r7, #6]
 8000864:	4613      	mov	r3, r2
 8000866:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000868:	230f      	movs	r3, #15
 800086a:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 800086c:	2300      	movs	r3, #0
 800086e:	61fb      	str	r3, [r7, #28]
 8000870:	e033      	b.n	80008da <LCD_DrawHBig+0x82>
		for(int dx = 0; dx <=width; dx++){
 8000872:	2300      	movs	r3, #0
 8000874:	61bb      	str	r3, [r7, #24]
 8000876:	e029      	b.n	80008cc <LCD_DrawHBig+0x74>
			if ((dx <= 3 || dx >= 12) || (dy == 6 || dy == 7 || dy == 8 || dy == 9)) {
 8000878:	69bb      	ldr	r3, [r7, #24]
 800087a:	2b03      	cmp	r3, #3
 800087c:	dd0e      	ble.n	800089c <LCD_DrawHBig+0x44>
 800087e:	69bb      	ldr	r3, [r7, #24]
 8000880:	2b0b      	cmp	r3, #11
 8000882:	dc0b      	bgt.n	800089c <LCD_DrawHBig+0x44>
 8000884:	69fb      	ldr	r3, [r7, #28]
 8000886:	2b06      	cmp	r3, #6
 8000888:	d008      	beq.n	800089c <LCD_DrawHBig+0x44>
 800088a:	69fb      	ldr	r3, [r7, #28]
 800088c:	2b07      	cmp	r3, #7
 800088e:	d005      	beq.n	800089c <LCD_DrawHBig+0x44>
 8000890:	69fb      	ldr	r3, [r7, #28]
 8000892:	2b08      	cmp	r3, #8
 8000894:	d002      	beq.n	800089c <LCD_DrawHBig+0x44>
 8000896:	69fb      	ldr	r3, [r7, #28]
 8000898:	2b09      	cmp	r3, #9
 800089a:	d114      	bne.n	80008c6 <LCD_DrawHBig+0x6e>
				int y = y0 + dy;
 800089c:	88bb      	ldrh	r3, [r7, #4]
 800089e:	69fa      	ldr	r2, [r7, #28]
 80008a0:	4413      	add	r3, r2
 80008a2:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 80008a4:	88fb      	ldrh	r3, [r7, #6]
 80008a6:	69ba      	ldr	r2, [r7, #24]
 80008a8:	4413      	add	r3, r2
 80008aa:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 80008ac:	4b0f      	ldr	r3, [pc, #60]	; (80008ec <LCD_DrawHBig+0x94>)
 80008ae:	7818      	ldrb	r0, [r3, #0]
 80008b0:	693a      	ldr	r2, [r7, #16]
 80008b2:	4613      	mov	r3, r2
 80008b4:	011b      	lsls	r3, r3, #4
 80008b6:	1a9b      	subs	r3, r3, r2
 80008b8:	011b      	lsls	r3, r3, #4
 80008ba:	461a      	mov	r2, r3
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	4413      	add	r3, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	f000 fdf1 	bl	80014a8 <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 80008c6:	69bb      	ldr	r3, [r7, #24]
 80008c8:	3301      	adds	r3, #1
 80008ca:	61bb      	str	r3, [r7, #24]
 80008cc:	7dfb      	ldrb	r3, [r7, #23]
 80008ce:	69ba      	ldr	r2, [r7, #24]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	ddd1      	ble.n	8000878 <LCD_DrawHBig+0x20>
	for(int dy = 0; dy <= width; dy++){
 80008d4:	69fb      	ldr	r3, [r7, #28]
 80008d6:	3301      	adds	r3, #1
 80008d8:	61fb      	str	r3, [r7, #28]
 80008da:	7dfb      	ldrb	r3, [r7, #23]
 80008dc:	69fa      	ldr	r2, [r7, #28]
 80008de:	429a      	cmp	r2, r3
 80008e0:	ddc7      	ble.n	8000872 <LCD_DrawHBig+0x1a>
			}
		}
	}
}
 80008e2:	bf00      	nop
 80008e4:	3720      	adds	r7, #32
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	20000000 	.word	0x20000000

080008f0 <LCD_DrawIBig>:

void LCD_DrawIBig(uint16_t x0, uint16_t y0) {
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b088      	sub	sp, #32
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	4603      	mov	r3, r0
 80008f8:	460a      	mov	r2, r1
 80008fa:	80fb      	strh	r3, [r7, #6]
 80008fc:	4613      	mov	r3, r2
 80008fe:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000900:	230f      	movs	r3, #15
 8000902:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000904:	2300      	movs	r3, #0
 8000906:	61fb      	str	r3, [r7, #28]
 8000908:	e02d      	b.n	8000966 <LCD_DrawIBig+0x76>
		for(int dx = 0; dx <=width; dx++){
 800090a:	2300      	movs	r3, #0
 800090c:	61bb      	str	r3, [r7, #24]
 800090e:	e023      	b.n	8000958 <LCD_DrawIBig+0x68>
			if ((dy <= 3) || (dy >= 12) || (dx >= 6 && dx <= 9)) {
 8000910:	69fb      	ldr	r3, [r7, #28]
 8000912:	2b03      	cmp	r3, #3
 8000914:	dd08      	ble.n	8000928 <LCD_DrawIBig+0x38>
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	2b0b      	cmp	r3, #11
 800091a:	dc05      	bgt.n	8000928 <LCD_DrawIBig+0x38>
 800091c:	69bb      	ldr	r3, [r7, #24]
 800091e:	2b05      	cmp	r3, #5
 8000920:	dd17      	ble.n	8000952 <LCD_DrawIBig+0x62>
 8000922:	69bb      	ldr	r3, [r7, #24]
 8000924:	2b09      	cmp	r3, #9
 8000926:	dc14      	bgt.n	8000952 <LCD_DrawIBig+0x62>
				int y = y0 + dy;
 8000928:	88bb      	ldrh	r3, [r7, #4]
 800092a:	69fa      	ldr	r2, [r7, #28]
 800092c:	4413      	add	r3, r2
 800092e:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000930:	88fb      	ldrh	r3, [r7, #6]
 8000932:	69ba      	ldr	r2, [r7, #24]
 8000934:	4413      	add	r3, r2
 8000936:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000938:	4b0f      	ldr	r3, [pc, #60]	; (8000978 <LCD_DrawIBig+0x88>)
 800093a:	7818      	ldrb	r0, [r3, #0]
 800093c:	693a      	ldr	r2, [r7, #16]
 800093e:	4613      	mov	r3, r2
 8000940:	011b      	lsls	r3, r3, #4
 8000942:	1a9b      	subs	r3, r3, r2
 8000944:	011b      	lsls	r3, r3, #4
 8000946:	461a      	mov	r2, r3
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	4413      	add	r3, r2
 800094c:	4619      	mov	r1, r3
 800094e:	f000 fdab 	bl	80014a8 <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000952:	69bb      	ldr	r3, [r7, #24]
 8000954:	3301      	adds	r3, #1
 8000956:	61bb      	str	r3, [r7, #24]
 8000958:	7dfb      	ldrb	r3, [r7, #23]
 800095a:	69ba      	ldr	r2, [r7, #24]
 800095c:	429a      	cmp	r2, r3
 800095e:	ddd7      	ble.n	8000910 <LCD_DrawIBig+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000960:	69fb      	ldr	r3, [r7, #28]
 8000962:	3301      	adds	r3, #1
 8000964:	61fb      	str	r3, [r7, #28]
 8000966:	7dfb      	ldrb	r3, [r7, #23]
 8000968:	69fa      	ldr	r2, [r7, #28]
 800096a:	429a      	cmp	r2, r3
 800096c:	ddcd      	ble.n	800090a <LCD_DrawIBig+0x1a>
			}
		}
	}
}
 800096e:	bf00      	nop
 8000970:	3720      	adds	r7, #32
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	20000000 	.word	0x20000000

0800097c <LCD_DrawLBig>:

void LCD_DrawLBig(uint16_t x0, uint16_t y0) {
 800097c:	b580      	push	{r7, lr}
 800097e:	b088      	sub	sp, #32
 8000980:	af00      	add	r7, sp, #0
 8000982:	4603      	mov	r3, r0
 8000984:	460a      	mov	r2, r1
 8000986:	80fb      	strh	r3, [r7, #6]
 8000988:	4613      	mov	r3, r2
 800098a:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 800098c:	230f      	movs	r3, #15
 800098e:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000990:	2300      	movs	r3, #0
 8000992:	61fb      	str	r3, [r7, #28]
 8000994:	e027      	b.n	80009e6 <LCD_DrawLBig+0x6a>
		for(int dx = 0; dx <=width; dx++){
 8000996:	2300      	movs	r3, #0
 8000998:	61bb      	str	r3, [r7, #24]
 800099a:	e01d      	b.n	80009d8 <LCD_DrawLBig+0x5c>
			if ((dx <= 3) || (dy >= 12)) {
 800099c:	69bb      	ldr	r3, [r7, #24]
 800099e:	2b03      	cmp	r3, #3
 80009a0:	dd02      	ble.n	80009a8 <LCD_DrawLBig+0x2c>
 80009a2:	69fb      	ldr	r3, [r7, #28]
 80009a4:	2b0b      	cmp	r3, #11
 80009a6:	dd14      	ble.n	80009d2 <LCD_DrawLBig+0x56>
				int y = y0 + dy;
 80009a8:	88bb      	ldrh	r3, [r7, #4]
 80009aa:	69fa      	ldr	r2, [r7, #28]
 80009ac:	4413      	add	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 80009b0:	88fb      	ldrh	r3, [r7, #6]
 80009b2:	69ba      	ldr	r2, [r7, #24]
 80009b4:	4413      	add	r3, r2
 80009b6:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 80009b8:	4b0f      	ldr	r3, [pc, #60]	; (80009f8 <LCD_DrawLBig+0x7c>)
 80009ba:	7818      	ldrb	r0, [r3, #0]
 80009bc:	693a      	ldr	r2, [r7, #16]
 80009be:	4613      	mov	r3, r2
 80009c0:	011b      	lsls	r3, r3, #4
 80009c2:	1a9b      	subs	r3, r3, r2
 80009c4:	011b      	lsls	r3, r3, #4
 80009c6:	461a      	mov	r2, r3
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	4413      	add	r3, r2
 80009cc:	4619      	mov	r1, r3
 80009ce:	f000 fd6b 	bl	80014a8 <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 80009d2:	69bb      	ldr	r3, [r7, #24]
 80009d4:	3301      	adds	r3, #1
 80009d6:	61bb      	str	r3, [r7, #24]
 80009d8:	7dfb      	ldrb	r3, [r7, #23]
 80009da:	69ba      	ldr	r2, [r7, #24]
 80009dc:	429a      	cmp	r2, r3
 80009de:	dddd      	ble.n	800099c <LCD_DrawLBig+0x20>
	for(int dy = 0; dy <= width; dy++){
 80009e0:	69fb      	ldr	r3, [r7, #28]
 80009e2:	3301      	adds	r3, #1
 80009e4:	61fb      	str	r3, [r7, #28]
 80009e6:	7dfb      	ldrb	r3, [r7, #23]
 80009e8:	69fa      	ldr	r2, [r7, #28]
 80009ea:	429a      	cmp	r2, r3
 80009ec:	ddd3      	ble.n	8000996 <LCD_DrawLBig+0x1a>
			}
		}
	}
}
 80009ee:	bf00      	nop
 80009f0:	3720      	adds	r7, #32
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	20000000 	.word	0x20000000

080009fc <LCD_DrawMBig>:

void LCD_DrawMBig(uint16_t x0, uint16_t y0) {
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b088      	sub	sp, #32
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	4603      	mov	r3, r0
 8000a04:	460a      	mov	r2, r1
 8000a06:	80fb      	strh	r3, [r7, #6]
 8000a08:	4613      	mov	r3, r2
 8000a0a:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000a0c:	230f      	movs	r3, #15
 8000a0e:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000a10:	2300      	movs	r3, #0
 8000a12:	61fb      	str	r3, [r7, #28]
 8000a14:	e04b      	b.n	8000aae <LCD_DrawMBig+0xb2>
		for(int dx = 0; dx <=width; dx++){
 8000a16:	2300      	movs	r3, #0
 8000a18:	61bb      	str	r3, [r7, #24]
 8000a1a:	e041      	b.n	8000aa0 <LCD_DrawMBig+0xa4>
			if ((dx <= 3) || (dx >= 12) || ((dx >= 6 && dx <= 9) && (dy >= 6 && dy <= 9)) || ((dx >= 3 && dx <= 6) && (dy >= 3 && dy <= 6)) || ((dx >= 9 && dx <= 12) && (dy >= 3 && dy <= 6))) {
 8000a1c:	69bb      	ldr	r3, [r7, #24]
 8000a1e:	2b03      	cmp	r3, #3
 8000a20:	dd26      	ble.n	8000a70 <LCD_DrawMBig+0x74>
 8000a22:	69bb      	ldr	r3, [r7, #24]
 8000a24:	2b0b      	cmp	r3, #11
 8000a26:	dc23      	bgt.n	8000a70 <LCD_DrawMBig+0x74>
 8000a28:	69bb      	ldr	r3, [r7, #24]
 8000a2a:	2b05      	cmp	r3, #5
 8000a2c:	dd08      	ble.n	8000a40 <LCD_DrawMBig+0x44>
 8000a2e:	69bb      	ldr	r3, [r7, #24]
 8000a30:	2b09      	cmp	r3, #9
 8000a32:	dc05      	bgt.n	8000a40 <LCD_DrawMBig+0x44>
 8000a34:	69fb      	ldr	r3, [r7, #28]
 8000a36:	2b05      	cmp	r3, #5
 8000a38:	dd02      	ble.n	8000a40 <LCD_DrawMBig+0x44>
 8000a3a:	69fb      	ldr	r3, [r7, #28]
 8000a3c:	2b09      	cmp	r3, #9
 8000a3e:	dd17      	ble.n	8000a70 <LCD_DrawMBig+0x74>
 8000a40:	69bb      	ldr	r3, [r7, #24]
 8000a42:	2b02      	cmp	r3, #2
 8000a44:	dd08      	ble.n	8000a58 <LCD_DrawMBig+0x5c>
 8000a46:	69bb      	ldr	r3, [r7, #24]
 8000a48:	2b06      	cmp	r3, #6
 8000a4a:	dc05      	bgt.n	8000a58 <LCD_DrawMBig+0x5c>
 8000a4c:	69fb      	ldr	r3, [r7, #28]
 8000a4e:	2b02      	cmp	r3, #2
 8000a50:	dd02      	ble.n	8000a58 <LCD_DrawMBig+0x5c>
 8000a52:	69fb      	ldr	r3, [r7, #28]
 8000a54:	2b06      	cmp	r3, #6
 8000a56:	dd0b      	ble.n	8000a70 <LCD_DrawMBig+0x74>
 8000a58:	69bb      	ldr	r3, [r7, #24]
 8000a5a:	2b08      	cmp	r3, #8
 8000a5c:	dd1d      	ble.n	8000a9a <LCD_DrawMBig+0x9e>
 8000a5e:	69bb      	ldr	r3, [r7, #24]
 8000a60:	2b0c      	cmp	r3, #12
 8000a62:	dc1a      	bgt.n	8000a9a <LCD_DrawMBig+0x9e>
 8000a64:	69fb      	ldr	r3, [r7, #28]
 8000a66:	2b02      	cmp	r3, #2
 8000a68:	dd17      	ble.n	8000a9a <LCD_DrawMBig+0x9e>
 8000a6a:	69fb      	ldr	r3, [r7, #28]
 8000a6c:	2b06      	cmp	r3, #6
 8000a6e:	dc14      	bgt.n	8000a9a <LCD_DrawMBig+0x9e>
				int y = y0 + dy;
 8000a70:	88bb      	ldrh	r3, [r7, #4]
 8000a72:	69fa      	ldr	r2, [r7, #28]
 8000a74:	4413      	add	r3, r2
 8000a76:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000a78:	88fb      	ldrh	r3, [r7, #6]
 8000a7a:	69ba      	ldr	r2, [r7, #24]
 8000a7c:	4413      	add	r3, r2
 8000a7e:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000a80:	4b0f      	ldr	r3, [pc, #60]	; (8000ac0 <LCD_DrawMBig+0xc4>)
 8000a82:	7818      	ldrb	r0, [r3, #0]
 8000a84:	693a      	ldr	r2, [r7, #16]
 8000a86:	4613      	mov	r3, r2
 8000a88:	011b      	lsls	r3, r3, #4
 8000a8a:	1a9b      	subs	r3, r3, r2
 8000a8c:	011b      	lsls	r3, r3, #4
 8000a8e:	461a      	mov	r2, r3
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	4413      	add	r3, r2
 8000a94:	4619      	mov	r1, r3
 8000a96:	f000 fd07 	bl	80014a8 <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000a9a:	69bb      	ldr	r3, [r7, #24]
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	61bb      	str	r3, [r7, #24]
 8000aa0:	7dfb      	ldrb	r3, [r7, #23]
 8000aa2:	69ba      	ldr	r2, [r7, #24]
 8000aa4:	429a      	cmp	r2, r3
 8000aa6:	ddb9      	ble.n	8000a1c <LCD_DrawMBig+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000aa8:	69fb      	ldr	r3, [r7, #28]
 8000aaa:	3301      	adds	r3, #1
 8000aac:	61fb      	str	r3, [r7, #28]
 8000aae:	7dfb      	ldrb	r3, [r7, #23]
 8000ab0:	69fa      	ldr	r2, [r7, #28]
 8000ab2:	429a      	cmp	r2, r3
 8000ab4:	ddaf      	ble.n	8000a16 <LCD_DrawMBig+0x1a>
			}
		}
	}
}
 8000ab6:	bf00      	nop
 8000ab8:	3720      	adds	r7, #32
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	20000000 	.word	0x20000000

08000ac4 <LCD_DrawNBig>:

void LCD_DrawNBig(uint16_t x0, uint16_t y0) {
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b088      	sub	sp, #32
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	4603      	mov	r3, r0
 8000acc:	460a      	mov	r2, r1
 8000ace:	80fb      	strh	r3, [r7, #6]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000ad4:	230f      	movs	r3, #15
 8000ad6:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000ad8:	2300      	movs	r3, #0
 8000ada:	61fb      	str	r3, [r7, #28]
 8000adc:	e04b      	b.n	8000b76 <LCD_DrawNBig+0xb2>
		for(int dx = 0; dx <=width; dx++){
 8000ade:	2300      	movs	r3, #0
 8000ae0:	61bb      	str	r3, [r7, #24]
 8000ae2:	e041      	b.n	8000b68 <LCD_DrawNBig+0xa4>
			if ((dx <= 3) || (dx >= 12) || ((dx >= 6 && dx <= 9) && (dy >= 6 && dy <= 9)) || ((dx >= 3 && dx <= 6) && (dy >= 3 && dy <= 6)) || ((dx >= 9 && dx <= 12) && (dy >= 9 && dy <= 12))) {
 8000ae4:	69bb      	ldr	r3, [r7, #24]
 8000ae6:	2b03      	cmp	r3, #3
 8000ae8:	dd26      	ble.n	8000b38 <LCD_DrawNBig+0x74>
 8000aea:	69bb      	ldr	r3, [r7, #24]
 8000aec:	2b0b      	cmp	r3, #11
 8000aee:	dc23      	bgt.n	8000b38 <LCD_DrawNBig+0x74>
 8000af0:	69bb      	ldr	r3, [r7, #24]
 8000af2:	2b05      	cmp	r3, #5
 8000af4:	dd08      	ble.n	8000b08 <LCD_DrawNBig+0x44>
 8000af6:	69bb      	ldr	r3, [r7, #24]
 8000af8:	2b09      	cmp	r3, #9
 8000afa:	dc05      	bgt.n	8000b08 <LCD_DrawNBig+0x44>
 8000afc:	69fb      	ldr	r3, [r7, #28]
 8000afe:	2b05      	cmp	r3, #5
 8000b00:	dd02      	ble.n	8000b08 <LCD_DrawNBig+0x44>
 8000b02:	69fb      	ldr	r3, [r7, #28]
 8000b04:	2b09      	cmp	r3, #9
 8000b06:	dd17      	ble.n	8000b38 <LCD_DrawNBig+0x74>
 8000b08:	69bb      	ldr	r3, [r7, #24]
 8000b0a:	2b02      	cmp	r3, #2
 8000b0c:	dd08      	ble.n	8000b20 <LCD_DrawNBig+0x5c>
 8000b0e:	69bb      	ldr	r3, [r7, #24]
 8000b10:	2b06      	cmp	r3, #6
 8000b12:	dc05      	bgt.n	8000b20 <LCD_DrawNBig+0x5c>
 8000b14:	69fb      	ldr	r3, [r7, #28]
 8000b16:	2b02      	cmp	r3, #2
 8000b18:	dd02      	ble.n	8000b20 <LCD_DrawNBig+0x5c>
 8000b1a:	69fb      	ldr	r3, [r7, #28]
 8000b1c:	2b06      	cmp	r3, #6
 8000b1e:	dd0b      	ble.n	8000b38 <LCD_DrawNBig+0x74>
 8000b20:	69bb      	ldr	r3, [r7, #24]
 8000b22:	2b08      	cmp	r3, #8
 8000b24:	dd1d      	ble.n	8000b62 <LCD_DrawNBig+0x9e>
 8000b26:	69bb      	ldr	r3, [r7, #24]
 8000b28:	2b0c      	cmp	r3, #12
 8000b2a:	dc1a      	bgt.n	8000b62 <LCD_DrawNBig+0x9e>
 8000b2c:	69fb      	ldr	r3, [r7, #28]
 8000b2e:	2b08      	cmp	r3, #8
 8000b30:	dd17      	ble.n	8000b62 <LCD_DrawNBig+0x9e>
 8000b32:	69fb      	ldr	r3, [r7, #28]
 8000b34:	2b0c      	cmp	r3, #12
 8000b36:	dc14      	bgt.n	8000b62 <LCD_DrawNBig+0x9e>
				int y = y0 + dy;
 8000b38:	88bb      	ldrh	r3, [r7, #4]
 8000b3a:	69fa      	ldr	r2, [r7, #28]
 8000b3c:	4413      	add	r3, r2
 8000b3e:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000b40:	88fb      	ldrh	r3, [r7, #6]
 8000b42:	69ba      	ldr	r2, [r7, #24]
 8000b44:	4413      	add	r3, r2
 8000b46:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000b48:	4b0f      	ldr	r3, [pc, #60]	; (8000b88 <LCD_DrawNBig+0xc4>)
 8000b4a:	7818      	ldrb	r0, [r3, #0]
 8000b4c:	693a      	ldr	r2, [r7, #16]
 8000b4e:	4613      	mov	r3, r2
 8000b50:	011b      	lsls	r3, r3, #4
 8000b52:	1a9b      	subs	r3, r3, r2
 8000b54:	011b      	lsls	r3, r3, #4
 8000b56:	461a      	mov	r2, r3
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	4413      	add	r3, r2
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	f000 fca3 	bl	80014a8 <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000b62:	69bb      	ldr	r3, [r7, #24]
 8000b64:	3301      	adds	r3, #1
 8000b66:	61bb      	str	r3, [r7, #24]
 8000b68:	7dfb      	ldrb	r3, [r7, #23]
 8000b6a:	69ba      	ldr	r2, [r7, #24]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	ddb9      	ble.n	8000ae4 <LCD_DrawNBig+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000b70:	69fb      	ldr	r3, [r7, #28]
 8000b72:	3301      	adds	r3, #1
 8000b74:	61fb      	str	r3, [r7, #28]
 8000b76:	7dfb      	ldrb	r3, [r7, #23]
 8000b78:	69fa      	ldr	r2, [r7, #28]
 8000b7a:	429a      	cmp	r2, r3
 8000b7c:	ddaf      	ble.n	8000ade <LCD_DrawNBig+0x1a>
			}
		}
	}
}
 8000b7e:	bf00      	nop
 8000b80:	3720      	adds	r7, #32
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	20000000 	.word	0x20000000

08000b8c <LCD_DrawOBig>:

void LCD_DrawOBig(uint16_t x0, uint16_t y0) {
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b088      	sub	sp, #32
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4603      	mov	r3, r0
 8000b94:	460a      	mov	r2, r1
 8000b96:	80fb      	strh	r3, [r7, #6]
 8000b98:	4613      	mov	r3, r2
 8000b9a:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000b9c:	230f      	movs	r3, #15
 8000b9e:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	61fb      	str	r3, [r7, #28]
 8000ba4:	e02d      	b.n	8000c02 <LCD_DrawOBig+0x76>
		for(int dx = 0; dx <=width; dx++){
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	61bb      	str	r3, [r7, #24]
 8000baa:	e023      	b.n	8000bf4 <LCD_DrawOBig+0x68>
			if ((dx <= 3 || dx >= 12) || (dy <= 3 || dy >= 12)) {
 8000bac:	69bb      	ldr	r3, [r7, #24]
 8000bae:	2b03      	cmp	r3, #3
 8000bb0:	dd08      	ble.n	8000bc4 <LCD_DrawOBig+0x38>
 8000bb2:	69bb      	ldr	r3, [r7, #24]
 8000bb4:	2b0b      	cmp	r3, #11
 8000bb6:	dc05      	bgt.n	8000bc4 <LCD_DrawOBig+0x38>
 8000bb8:	69fb      	ldr	r3, [r7, #28]
 8000bba:	2b03      	cmp	r3, #3
 8000bbc:	dd02      	ble.n	8000bc4 <LCD_DrawOBig+0x38>
 8000bbe:	69fb      	ldr	r3, [r7, #28]
 8000bc0:	2b0b      	cmp	r3, #11
 8000bc2:	dd14      	ble.n	8000bee <LCD_DrawOBig+0x62>
				int y = y0 + dy;
 8000bc4:	88bb      	ldrh	r3, [r7, #4]
 8000bc6:	69fa      	ldr	r2, [r7, #28]
 8000bc8:	4413      	add	r3, r2
 8000bca:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000bcc:	88fb      	ldrh	r3, [r7, #6]
 8000bce:	69ba      	ldr	r2, [r7, #24]
 8000bd0:	4413      	add	r3, r2
 8000bd2:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000bd4:	4b0f      	ldr	r3, [pc, #60]	; (8000c14 <LCD_DrawOBig+0x88>)
 8000bd6:	7818      	ldrb	r0, [r3, #0]
 8000bd8:	693a      	ldr	r2, [r7, #16]
 8000bda:	4613      	mov	r3, r2
 8000bdc:	011b      	lsls	r3, r3, #4
 8000bde:	1a9b      	subs	r3, r3, r2
 8000be0:	011b      	lsls	r3, r3, #4
 8000be2:	461a      	mov	r2, r3
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	4413      	add	r3, r2
 8000be8:	4619      	mov	r1, r3
 8000bea:	f000 fc5d 	bl	80014a8 <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000bee:	69bb      	ldr	r3, [r7, #24]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	61bb      	str	r3, [r7, #24]
 8000bf4:	7dfb      	ldrb	r3, [r7, #23]
 8000bf6:	69ba      	ldr	r2, [r7, #24]
 8000bf8:	429a      	cmp	r2, r3
 8000bfa:	ddd7      	ble.n	8000bac <LCD_DrawOBig+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000bfc:	69fb      	ldr	r3, [r7, #28]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	61fb      	str	r3, [r7, #28]
 8000c02:	7dfb      	ldrb	r3, [r7, #23]
 8000c04:	69fa      	ldr	r2, [r7, #28]
 8000c06:	429a      	cmp	r2, r3
 8000c08:	ddcd      	ble.n	8000ba6 <LCD_DrawOBig+0x1a>
			}
		}
	}
}
 8000c0a:	bf00      	nop
 8000c0c:	3720      	adds	r7, #32
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	20000000 	.word	0x20000000

08000c18 <LCD_DrawPBig>:

void LCD_DrawPBig(uint16_t x0, uint16_t y0) {
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b088      	sub	sp, #32
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	460a      	mov	r2, r1
 8000c22:	80fb      	strh	r3, [r7, #6]
 8000c24:	4613      	mov	r3, r2
 8000c26:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000c28:	230f      	movs	r3, #15
 8000c2a:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	61fb      	str	r3, [r7, #28]
 8000c30:	e03c      	b.n	8000cac <LCD_DrawPBig+0x94>
		for(int dx = 0; dx <=width; dx++){
 8000c32:	2300      	movs	r3, #0
 8000c34:	61bb      	str	r3, [r7, #24]
 8000c36:	e032      	b.n	8000c9e <LCD_DrawPBig+0x86>
			if ((dx <= 3) || (dy <= 3 && dx <= 11) || ((dy >= 6 && dy <= 9) && dx <= 11) || (dx >= 12 && (dy >= 3 && dy <= 6))) {
 8000c38:	69bb      	ldr	r3, [r7, #24]
 8000c3a:	2b03      	cmp	r3, #3
 8000c3c:	dd17      	ble.n	8000c6e <LCD_DrawPBig+0x56>
 8000c3e:	69fb      	ldr	r3, [r7, #28]
 8000c40:	2b03      	cmp	r3, #3
 8000c42:	dc02      	bgt.n	8000c4a <LCD_DrawPBig+0x32>
 8000c44:	69bb      	ldr	r3, [r7, #24]
 8000c46:	2b0b      	cmp	r3, #11
 8000c48:	dd11      	ble.n	8000c6e <LCD_DrawPBig+0x56>
 8000c4a:	69fb      	ldr	r3, [r7, #28]
 8000c4c:	2b05      	cmp	r3, #5
 8000c4e:	dd05      	ble.n	8000c5c <LCD_DrawPBig+0x44>
 8000c50:	69fb      	ldr	r3, [r7, #28]
 8000c52:	2b09      	cmp	r3, #9
 8000c54:	dc02      	bgt.n	8000c5c <LCD_DrawPBig+0x44>
 8000c56:	69bb      	ldr	r3, [r7, #24]
 8000c58:	2b0b      	cmp	r3, #11
 8000c5a:	dd08      	ble.n	8000c6e <LCD_DrawPBig+0x56>
 8000c5c:	69bb      	ldr	r3, [r7, #24]
 8000c5e:	2b0b      	cmp	r3, #11
 8000c60:	dd1a      	ble.n	8000c98 <LCD_DrawPBig+0x80>
 8000c62:	69fb      	ldr	r3, [r7, #28]
 8000c64:	2b02      	cmp	r3, #2
 8000c66:	dd17      	ble.n	8000c98 <LCD_DrawPBig+0x80>
 8000c68:	69fb      	ldr	r3, [r7, #28]
 8000c6a:	2b06      	cmp	r3, #6
 8000c6c:	dc14      	bgt.n	8000c98 <LCD_DrawPBig+0x80>
				int y = y0 + dy;
 8000c6e:	88bb      	ldrh	r3, [r7, #4]
 8000c70:	69fa      	ldr	r2, [r7, #28]
 8000c72:	4413      	add	r3, r2
 8000c74:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000c76:	88fb      	ldrh	r3, [r7, #6]
 8000c78:	69ba      	ldr	r2, [r7, #24]
 8000c7a:	4413      	add	r3, r2
 8000c7c:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000c7e:	4b0f      	ldr	r3, [pc, #60]	; (8000cbc <LCD_DrawPBig+0xa4>)
 8000c80:	7818      	ldrb	r0, [r3, #0]
 8000c82:	693a      	ldr	r2, [r7, #16]
 8000c84:	4613      	mov	r3, r2
 8000c86:	011b      	lsls	r3, r3, #4
 8000c88:	1a9b      	subs	r3, r3, r2
 8000c8a:	011b      	lsls	r3, r3, #4
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	4413      	add	r3, r2
 8000c92:	4619      	mov	r1, r3
 8000c94:	f000 fc08 	bl	80014a8 <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000c98:	69bb      	ldr	r3, [r7, #24]
 8000c9a:	3301      	adds	r3, #1
 8000c9c:	61bb      	str	r3, [r7, #24]
 8000c9e:	7dfb      	ldrb	r3, [r7, #23]
 8000ca0:	69ba      	ldr	r2, [r7, #24]
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	ddc8      	ble.n	8000c38 <LCD_DrawPBig+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000ca6:	69fb      	ldr	r3, [r7, #28]
 8000ca8:	3301      	adds	r3, #1
 8000caa:	61fb      	str	r3, [r7, #28]
 8000cac:	7dfb      	ldrb	r3, [r7, #23]
 8000cae:	69fa      	ldr	r2, [r7, #28]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	ddbe      	ble.n	8000c32 <LCD_DrawPBig+0x1a>
			}
		}
	}
}
 8000cb4:	bf00      	nop
 8000cb6:	3720      	adds	r7, #32
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	20000000 	.word	0x20000000

08000cc0 <LCD_DrawSBig>:

void LCD_DrawSBig(uint16_t x0, uint16_t y0) {
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b088      	sub	sp, #32
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	460a      	mov	r2, r1
 8000cca:	80fb      	strh	r3, [r7, #6]
 8000ccc:	4613      	mov	r3, r2
 8000cce:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000cd0:	230f      	movs	r3, #15
 8000cd2:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	61fb      	str	r3, [r7, #28]
 8000cd8:	e03f      	b.n	8000d5a <LCD_DrawSBig+0x9a>
		for(int dx = 0; dx <=width; dx++){
 8000cda:	2300      	movs	r3, #0
 8000cdc:	61bb      	str	r3, [r7, #24]
 8000cde:	e035      	b.n	8000d4c <LCD_DrawSBig+0x8c>
			if ((dx <= 3 && dy <= 9) || (dx >= 12 && dy >= 6) || (dy <= 3 || dy == 6 || dy == 7 || dy == 8 || dy ==9 || dy >= 12)) {
 8000ce0:	69bb      	ldr	r3, [r7, #24]
 8000ce2:	2b03      	cmp	r3, #3
 8000ce4:	dc02      	bgt.n	8000cec <LCD_DrawSBig+0x2c>
 8000ce6:	69fb      	ldr	r3, [r7, #28]
 8000ce8:	2b09      	cmp	r3, #9
 8000cea:	dd17      	ble.n	8000d1c <LCD_DrawSBig+0x5c>
 8000cec:	69bb      	ldr	r3, [r7, #24]
 8000cee:	2b0b      	cmp	r3, #11
 8000cf0:	dd02      	ble.n	8000cf8 <LCD_DrawSBig+0x38>
 8000cf2:	69fb      	ldr	r3, [r7, #28]
 8000cf4:	2b05      	cmp	r3, #5
 8000cf6:	dc11      	bgt.n	8000d1c <LCD_DrawSBig+0x5c>
 8000cf8:	69fb      	ldr	r3, [r7, #28]
 8000cfa:	2b03      	cmp	r3, #3
 8000cfc:	dd0e      	ble.n	8000d1c <LCD_DrawSBig+0x5c>
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	2b06      	cmp	r3, #6
 8000d02:	d00b      	beq.n	8000d1c <LCD_DrawSBig+0x5c>
 8000d04:	69fb      	ldr	r3, [r7, #28]
 8000d06:	2b07      	cmp	r3, #7
 8000d08:	d008      	beq.n	8000d1c <LCD_DrawSBig+0x5c>
 8000d0a:	69fb      	ldr	r3, [r7, #28]
 8000d0c:	2b08      	cmp	r3, #8
 8000d0e:	d005      	beq.n	8000d1c <LCD_DrawSBig+0x5c>
 8000d10:	69fb      	ldr	r3, [r7, #28]
 8000d12:	2b09      	cmp	r3, #9
 8000d14:	d002      	beq.n	8000d1c <LCD_DrawSBig+0x5c>
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	2b0b      	cmp	r3, #11
 8000d1a:	dd14      	ble.n	8000d46 <LCD_DrawSBig+0x86>
				int y = y0 + dy;
 8000d1c:	88bb      	ldrh	r3, [r7, #4]
 8000d1e:	69fa      	ldr	r2, [r7, #28]
 8000d20:	4413      	add	r3, r2
 8000d22:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000d24:	88fb      	ldrh	r3, [r7, #6]
 8000d26:	69ba      	ldr	r2, [r7, #24]
 8000d28:	4413      	add	r3, r2
 8000d2a:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000d2c:	4b0f      	ldr	r3, [pc, #60]	; (8000d6c <LCD_DrawSBig+0xac>)
 8000d2e:	7818      	ldrb	r0, [r3, #0]
 8000d30:	693a      	ldr	r2, [r7, #16]
 8000d32:	4613      	mov	r3, r2
 8000d34:	011b      	lsls	r3, r3, #4
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	011b      	lsls	r3, r3, #4
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	4413      	add	r3, r2
 8000d40:	4619      	mov	r1, r3
 8000d42:	f000 fbb1 	bl	80014a8 <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000d46:	69bb      	ldr	r3, [r7, #24]
 8000d48:	3301      	adds	r3, #1
 8000d4a:	61bb      	str	r3, [r7, #24]
 8000d4c:	7dfb      	ldrb	r3, [r7, #23]
 8000d4e:	69ba      	ldr	r2, [r7, #24]
 8000d50:	429a      	cmp	r2, r3
 8000d52:	ddc5      	ble.n	8000ce0 <LCD_DrawSBig+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000d54:	69fb      	ldr	r3, [r7, #28]
 8000d56:	3301      	adds	r3, #1
 8000d58:	61fb      	str	r3, [r7, #28]
 8000d5a:	7dfb      	ldrb	r3, [r7, #23]
 8000d5c:	69fa      	ldr	r2, [r7, #28]
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	ddbb      	ble.n	8000cda <LCD_DrawSBig+0x1a>
			}
		}
	}
}
 8000d62:	bf00      	nop
 8000d64:	3720      	adds	r7, #32
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	20000000 	.word	0x20000000

08000d70 <LCD_DrawTBig>:

void LCD_DrawTBig(uint16_t x0, uint16_t y0) {
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b088      	sub	sp, #32
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	460a      	mov	r2, r1
 8000d7a:	80fb      	strh	r3, [r7, #6]
 8000d7c:	4613      	mov	r3, r2
 8000d7e:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000d80:	230f      	movs	r3, #15
 8000d82:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000d84:	2300      	movs	r3, #0
 8000d86:	61fb      	str	r3, [r7, #28]
 8000d88:	e02a      	b.n	8000de0 <LCD_DrawTBig+0x70>
		for(int dx = 0; dx <=width; dx++){
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	61bb      	str	r3, [r7, #24]
 8000d8e:	e020      	b.n	8000dd2 <LCD_DrawTBig+0x62>
			if ((dy <= 3) || (dx >= 6 && dx <= 9)) {
 8000d90:	69fb      	ldr	r3, [r7, #28]
 8000d92:	2b03      	cmp	r3, #3
 8000d94:	dd05      	ble.n	8000da2 <LCD_DrawTBig+0x32>
 8000d96:	69bb      	ldr	r3, [r7, #24]
 8000d98:	2b05      	cmp	r3, #5
 8000d9a:	dd17      	ble.n	8000dcc <LCD_DrawTBig+0x5c>
 8000d9c:	69bb      	ldr	r3, [r7, #24]
 8000d9e:	2b09      	cmp	r3, #9
 8000da0:	dc14      	bgt.n	8000dcc <LCD_DrawTBig+0x5c>
				int y = y0 + dy;
 8000da2:	88bb      	ldrh	r3, [r7, #4]
 8000da4:	69fa      	ldr	r2, [r7, #28]
 8000da6:	4413      	add	r3, r2
 8000da8:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000daa:	88fb      	ldrh	r3, [r7, #6]
 8000dac:	69ba      	ldr	r2, [r7, #24]
 8000dae:	4413      	add	r3, r2
 8000db0:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000db2:	4b0f      	ldr	r3, [pc, #60]	; (8000df0 <LCD_DrawTBig+0x80>)
 8000db4:	7818      	ldrb	r0, [r3, #0]
 8000db6:	693a      	ldr	r2, [r7, #16]
 8000db8:	4613      	mov	r3, r2
 8000dba:	011b      	lsls	r3, r3, #4
 8000dbc:	1a9b      	subs	r3, r3, r2
 8000dbe:	011b      	lsls	r3, r3, #4
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	4413      	add	r3, r2
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	f000 fb6e 	bl	80014a8 <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000dcc:	69bb      	ldr	r3, [r7, #24]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	61bb      	str	r3, [r7, #24]
 8000dd2:	7dfb      	ldrb	r3, [r7, #23]
 8000dd4:	69ba      	ldr	r2, [r7, #24]
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	ddda      	ble.n	8000d90 <LCD_DrawTBig+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000dda:	69fb      	ldr	r3, [r7, #28]
 8000ddc:	3301      	adds	r3, #1
 8000dde:	61fb      	str	r3, [r7, #28]
 8000de0:	7dfb      	ldrb	r3, [r7, #23]
 8000de2:	69fa      	ldr	r2, [r7, #28]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	ddd0      	ble.n	8000d8a <LCD_DrawTBig+0x1a>
			}
		}
	}
}
 8000de8:	bf00      	nop
 8000dea:	3720      	adds	r7, #32
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	20000000 	.word	0x20000000

08000df4 <LCD_DrawUBig>:

void LCD_DrawUBig(uint16_t x0, uint16_t y0) {
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b088      	sub	sp, #32
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	460a      	mov	r2, r1
 8000dfe:	80fb      	strh	r3, [r7, #6]
 8000e00:	4613      	mov	r3, r2
 8000e02:	80bb      	strh	r3, [r7, #4]
	const uint8_t width = 15;
 8000e04:	230f      	movs	r3, #15
 8000e06:	75fb      	strb	r3, [r7, #23]
	for(int dy = 0; dy <= width; dy++){
 8000e08:	2300      	movs	r3, #0
 8000e0a:	61fb      	str	r3, [r7, #28]
 8000e0c:	e02a      	b.n	8000e64 <LCD_DrawUBig+0x70>
		for(int dx = 0; dx <=width; dx++){
 8000e0e:	2300      	movs	r3, #0
 8000e10:	61bb      	str	r3, [r7, #24]
 8000e12:	e020      	b.n	8000e56 <LCD_DrawUBig+0x62>
			if ((dx <= 3) || (dx >= 12) || (dy >= 12)) {
 8000e14:	69bb      	ldr	r3, [r7, #24]
 8000e16:	2b03      	cmp	r3, #3
 8000e18:	dd05      	ble.n	8000e26 <LCD_DrawUBig+0x32>
 8000e1a:	69bb      	ldr	r3, [r7, #24]
 8000e1c:	2b0b      	cmp	r3, #11
 8000e1e:	dc02      	bgt.n	8000e26 <LCD_DrawUBig+0x32>
 8000e20:	69fb      	ldr	r3, [r7, #28]
 8000e22:	2b0b      	cmp	r3, #11
 8000e24:	dd14      	ble.n	8000e50 <LCD_DrawUBig+0x5c>
				int y = y0 + dy;
 8000e26:	88bb      	ldrh	r3, [r7, #4]
 8000e28:	69fa      	ldr	r2, [r7, #28]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	613b      	str	r3, [r7, #16]
				int x = x0 + dx;
 8000e2e:	88fb      	ldrh	r3, [r7, #6]
 8000e30:	69ba      	ldr	r2, [r7, #24]
 8000e32:	4413      	add	r3, r2
 8000e34:	60fb      	str	r3, [r7, #12]
				LCD_WriteGRAM(COLOR_LTDC, y * LCD_WIDTH + x);
 8000e36:	4b0f      	ldr	r3, [pc, #60]	; (8000e74 <LCD_DrawUBig+0x80>)
 8000e38:	7818      	ldrb	r0, [r3, #0]
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	4613      	mov	r3, r2
 8000e3e:	011b      	lsls	r3, r3, #4
 8000e40:	1a9b      	subs	r3, r3, r2
 8000e42:	011b      	lsls	r3, r3, #4
 8000e44:	461a      	mov	r2, r3
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	4413      	add	r3, r2
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	f000 fb2c 	bl	80014a8 <LCD_WriteGRAM>
		for(int dx = 0; dx <=width; dx++){
 8000e50:	69bb      	ldr	r3, [r7, #24]
 8000e52:	3301      	adds	r3, #1
 8000e54:	61bb      	str	r3, [r7, #24]
 8000e56:	7dfb      	ldrb	r3, [r7, #23]
 8000e58:	69ba      	ldr	r2, [r7, #24]
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	ddda      	ble.n	8000e14 <LCD_DrawUBig+0x20>
	for(int dy = 0; dy <= width; dy++){
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	3301      	adds	r3, #1
 8000e62:	61fb      	str	r3, [r7, #28]
 8000e64:	7dfb      	ldrb	r3, [r7, #23]
 8000e66:	69fa      	ldr	r2, [r7, #28]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	ddd0      	ble.n	8000e0e <LCD_DrawUBig+0x1a>
			}
		}
	}
}
 8000e6c:	bf00      	nop
 8000e6e:	3720      	adds	r7, #32
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	20000000 	.word	0x20000000

08000e78 <LCD_GpioInit>:
extern SPI_HandleTypeDef hspi5;
extern LTDC_HandleTypeDef hltdc;

uint8_t GRAM[LCD_WIDTH * LCD_HEIGHT] = {30, 30, 30, 10, 123, 123, 123, 123, 123, 123};

void LCD_GpioInit() {
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b088      	sub	sp, #32
 8000e7c:	af00      	add	r7, sp, #0
	MX_SPI5_Init();
 8000e7e:	f001 f87f 	bl	8001f80 <MX_SPI5_Init>
	// Enable Port Clock
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000e82:	2300      	movs	r3, #0
 8000e84:	60bb      	str	r3, [r7, #8]
 8000e86:	4b20      	ldr	r3, [pc, #128]	; (8000f08 <LCD_GpioInit+0x90>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8a:	4a1f      	ldr	r2, [pc, #124]	; (8000f08 <LCD_GpioInit+0x90>)
 8000e8c:	f043 0304 	orr.w	r3, r3, #4
 8000e90:	6313      	str	r3, [r2, #48]	; 0x30
 8000e92:	4b1d      	ldr	r3, [pc, #116]	; (8000f08 <LCD_GpioInit+0x90>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e96:	f003 0304 	and.w	r3, r3, #4
 8000e9a:	60bb      	str	r3, [r7, #8]
 8000e9c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	607b      	str	r3, [r7, #4]
 8000ea2:	4b19      	ldr	r3, [pc, #100]	; (8000f08 <LCD_GpioInit+0x90>)
 8000ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea6:	4a18      	ldr	r2, [pc, #96]	; (8000f08 <LCD_GpioInit+0x90>)
 8000ea8:	f043 0308 	orr.w	r3, r3, #8
 8000eac:	6313      	str	r3, [r2, #48]	; 0x30
 8000eae:	4b16      	ldr	r3, [pc, #88]	; (8000f08 <LCD_GpioInit+0x90>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb2:	f003 0308 	and.w	r3, r3, #8
 8000eb6:	607b      	str	r3, [r7, #4]
 8000eb8:	687b      	ldr	r3, [r7, #4]
	// Initialize NCS and DCX Port
	GPIO_InitTypeDef Gpio_InitStruct;
	Gpio_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	613b      	str	r3, [r7, #16]
	Gpio_InitStruct.Pull = GPIO_PULLUP;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	617b      	str	r3, [r7, #20]
	Gpio_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec2:	2303      	movs	r3, #3
 8000ec4:	61bb      	str	r3, [r7, #24]
	Gpio_InitStruct.Pin = LCD_NCS_PIN;
 8000ec6:	2304      	movs	r3, #4
 8000ec8:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(LCD_NCS_GPIO, &Gpio_InitStruct);
 8000eca:	f107 030c 	add.w	r3, r7, #12
 8000ece:	4619      	mov	r1, r3
 8000ed0:	480e      	ldr	r0, [pc, #56]	; (8000f0c <LCD_GpioInit+0x94>)
 8000ed2:	f001 fae1 	bl	8002498 <HAL_GPIO_Init>
	Gpio_InitStruct.Pin = LCD_DCX_PIN;
 8000ed6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000eda:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(LCD_DCX_GPIO, &Gpio_InitStruct);
 8000edc:	f107 030c 	add.w	r3, r7, #12
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	480b      	ldr	r0, [pc, #44]	; (8000f10 <LCD_GpioInit+0x98>)
 8000ee4:	f001 fad8 	bl	8002498 <HAL_GPIO_Init>
	// Initialize NCS and DCX value
	HAL_GPIO_WritePin(LCD_NCS_GPIO, LCD_NCS_PIN, GPIO_PIN_SET);
 8000ee8:	2201      	movs	r2, #1
 8000eea:	2104      	movs	r1, #4
 8000eec:	4807      	ldr	r0, [pc, #28]	; (8000f0c <LCD_GpioInit+0x94>)
 8000eee:	f001 fc7d 	bl	80027ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DCX_GPIO, LCD_DCX_PIN, GPIO_PIN_SET);
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ef8:	4805      	ldr	r0, [pc, #20]	; (8000f10 <LCD_GpioInit+0x98>)
 8000efa:	f001 fc77 	bl	80027ec <HAL_GPIO_WritePin>
}
 8000efe:	bf00      	nop
 8000f00:	3720      	adds	r7, #32
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	40023800 	.word	0x40023800
 8000f0c:	40020800 	.word	0x40020800
 8000f10:	40020c00 	.word	0x40020c00

08000f14 <LCD_LtdcInit>:

void LCD_LtdcInit() {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
	MX_LTDC_Init();
 8000f18:	f000 faea 	bl	80014f0 <MX_LTDC_Init>
	HAL_LTDC_SetAddress(&hltdc, (uint32_t)GRAM, LTDC_LAYER_1);
 8000f1c:	4b0b      	ldr	r3, [pc, #44]	; (8000f4c <LCD_LtdcInit+0x38>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	4619      	mov	r1, r3
 8000f22:	480b      	ldr	r0, [pc, #44]	; (8000f50 <LCD_LtdcInit+0x3c>)
 8000f24:	f001 fe3b 	bl	8002b9e <HAL_LTDC_SetAddress>
	HAL_LTDC_ConfigCLUT(&hltdc, CLUT, 256, LTDC_LAYER_1);
 8000f28:	2300      	movs	r3, #0
 8000f2a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f2e:	4909      	ldr	r1, [pc, #36]	; (8000f54 <LCD_LtdcInit+0x40>)
 8000f30:	4807      	ldr	r0, [pc, #28]	; (8000f50 <LCD_LtdcInit+0x3c>)
 8000f32:	f001 fd87 	bl	8002a44 <HAL_LTDC_ConfigCLUT>
	HAL_LTDC_EnableCLUT(&hltdc, LTDC_LAYER_1);
 8000f36:	2100      	movs	r1, #0
 8000f38:	4805      	ldr	r0, [pc, #20]	; (8000f50 <LCD_LtdcInit+0x3c>)
 8000f3a:	f001 fdf7 	bl	8002b2c <HAL_LTDC_EnableCLUT>
	HAL_LTDC_Reload(&hltdc, LTDC_RELOAD_VERTICAL_BLANKING);
 8000f3e:	2102      	movs	r1, #2
 8000f40:	4803      	ldr	r0, [pc, #12]	; (8000f50 <LCD_LtdcInit+0x3c>)
 8000f42:	f001 fe62 	bl	8002c0a <HAL_LTDC_Reload>
}
 8000f46:	bf00      	nop
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20000004 	.word	0x20000004
 8000f50:	20012c2c 	.word	0x20012c2c
 8000f54:	080040dc 	.word	0x080040dc

08000f58 <LCD_DispInit_Spi>:

void LCD_DispInit_Spi() {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
	//SOFTWARE RESET
	LCD_WriteCommand(0x01);
 8000f5c:	2001      	movs	r0, #1
 8000f5e:	f000 fa47 	bl	80013f0 <LCD_WriteCommand>
	HAL_Delay(1000);
 8000f62:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f66:	f001 f98f 	bl	8002288 <HAL_Delay>

	//POWER CONTROL A
	LCD_WriteCommand(0xCB);
 8000f6a:	20cb      	movs	r0, #203	; 0xcb
 8000f6c:	f000 fa40 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x39);
 8000f70:	2039      	movs	r0, #57	; 0x39
 8000f72:	f000 fa6b 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x2C);
 8000f76:	202c      	movs	r0, #44	; 0x2c
 8000f78:	f000 fa68 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x00);
 8000f7c:	2000      	movs	r0, #0
 8000f7e:	f000 fa65 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x34);
 8000f82:	2034      	movs	r0, #52	; 0x34
 8000f84:	f000 fa62 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x02);
 8000f88:	2002      	movs	r0, #2
 8000f8a:	f000 fa5f 	bl	800144c <LCD_WriteData>

	//POWER CONTROL B
	LCD_WriteCommand(0xCF);
 8000f8e:	20cf      	movs	r0, #207	; 0xcf
 8000f90:	f000 fa2e 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 8000f94:	2000      	movs	r0, #0
 8000f96:	f000 fa59 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0xC1);
 8000f9a:	20c1      	movs	r0, #193	; 0xc1
 8000f9c:	f000 fa56 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x30);
 8000fa0:	2030      	movs	r0, #48	; 0x30
 8000fa2:	f000 fa53 	bl	800144c <LCD_WriteData>

	//DRIVER TIMING CONTROL A
	LCD_WriteCommand(0xE8);
 8000fa6:	20e8      	movs	r0, #232	; 0xe8
 8000fa8:	f000 fa22 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x85);
 8000fac:	2085      	movs	r0, #133	; 0x85
 8000fae:	f000 fa4d 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x00);
 8000fb2:	2000      	movs	r0, #0
 8000fb4:	f000 fa4a 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x78);
 8000fb8:	2078      	movs	r0, #120	; 0x78
 8000fba:	f000 fa47 	bl	800144c <LCD_WriteData>

	//DRIVER TIMING CONTROL B
	LCD_WriteCommand(0xEA);
 8000fbe:	20ea      	movs	r0, #234	; 0xea
 8000fc0:	f000 fa16 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 8000fc4:	2000      	movs	r0, #0
 8000fc6:	f000 fa41 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x00);
 8000fca:	2000      	movs	r0, #0
 8000fcc:	f000 fa3e 	bl	800144c <LCD_WriteData>

	//POWER ON SEQUENCE CONTROL
	LCD_WriteCommand(0xED);
 8000fd0:	20ed      	movs	r0, #237	; 0xed
 8000fd2:	f000 fa0d 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x64);
 8000fd6:	2064      	movs	r0, #100	; 0x64
 8000fd8:	f000 fa38 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x03);
 8000fdc:	2003      	movs	r0, #3
 8000fde:	f000 fa35 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x12);
 8000fe2:	2012      	movs	r0, #18
 8000fe4:	f000 fa32 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x81);
 8000fe8:	2081      	movs	r0, #129	; 0x81
 8000fea:	f000 fa2f 	bl	800144c <LCD_WriteData>

	//PUMP RATIO CONTROL
	LCD_WriteCommand(0xF7);
 8000fee:	20f7      	movs	r0, #247	; 0xf7
 8000ff0:	f000 f9fe 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x20);
 8000ff4:	2020      	movs	r0, #32
 8000ff6:	f000 fa29 	bl	800144c <LCD_WriteData>

	//POWER CONTROL,VRH[5:0]
	LCD_WriteCommand(0xC0);
 8000ffa:	20c0      	movs	r0, #192	; 0xc0
 8000ffc:	f000 f9f8 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x23);
 8001000:	2023      	movs	r0, #35	; 0x23
 8001002:	f000 fa23 	bl	800144c <LCD_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	LCD_WriteCommand(0xC1);
 8001006:	20c1      	movs	r0, #193	; 0xc1
 8001008:	f000 f9f2 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x10);
 800100c:	2010      	movs	r0, #16
 800100e:	f000 fa1d 	bl	800144c <LCD_WriteData>

	//VCM CONTROL
	LCD_WriteCommand(0xC5);
 8001012:	20c5      	movs	r0, #197	; 0xc5
 8001014:	f000 f9ec 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x3E);
 8001018:	203e      	movs	r0, #62	; 0x3e
 800101a:	f000 fa17 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x28);
 800101e:	2028      	movs	r0, #40	; 0x28
 8001020:	f000 fa14 	bl	800144c <LCD_WriteData>

	//VCM CONTROL 2
	LCD_WriteCommand(0xC7);
 8001024:	20c7      	movs	r0, #199	; 0xc7
 8001026:	f000 f9e3 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x86);
 800102a:	2086      	movs	r0, #134	; 0x86
 800102c:	f000 fa0e 	bl	800144c <LCD_WriteData>

	//MEMORY ACCESS CONTROL
	LCD_WriteCommand(0x36);
 8001030:	2036      	movs	r0, #54	; 0x36
 8001032:	f000 f9dd 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x48);
 8001036:	2048      	movs	r0, #72	; 0x48
 8001038:	f000 fa08 	bl	800144c <LCD_WriteData>

	//PIXEL FORMAT
	LCD_WriteCommand(0x3A);
 800103c:	203a      	movs	r0, #58	; 0x3a
 800103e:	f000 f9d7 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x55);
 8001042:	2055      	movs	r0, #85	; 0x55
 8001044:	f000 fa02 	bl	800144c <LCD_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	LCD_WriteCommand(0xB1);
 8001048:	20b1      	movs	r0, #177	; 0xb1
 800104a:	f000 f9d1 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 800104e:	2000      	movs	r0, #0
 8001050:	f000 f9fc 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x18);
 8001054:	2018      	movs	r0, #24
 8001056:	f000 f9f9 	bl	800144c <LCD_WriteData>

	//DISPLAY FUNCTION CONTROL
	LCD_WriteCommand(0xB6);
 800105a:	20b6      	movs	r0, #182	; 0xb6
 800105c:	f000 f9c8 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x08);
 8001060:	2008      	movs	r0, #8
 8001062:	f000 f9f3 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x82);
 8001066:	2082      	movs	r0, #130	; 0x82
 8001068:	f000 f9f0 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x27);
 800106c:	2027      	movs	r0, #39	; 0x27
 800106e:	f000 f9ed 	bl	800144c <LCD_WriteData>

	//3GAMMA FUNCTION DISABLE
	LCD_WriteCommand(0xF2);
 8001072:	20f2      	movs	r0, #242	; 0xf2
 8001074:	f000 f9bc 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 8001078:	2000      	movs	r0, #0
 800107a:	f000 f9e7 	bl	800144c <LCD_WriteData>

	//GAMMA CURVE SELECTED
	LCD_WriteCommand(0x26);
 800107e:	2026      	movs	r0, #38	; 0x26
 8001080:	f000 f9b6 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x01);
 8001084:	2001      	movs	r0, #1
 8001086:	f000 f9e1 	bl	800144c <LCD_WriteData>

	//POSITIVE GAMMA CORRECTION
	LCD_WriteCommand(0xE0);
 800108a:	20e0      	movs	r0, #224	; 0xe0
 800108c:	f000 f9b0 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x0F);
 8001090:	200f      	movs	r0, #15
 8001092:	f000 f9db 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x31);
 8001096:	2031      	movs	r0, #49	; 0x31
 8001098:	f000 f9d8 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x2B);
 800109c:	202b      	movs	r0, #43	; 0x2b
 800109e:	f000 f9d5 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x0C);
 80010a2:	200c      	movs	r0, #12
 80010a4:	f000 f9d2 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x0E);
 80010a8:	200e      	movs	r0, #14
 80010aa:	f000 f9cf 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x08);
 80010ae:	2008      	movs	r0, #8
 80010b0:	f000 f9cc 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x4E);
 80010b4:	204e      	movs	r0, #78	; 0x4e
 80010b6:	f000 f9c9 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0xF1);
 80010ba:	20f1      	movs	r0, #241	; 0xf1
 80010bc:	f000 f9c6 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x37);
 80010c0:	2037      	movs	r0, #55	; 0x37
 80010c2:	f000 f9c3 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x07);
 80010c6:	2007      	movs	r0, #7
 80010c8:	f000 f9c0 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x10);
 80010cc:	2010      	movs	r0, #16
 80010ce:	f000 f9bd 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x03);
 80010d2:	2003      	movs	r0, #3
 80010d4:	f000 f9ba 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x0E);
 80010d8:	200e      	movs	r0, #14
 80010da:	f000 f9b7 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x09);
 80010de:	2009      	movs	r0, #9
 80010e0:	f000 f9b4 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x00);
 80010e4:	2000      	movs	r0, #0
 80010e6:	f000 f9b1 	bl	800144c <LCD_WriteData>

	//NEGATIVE GAMMA CORRECTION
	LCD_WriteCommand(0xE1);
 80010ea:	20e1      	movs	r0, #225	; 0xe1
 80010ec:	f000 f980 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 80010f0:	2000      	movs	r0, #0
 80010f2:	f000 f9ab 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x0E);
 80010f6:	200e      	movs	r0, #14
 80010f8:	f000 f9a8 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x14);
 80010fc:	2014      	movs	r0, #20
 80010fe:	f000 f9a5 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x03);
 8001102:	2003      	movs	r0, #3
 8001104:	f000 f9a2 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x11);
 8001108:	2011      	movs	r0, #17
 800110a:	f000 f99f 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x07);
 800110e:	2007      	movs	r0, #7
 8001110:	f000 f99c 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x31);
 8001114:	2031      	movs	r0, #49	; 0x31
 8001116:	f000 f999 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0xC1);
 800111a:	20c1      	movs	r0, #193	; 0xc1
 800111c:	f000 f996 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x48);
 8001120:	2048      	movs	r0, #72	; 0x48
 8001122:	f000 f993 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x08);
 8001126:	2008      	movs	r0, #8
 8001128:	f000 f990 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x0F);
 800112c:	200f      	movs	r0, #15
 800112e:	f000 f98d 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x0C);
 8001132:	200c      	movs	r0, #12
 8001134:	f000 f98a 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x31);
 8001138:	2031      	movs	r0, #49	; 0x31
 800113a:	f000 f987 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x36);
 800113e:	2036      	movs	r0, #54	; 0x36
 8001140:	f000 f984 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x0F);
 8001144:	200f      	movs	r0, #15
 8001146:	f000 f981 	bl	800144c <LCD_WriteData>

	//EXIT SLEEP
	LCD_WriteCommand(0x11);
 800114a:	2011      	movs	r0, #17
 800114c:	f000 f950 	bl	80013f0 <LCD_WriteCommand>
	HAL_Delay(120);
 8001150:	2078      	movs	r0, #120	; 0x78
 8001152:	f001 f899 	bl	8002288 <HAL_Delay>

	//TURN ON DISPLAY
	LCD_WriteCommand(0x29);
 8001156:	2029      	movs	r0, #41	; 0x29
 8001158:	f000 f94a 	bl	80013f0 <LCD_WriteCommand>
}
 800115c:	bf00      	nop
 800115e:	bd80      	pop	{r7, pc}

08001160 <LCD_DispInit_Ltdc>:

void LCD_DispInit_Ltdc() {
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
	LCD_WriteCommand(0xCA);
 8001164:	20ca      	movs	r0, #202	; 0xca
 8001166:	f000 f943 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0xC3);
 800116a:	20c3      	movs	r0, #195	; 0xc3
 800116c:	f000 f96e 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x08);
 8001170:	2008      	movs	r0, #8
 8001172:	f000 f96b 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x50);
 8001176:	2050      	movs	r0, #80	; 0x50
 8001178:	f000 f968 	bl	800144c <LCD_WriteData>

	// LCD_POWERB
	LCD_WriteCommand(LCD_POWERB);
 800117c:	20cf      	movs	r0, #207	; 0xcf
 800117e:	f000 f937 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 8001182:	2000      	movs	r0, #0
 8001184:	f000 f962 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0xC1);
 8001188:	20c1      	movs	r0, #193	; 0xc1
 800118a:	f000 f95f 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x30);
 800118e:	2030      	movs	r0, #48	; 0x30
 8001190:	f000 f95c 	bl	800144c <LCD_WriteData>

	// LCD_POWER_SEQ
	LCD_WriteCommand(LCD_POWER_SEQ);
 8001194:	20ed      	movs	r0, #237	; 0xed
 8001196:	f000 f92b 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x64);
 800119a:	2064      	movs	r0, #100	; 0x64
 800119c:	f000 f956 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x03);
 80011a0:	2003      	movs	r0, #3
 80011a2:	f000 f953 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x12);
 80011a6:	2012      	movs	r0, #18
 80011a8:	f000 f950 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x81);
 80011ac:	2081      	movs	r0, #129	; 0x81
 80011ae:	f000 f94d 	bl	800144c <LCD_WriteData>

	// LCD_DTCA
	LCD_WriteCommand(LCD_DTCA);
 80011b2:	20e8      	movs	r0, #232	; 0xe8
 80011b4:	f000 f91c 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x85);
 80011b8:	2085      	movs	r0, #133	; 0x85
 80011ba:	f000 f947 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x00);
 80011be:	2000      	movs	r0, #0
 80011c0:	f000 f944 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x78);
 80011c4:	2078      	movs	r0, #120	; 0x78
 80011c6:	f000 f941 	bl	800144c <LCD_WriteData>

	// LCD_POWERA
	LCD_WriteCommand(LCD_POWERA);
 80011ca:	20cb      	movs	r0, #203	; 0xcb
 80011cc:	f000 f910 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x39);
 80011d0:	2039      	movs	r0, #57	; 0x39
 80011d2:	f000 f93b 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x2C);
 80011d6:	202c      	movs	r0, #44	; 0x2c
 80011d8:	f000 f938 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x00);
 80011dc:	2000      	movs	r0, #0
 80011de:	f000 f935 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x34);
 80011e2:	2034      	movs	r0, #52	; 0x34
 80011e4:	f000 f932 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x02);
 80011e8:	2002      	movs	r0, #2
 80011ea:	f000 f92f 	bl	800144c <LCD_WriteData>

	// LCD_RPC
	LCD_WriteCommand(LCD_PRC);
 80011ee:	20f7      	movs	r0, #247	; 0xf7
 80011f0:	f000 f8fe 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x20);
 80011f4:	2020      	movs	r0, #32
 80011f6:	f000 f929 	bl	800144c <LCD_WriteData>

	// LCD_DTCB
	LCD_WriteCommand(LCD_DTCB);
 80011fa:	20ea      	movs	r0, #234	; 0xea
 80011fc:	f000 f8f8 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 8001200:	2000      	movs	r0, #0
 8001202:	f000 f923 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x00);
 8001206:	2000      	movs	r0, #0
 8001208:	f000 f920 	bl	800144c <LCD_WriteData>

	// LCD_FRMCTR1
	LCD_WriteCommand(LCD_FRMCTR1);
 800120c:	20b1      	movs	r0, #177	; 0xb1
 800120e:	f000 f8ef 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 8001212:	2000      	movs	r0, #0
 8001214:	f000 f91a 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x1B);
 8001218:	201b      	movs	r0, #27
 800121a:	f000 f917 	bl	800144c <LCD_WriteData>

	// LCD_DFC
	LCD_WriteCommand(LCD_DFC);
 800121e:	20b6      	movs	r0, #182	; 0xb6
 8001220:	f000 f8e6 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x0A);
 8001224:	200a      	movs	r0, #10
 8001226:	f000 f911 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0xA2);
 800122a:	20a2      	movs	r0, #162	; 0xa2
 800122c:	f000 f90e 	bl	800144c <LCD_WriteData>

	// LCD_POWER1
	LCD_WriteCommand(LCD_POWER1);
 8001230:	20c0      	movs	r0, #192	; 0xc0
 8001232:	f000 f8dd 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x10);
 8001236:	2010      	movs	r0, #16
 8001238:	f000 f908 	bl	800144c <LCD_WriteData>
	LCD_WriteCommand(LCD_POWER2);
 800123c:	20c1      	movs	r0, #193	; 0xc1
 800123e:	f000 f8d7 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x10);
 8001242:	2010      	movs	r0, #16
 8001244:	f000 f902 	bl	800144c <LCD_WriteData>

	// LCD_VCOM
	LCD_WriteCommand(LCD_VCOM1);
 8001248:	20c5      	movs	r0, #197	; 0xc5
 800124a:	f000 f8d1 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x45);
 800124e:	2045      	movs	r0, #69	; 0x45
 8001250:	f000 f8fc 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x15);
 8001254:	2015      	movs	r0, #21
 8001256:	f000 f8f9 	bl	800144c <LCD_WriteData>
	LCD_WriteCommand(LCD_VCOM2);
 800125a:	20c7      	movs	r0, #199	; 0xc7
 800125c:	f000 f8c8 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x90);
 8001260:	2090      	movs	r0, #144	; 0x90
 8001262:	f000 f8f3 	bl	800144c <LCD_WriteData>

	// LCD_MAC
	LCD_WriteCommand(LCD_MAC);
 8001266:	2036      	movs	r0, #54	; 0x36
 8001268:	f000 f8c2 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0xC8);
 800126c:	20c8      	movs	r0, #200	; 0xc8
 800126e:	f000 f8ed 	bl	800144c <LCD_WriteData>

	// LCD_GAMMA
	LCD_WriteCommand(LCD_3GAMMA_EN);
 8001272:	20f2      	movs	r0, #242	; 0xf2
 8001274:	f000 f8bc 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 8001278:	2000      	movs	r0, #0
 800127a:	f000 f8e7 	bl	800144c <LCD_WriteData>

	// LCD_RGB_INTERFACE
	LCD_WriteCommand(LCD_RGB_INTERFACE);
 800127e:	20b0      	movs	r0, #176	; 0xb0
 8001280:	f000 f8b6 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0xC2);
 8001284:	20c2      	movs	r0, #194	; 0xc2
 8001286:	f000 f8e1 	bl	800144c <LCD_WriteData>

	// LCD_DFC
	LCD_WriteCommand(LCD_DFC);
 800128a:	20b6      	movs	r0, #182	; 0xb6
 800128c:	f000 f8b0 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x0A);
 8001290:	200a      	movs	r0, #10
 8001292:	f000 f8db 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0xA7);
 8001296:	20a7      	movs	r0, #167	; 0xa7
 8001298:	f000 f8d8 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x27);
 800129c:	2027      	movs	r0, #39	; 0x27
 800129e:	f000 f8d5 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x04);
 80012a2:	2004      	movs	r0, #4
 80012a4:	f000 f8d2 	bl	800144c <LCD_WriteData>

	// COLUMN_ADDR
	LCD_WriteCommand(LCD_COLUMN_ADDR);
 80012a8:	202a      	movs	r0, #42	; 0x2a
 80012aa:	f000 f8a1 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 80012ae:	2000      	movs	r0, #0
 80012b0:	f000 f8cc 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x00);
 80012b4:	2000      	movs	r0, #0
 80012b6:	f000 f8c9 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x00);
 80012ba:	2000      	movs	r0, #0
 80012bc:	f000 f8c6 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0xEF);
 80012c0:	20ef      	movs	r0, #239	; 0xef
 80012c2:	f000 f8c3 	bl	800144c <LCD_WriteData>

	// PAGE_ADDR
	LCD_WriteCommand(LCD_PAGE_ADDR);
 80012c6:	202b      	movs	r0, #43	; 0x2b
 80012c8:	f000 f892 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 80012cc:	2000      	movs	r0, #0
 80012ce:	f000 f8bd 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x00);
 80012d2:	2000      	movs	r0, #0
 80012d4:	f000 f8ba 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x01);
 80012d8:	2001      	movs	r0, #1
 80012da:	f000 f8b7 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x3F);
 80012de:	203f      	movs	r0, #63	; 0x3f
 80012e0:	f000 f8b4 	bl	800144c <LCD_WriteData>

	// INERFACE
	LCD_WriteCommand(LCD_INTERFACE);
 80012e4:	20f6      	movs	r0, #246	; 0xf6
 80012e6:	f000 f883 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x01);
 80012ea:	2001      	movs	r0, #1
 80012ec:	f000 f8ae 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x00);
 80012f0:	2000      	movs	r0, #0
 80012f2:	f000 f8ab 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x06);
 80012f6:	2006      	movs	r0, #6
 80012f8:	f000 f8a8 	bl	800144c <LCD_WriteData>

	// LCD_GRAM
	LCD_WriteCommand(LCD_GRAM);
 80012fc:	202c      	movs	r0, #44	; 0x2c
 80012fe:	f000 f877 	bl	80013f0 <LCD_WriteCommand>
	HAL_Delay(200);
 8001302:	20c8      	movs	r0, #200	; 0xc8
 8001304:	f000 ffc0 	bl	8002288 <HAL_Delay>

	// LCD_GAMMA
	LCD_WriteCommand(LCD_GAMMA);
 8001308:	2026      	movs	r0, #38	; 0x26
 800130a:	f000 f871 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x01);
 800130e:	2001      	movs	r0, #1
 8001310:	f000 f89c 	bl	800144c <LCD_WriteData>

	// LCD_PGAMMA
	LCD_WriteCommand(LCD_PGAMMA);
 8001314:	20e0      	movs	r0, #224	; 0xe0
 8001316:	f000 f86b 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x0F);
 800131a:	200f      	movs	r0, #15
 800131c:	f000 f896 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x29);
 8001320:	2029      	movs	r0, #41	; 0x29
 8001322:	f000 f893 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x24);
 8001326:	2024      	movs	r0, #36	; 0x24
 8001328:	f000 f890 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x0C);
 800132c:	200c      	movs	r0, #12
 800132e:	f000 f88d 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x0E);
 8001332:	200e      	movs	r0, #14
 8001334:	f000 f88a 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x09);
 8001338:	2009      	movs	r0, #9
 800133a:	f000 f887 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x4E);
 800133e:	204e      	movs	r0, #78	; 0x4e
 8001340:	f000 f884 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x78);
 8001344:	2078      	movs	r0, #120	; 0x78
 8001346:	f000 f881 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x3C);
 800134a:	203c      	movs	r0, #60	; 0x3c
 800134c:	f000 f87e 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x09);
 8001350:	2009      	movs	r0, #9
 8001352:	f000 f87b 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x13);
 8001356:	2013      	movs	r0, #19
 8001358:	f000 f878 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x05);
 800135c:	2005      	movs	r0, #5
 800135e:	f000 f875 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x17);
 8001362:	2017      	movs	r0, #23
 8001364:	f000 f872 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x11);
 8001368:	2011      	movs	r0, #17
 800136a:	f000 f86f 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x00);
 800136e:	2000      	movs	r0, #0
 8001370:	f000 f86c 	bl	800144c <LCD_WriteData>
	LCD_WriteCommand(LCD_NGAMMA);
 8001374:	20e1      	movs	r0, #225	; 0xe1
 8001376:	f000 f83b 	bl	80013f0 <LCD_WriteCommand>
	LCD_WriteData(0x00);
 800137a:	2000      	movs	r0, #0
 800137c:	f000 f866 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x16);
 8001380:	2016      	movs	r0, #22
 8001382:	f000 f863 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x1B);
 8001386:	201b      	movs	r0, #27
 8001388:	f000 f860 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x04);
 800138c:	2004      	movs	r0, #4
 800138e:	f000 f85d 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x11);
 8001392:	2011      	movs	r0, #17
 8001394:	f000 f85a 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x07);
 8001398:	2007      	movs	r0, #7
 800139a:	f000 f857 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x31);
 800139e:	2031      	movs	r0, #49	; 0x31
 80013a0:	f000 f854 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x33);
 80013a4:	2033      	movs	r0, #51	; 0x33
 80013a6:	f000 f851 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x42);
 80013aa:	2042      	movs	r0, #66	; 0x42
 80013ac:	f000 f84e 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x05);
 80013b0:	2005      	movs	r0, #5
 80013b2:	f000 f84b 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x0C);
 80013b6:	200c      	movs	r0, #12
 80013b8:	f000 f848 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x0A);
 80013bc:	200a      	movs	r0, #10
 80013be:	f000 f845 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x28);
 80013c2:	2028      	movs	r0, #40	; 0x28
 80013c4:	f000 f842 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x2F);
 80013c8:	202f      	movs	r0, #47	; 0x2f
 80013ca:	f000 f83f 	bl	800144c <LCD_WriteData>
	LCD_WriteData(0x0F);
 80013ce:	200f      	movs	r0, #15
 80013d0:	f000 f83c 	bl	800144c <LCD_WriteData>

	// LCD_SLEEP_OUT
	LCD_WriteCommand(LCD_SLEEP_OUT);
 80013d4:	2011      	movs	r0, #17
 80013d6:	f000 f80b 	bl	80013f0 <LCD_WriteCommand>
	HAL_Delay(200);
 80013da:	20c8      	movs	r0, #200	; 0xc8
 80013dc:	f000 ff54 	bl	8002288 <HAL_Delay>

	// LCD_DISP_ON
	LCD_WriteCommand(LCD_DISPLAY_ON);
 80013e0:	2029      	movs	r0, #41	; 0x29
 80013e2:	f000 f805 	bl	80013f0 <LCD_WriteCommand>

	// LCD_WRITE_RAM
	LCD_WriteCommand(LCD_GRAM);
 80013e6:	202c      	movs	r0, #44	; 0x2c
 80013e8:	f000 f802 	bl	80013f0 <LCD_WriteCommand>
}
 80013ec:	bf00      	nop
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <LCD_WriteCommand>:

void LCD_ModeSelect(DcMode mode){
	HAL_GPIO_WritePin(LCD_DCX_GPIO, LCD_DCX_PIN, mode);
}

void LCD_WriteCommand(uint8_t data) {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_NCS_GPIO, LCD_NCS_PIN, GPIO_PIN_RESET);
 80013fa:	2200      	movs	r2, #0
 80013fc:	2104      	movs	r1, #4
 80013fe:	4810      	ldr	r0, [pc, #64]	; (8001440 <LCD_WriteCommand+0x50>)
 8001400:	f001 f9f4 	bl	80027ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DCX_GPIO, LCD_DCX_PIN, GPIO_PIN_RESET);
 8001404:	2200      	movs	r2, #0
 8001406:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800140a:	480e      	ldr	r0, [pc, #56]	; (8001444 <LCD_WriteCommand+0x54>)
 800140c:	f001 f9ee 	bl	80027ec <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, &data, 1, 1);
 8001410:	1df9      	adds	r1, r7, #7
 8001412:	2301      	movs	r3, #1
 8001414:	2201      	movs	r2, #1
 8001416:	480c      	ldr	r0, [pc, #48]	; (8001448 <LCD_WriteCommand+0x58>)
 8001418:	f002 fc64 	bl	8003ce4 <HAL_SPI_Transmit>
	while(!((hspi5.Instance->SR) & SPI_SR_TXE));
 800141c:	bf00      	nop
 800141e:	4b0a      	ldr	r3, [pc, #40]	; (8001448 <LCD_WriteCommand+0x58>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	f003 0302 	and.w	r3, r3, #2
 8001428:	2b00      	cmp	r3, #0
 800142a:	d0f8      	beq.n	800141e <LCD_WriteCommand+0x2e>
	HAL_GPIO_WritePin(LCD_NCS_GPIO, LCD_NCS_PIN, GPIO_PIN_SET);
 800142c:	2201      	movs	r2, #1
 800142e:	2104      	movs	r1, #4
 8001430:	4803      	ldr	r0, [pc, #12]	; (8001440 <LCD_WriteCommand+0x50>)
 8001432:	f001 f9db 	bl	80027ec <HAL_GPIO_WritePin>
}
 8001436:	bf00      	nop
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	40020800 	.word	0x40020800
 8001444:	40020c00 	.word	0x40020c00
 8001448:	20012cd4 	.word	0x20012cd4

0800144c <LCD_WriteData>:

void LCD_WriteData(uint8_t data) {
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	4603      	mov	r3, r0
 8001454:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_NCS_GPIO, LCD_NCS_PIN, GPIO_PIN_RESET);
 8001456:	2200      	movs	r2, #0
 8001458:	2104      	movs	r1, #4
 800145a:	4810      	ldr	r0, [pc, #64]	; (800149c <LCD_WriteData+0x50>)
 800145c:	f001 f9c6 	bl	80027ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DCX_GPIO, LCD_DCX_PIN, GPIO_PIN_SET);
 8001460:	2201      	movs	r2, #1
 8001462:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001466:	480e      	ldr	r0, [pc, #56]	; (80014a0 <LCD_WriteData+0x54>)
 8001468:	f001 f9c0 	bl	80027ec <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, &data, 1, 10);
 800146c:	1df9      	adds	r1, r7, #7
 800146e:	230a      	movs	r3, #10
 8001470:	2201      	movs	r2, #1
 8001472:	480c      	ldr	r0, [pc, #48]	; (80014a4 <LCD_WriteData+0x58>)
 8001474:	f002 fc36 	bl	8003ce4 <HAL_SPI_Transmit>
	while(!((hspi5.Instance->SR) & SPI_SR_TXE));
 8001478:	bf00      	nop
 800147a:	4b0a      	ldr	r3, [pc, #40]	; (80014a4 <LCD_WriteData+0x58>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f003 0302 	and.w	r3, r3, #2
 8001484:	2b00      	cmp	r3, #0
 8001486:	d0f8      	beq.n	800147a <LCD_WriteData+0x2e>
	HAL_GPIO_WritePin(LCD_NCS_GPIO, LCD_NCS_PIN, GPIO_PIN_SET);
 8001488:	2201      	movs	r2, #1
 800148a:	2104      	movs	r1, #4
 800148c:	4803      	ldr	r0, [pc, #12]	; (800149c <LCD_WriteData+0x50>)
 800148e:	f001 f9ad 	bl	80027ec <HAL_GPIO_WritePin>
}
 8001492:	bf00      	nop
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40020800 	.word	0x40020800
 80014a0:	40020c00 	.word	0x40020c00
 80014a4:	20012cd4 	.word	0x20012cd4

080014a8 <LCD_WriteGRAM>:
	HAL_SPI_Transmit(&hspi5, data, 2, 10);
	while(!((hspi5.Instance->SR) & SPI_SR_TXE));
	HAL_GPIO_WritePin(LCD_NCS_GPIO, LCD_NCS_PIN, GPIO_PIN_SET);
}

void LCD_WriteGRAM(uint8_t data, uint32_t addr) {
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	4603      	mov	r3, r0
 80014b0:	6039      	str	r1, [r7, #0]
 80014b2:	71fb      	strb	r3, [r7, #7]
	if (addr >= LCD_WIDTH * LCD_HEIGHT)
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 80014ba:	d205      	bcs.n	80014c8 <LCD_WriteGRAM+0x20>
		return;
	GRAM[addr] = data;
 80014bc:	4a05      	ldr	r2, [pc, #20]	; (80014d4 <LCD_WriteGRAM+0x2c>)
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	4413      	add	r3, r2
 80014c2:	79fa      	ldrb	r2, [r7, #7]
 80014c4:	701a      	strb	r2, [r3, #0]
 80014c6:	e000      	b.n	80014ca <LCD_WriteGRAM+0x22>
		return;
 80014c8:	bf00      	nop
}
 80014ca:	370c      	adds	r7, #12
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr
 80014d4:	20000004 	.word	0x20000004

080014d8 <LCD_ClearScreenLtdc>:

void LCD_ClearScreenLtdc() {
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
	memset(GRAM, 0x2a, LCD_WIDTH * LCD_HEIGHT);
 80014dc:	f44f 3296 	mov.w	r2, #76800	; 0x12c00
 80014e0:	212a      	movs	r1, #42	; 0x2a
 80014e2:	4802      	ldr	r0, [pc, #8]	; (80014ec <LCD_ClearScreenLtdc+0x14>)
 80014e4:	f002 fde6 	bl	80040b4 <memset>
}
 80014e8:	bf00      	nop
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20000004 	.word	0x20000004

080014f0 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;


void MX_LTDC_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08e      	sub	sp, #56	; 0x38
 80014f4:	af00      	add	r7, sp, #0
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80014f6:	1d3b      	adds	r3, r7, #4
 80014f8:	2234      	movs	r2, #52	; 0x34
 80014fa:	2100      	movs	r1, #0
 80014fc:	4618      	mov	r0, r3
 80014fe:	f002 fdd9 	bl	80040b4 <memset>

  hltdc.Instance = LTDC;
 8001502:	4b39      	ldr	r3, [pc, #228]	; (80015e8 <MX_LTDC_Init+0xf8>)
 8001504:	4a39      	ldr	r2, [pc, #228]	; (80015ec <MX_LTDC_Init+0xfc>)
 8001506:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001508:	4b37      	ldr	r3, [pc, #220]	; (80015e8 <MX_LTDC_Init+0xf8>)
 800150a:	2200      	movs	r2, #0
 800150c:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800150e:	4b36      	ldr	r3, [pc, #216]	; (80015e8 <MX_LTDC_Init+0xf8>)
 8001510:	2200      	movs	r2, #0
 8001512:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001514:	4b34      	ldr	r3, [pc, #208]	; (80015e8 <MX_LTDC_Init+0xf8>)
 8001516:	2200      	movs	r2, #0
 8001518:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800151a:	4b33      	ldr	r3, [pc, #204]	; (80015e8 <MX_LTDC_Init+0xf8>)
 800151c:	2200      	movs	r2, #0
 800151e:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 8001520:	4b31      	ldr	r3, [pc, #196]	; (80015e8 <MX_LTDC_Init+0xf8>)
 8001522:	2209      	movs	r2, #9
 8001524:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 8001526:	4b30      	ldr	r3, [pc, #192]	; (80015e8 <MX_LTDC_Init+0xf8>)
 8001528:	2201      	movs	r2, #1
 800152a:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 800152c:	4b2e      	ldr	r3, [pc, #184]	; (80015e8 <MX_LTDC_Init+0xf8>)
 800152e:	221d      	movs	r2, #29
 8001530:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 8001532:	4b2d      	ldr	r3, [pc, #180]	; (80015e8 <MX_LTDC_Init+0xf8>)
 8001534:	2203      	movs	r2, #3
 8001536:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8001538:	4b2b      	ldr	r3, [pc, #172]	; (80015e8 <MX_LTDC_Init+0xf8>)
 800153a:	f240 120d 	movw	r2, #269	; 0x10d
 800153e:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 8001540:	4b29      	ldr	r3, [pc, #164]	; (80015e8 <MX_LTDC_Init+0xf8>)
 8001542:	f240 1243 	movw	r2, #323	; 0x143
 8001546:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 8001548:	4b27      	ldr	r3, [pc, #156]	; (80015e8 <MX_LTDC_Init+0xf8>)
 800154a:	f240 1217 	movw	r2, #279	; 0x117
 800154e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 8001550:	4b25      	ldr	r3, [pc, #148]	; (80015e8 <MX_LTDC_Init+0xf8>)
 8001552:	f240 1247 	movw	r2, #327	; 0x147
 8001556:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001558:	4b23      	ldr	r3, [pc, #140]	; (80015e8 <MX_LTDC_Init+0xf8>)
 800155a:	2200      	movs	r2, #0
 800155c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001560:	4b21      	ldr	r3, [pc, #132]	; (80015e8 <MX_LTDC_Init+0xf8>)
 8001562:	2200      	movs	r2, #0
 8001564:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001568:	4b1f      	ldr	r3, [pc, #124]	; (80015e8 <MX_LTDC_Init+0xf8>)
 800156a:	2200      	movs	r2, #0
 800156c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001570:	481d      	ldr	r0, [pc, #116]	; (80015e8 <MX_LTDC_Init+0xf8>)
 8001572:	f001 f955 	bl	8002820 <HAL_LTDC_Init>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 800157c:	f000 fcf8 	bl	8001f70 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001580:	2300      	movs	r3, #0
 8001582:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 239;
 8001584:	23ef      	movs	r3, #239	; 0xef
 8001586:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8001588:	2300      	movs	r3, #0
 800158a:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 319;
 800158c:	f240 133f 	movw	r3, #319	; 0x13f
 8001590:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_L8;
 8001592:	2305      	movs	r3, #5
 8001594:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 0xff;
 8001596:	23ff      	movs	r3, #255	; 0xff
 8001598:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0x00;
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800159e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80015a2:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80015a4:	2307      	movs	r3, #7
 80015a6:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0;
 80015a8:	2300      	movs	r3, #0
 80015aa:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 240;
 80015ac:	23f0      	movs	r3, #240	; 0xf0
 80015ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 320;
 80015b0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80015b4:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 80015bc:	2300      	movs	r3, #0
 80015be:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80015c8:	1d3b      	adds	r3, r7, #4
 80015ca:	2200      	movs	r2, #0
 80015cc:	4619      	mov	r1, r3
 80015ce:	4806      	ldr	r0, [pc, #24]	; (80015e8 <MX_LTDC_Init+0xf8>)
 80015d0:	f001 f9fa 	bl	80029c8 <HAL_LTDC_ConfigLayer>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_LTDC_Init+0xee>
  {
    Error_Handler();
 80015da:	f000 fcc9 	bl	8001f70 <Error_Handler>
  }

}
 80015de:	bf00      	nop
 80015e0:	3738      	adds	r7, #56	; 0x38
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	20012c2c 	.word	0x20012c2c
 80015ec:	40016800 	.word	0x40016800

080015f0 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b090      	sub	sp, #64	; 0x40
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]
 8001604:	60da      	str	r2, [r3, #12]
 8001606:	611a      	str	r2, [r3, #16]
  if(ltdcHandle->Instance==LTDC)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a75      	ldr	r2, [pc, #468]	; (80017e4 <HAL_LTDC_MspInit+0x1f4>)
 800160e:	4293      	cmp	r3, r2
 8001610:	f040 80e4 	bne.w	80017dc <HAL_LTDC_MspInit+0x1ec>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001614:	2300      	movs	r3, #0
 8001616:	62bb      	str	r3, [r7, #40]	; 0x28
 8001618:	4b73      	ldr	r3, [pc, #460]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 800161a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800161c:	4a72      	ldr	r2, [pc, #456]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 800161e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001622:	6453      	str	r3, [r2, #68]	; 0x44
 8001624:	4b70      	ldr	r3, [pc, #448]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 8001626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001628:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800162c:	62bb      	str	r3, [r7, #40]	; 0x28
 800162e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001630:	2300      	movs	r3, #0
 8001632:	627b      	str	r3, [r7, #36]	; 0x24
 8001634:	4b6c      	ldr	r3, [pc, #432]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 8001636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001638:	4a6b      	ldr	r2, [pc, #428]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 800163a:	f043 0320 	orr.w	r3, r3, #32
 800163e:	6313      	str	r3, [r2, #48]	; 0x30
 8001640:	4b69      	ldr	r3, [pc, #420]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 8001642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001644:	f003 0320 	and.w	r3, r3, #32
 8001648:	627b      	str	r3, [r7, #36]	; 0x24
 800164a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800164c:	2300      	movs	r3, #0
 800164e:	623b      	str	r3, [r7, #32]
 8001650:	4b65      	ldr	r3, [pc, #404]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 8001652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001654:	4a64      	ldr	r2, [pc, #400]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 8001656:	f043 0301 	orr.w	r3, r3, #1
 800165a:	6313      	str	r3, [r2, #48]	; 0x30
 800165c:	4b62      	ldr	r3, [pc, #392]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 800165e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001660:	f003 0301 	and.w	r3, r3, #1
 8001664:	623b      	str	r3, [r7, #32]
 8001666:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001668:	2300      	movs	r3, #0
 800166a:	61fb      	str	r3, [r7, #28]
 800166c:	4b5e      	ldr	r3, [pc, #376]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 800166e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001670:	4a5d      	ldr	r2, [pc, #372]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 8001672:	f043 0302 	orr.w	r3, r3, #2
 8001676:	6313      	str	r3, [r2, #48]	; 0x30
 8001678:	4b5b      	ldr	r3, [pc, #364]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 800167a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167c:	f003 0302 	and.w	r3, r3, #2
 8001680:	61fb      	str	r3, [r7, #28]
 8001682:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001684:	2300      	movs	r3, #0
 8001686:	61bb      	str	r3, [r7, #24]
 8001688:	4b57      	ldr	r3, [pc, #348]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 800168a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168c:	4a56      	ldr	r2, [pc, #344]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 800168e:	f043 0310 	orr.w	r3, r3, #16
 8001692:	6313      	str	r3, [r2, #48]	; 0x30
 8001694:	4b54      	ldr	r3, [pc, #336]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 8001696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001698:	f003 0310 	and.w	r3, r3, #16
 800169c:	61bb      	str	r3, [r7, #24]
 800169e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]
 80016a4:	4b50      	ldr	r3, [pc, #320]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 80016a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a8:	4a4f      	ldr	r2, [pc, #316]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 80016aa:	f043 0308 	orr.w	r3, r3, #8
 80016ae:	6313      	str	r3, [r2, #48]	; 0x30
 80016b0:	4b4d      	ldr	r3, [pc, #308]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 80016b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b4:	f003 0308 	and.w	r3, r3, #8
 80016b8:	617b      	str	r3, [r7, #20]
 80016ba:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016bc:	2300      	movs	r3, #0
 80016be:	613b      	str	r3, [r7, #16]
 80016c0:	4b49      	ldr	r3, [pc, #292]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 80016c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c4:	4a48      	ldr	r2, [pc, #288]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 80016c6:	f043 0304 	orr.w	r3, r3, #4
 80016ca:	6313      	str	r3, [r2, #48]	; 0x30
 80016cc:	4b46      	ldr	r3, [pc, #280]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 80016ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d0:	f003 0304 	and.w	r3, r3, #4
 80016d4:	613b      	str	r3, [r7, #16]
 80016d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80016d8:	2300      	movs	r3, #0
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	4b42      	ldr	r3, [pc, #264]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 80016de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e0:	4a41      	ldr	r2, [pc, #260]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 80016e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016e6:	6313      	str	r3, [r2, #48]	; 0x30
 80016e8:	4b3f      	ldr	r3, [pc, #252]	; (80017e8 <HAL_LTDC_MspInit+0x1f8>)
 80016ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016f0:	60fb      	str	r3, [r7, #12]
 80016f2:	68fb      	ldr	r3, [r7, #12]
    PA12     ------> LTDC_R5
    PD3     ------> LTDC_G7
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80016f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016fa:	2302      	movs	r3, #2
 80016fc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fe:	2300      	movs	r3, #0
 8001700:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001702:	2300      	movs	r3, #0
 8001704:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001706:	230e      	movs	r3, #14
 8001708:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800170a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800170e:	4619      	mov	r1, r3
 8001710:	4836      	ldr	r0, [pc, #216]	; (80017ec <HAL_LTDC_MspInit+0x1fc>)
 8001712:	f000 fec1 	bl	8002498 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11 
 8001716:	f641 0358 	movw	r3, #6232	; 0x1858
 800171a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800171c:	2302      	movs	r3, #2
 800171e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001720:	2300      	movs	r3, #0
 8001722:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001724:	2300      	movs	r3, #0
 8001726:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001728:	230e      	movs	r3, #14
 800172a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001730:	4619      	mov	r1, r3
 8001732:	482f      	ldr	r0, [pc, #188]	; (80017f0 <HAL_LTDC_MspInit+0x200>)
 8001734:	f000 feb0 	bl	8002498 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001738:	2303      	movs	r3, #3
 800173a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173c:	2302      	movs	r3, #2
 800173e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001740:	2300      	movs	r3, #0
 8001742:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001744:	2300      	movs	r3, #0
 8001746:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001748:	2309      	movs	r3, #9
 800174a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800174c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001750:	4619      	mov	r1, r3
 8001752:	4828      	ldr	r0, [pc, #160]	; (80017f4 <HAL_LTDC_MspInit+0x204>)
 8001754:	f000 fea0 	bl	8002498 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_11;
 8001758:	f44f 53e6 	mov.w	r3, #7360	; 0x1cc0
 800175c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175e:	2302      	movs	r3, #2
 8001760:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001762:	2300      	movs	r3, #0
 8001764:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001766:	2300      	movs	r3, #0
 8001768:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800176a:	230e      	movs	r3, #14
 800176c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800176e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001772:	4619      	mov	r1, r3
 8001774:	4820      	ldr	r0, [pc, #128]	; (80017f8 <HAL_LTDC_MspInit+0x208>)
 8001776:	f000 fe8f 	bl	8002498 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 800177a:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800177e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001780:	2302      	movs	r3, #2
 8001782:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001788:	2300      	movs	r3, #0
 800178a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800178c:	230e      	movs	r3, #14
 800178e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001790:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001794:	4619      	mov	r1, r3
 8001796:	4817      	ldr	r0, [pc, #92]	; (80017f4 <HAL_LTDC_MspInit+0x204>)
 8001798:	f000 fe7e 	bl	8002498 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800179c:	2308      	movs	r3, #8
 800179e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a0:	2302      	movs	r3, #2
 80017a2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a8:	2300      	movs	r3, #0
 80017aa:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017ac:	230e      	movs	r3, #14
 80017ae:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017b4:	4619      	mov	r1, r3
 80017b6:	4811      	ldr	r0, [pc, #68]	; (80017fc <HAL_LTDC_MspInit+0x20c>)
 80017b8:	f000 fe6e 	bl	8002498 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017bc:	23c0      	movs	r3, #192	; 0xc0
 80017be:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c0:	2302      	movs	r3, #2
 80017c2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c4:	2300      	movs	r3, #0
 80017c6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c8:	2300      	movs	r3, #0
 80017ca:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017cc:	230e      	movs	r3, #14
 80017ce:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017d4:	4619      	mov	r1, r3
 80017d6:	480a      	ldr	r0, [pc, #40]	; (8001800 <HAL_LTDC_MspInit+0x210>)
 80017d8:	f000 fe5e 	bl	8002498 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 80017dc:	bf00      	nop
 80017de:	3740      	adds	r7, #64	; 0x40
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	40016800 	.word	0x40016800
 80017e8:	40023800 	.word	0x40023800
 80017ec:	40021400 	.word	0x40021400
 80017f0:	40020000 	.word	0x40020000
 80017f4:	40020400 	.word	0x40020400
 80017f8:	40021800 	.word	0x40021800
 80017fc:	40020c00 	.word	0x40020c00
 8001800:	40020800 	.word	0x40020800

08001804 <main>:
void SystemClock_Config(void);

extern uint8_t *GRAM;

int main(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
  HAL_Init();
 800180a:	f000 fccb 	bl	80021a4 <HAL_Init>
  SystemClock_Config();
 800180e:	f000 fb23 	bl	8001e58 <SystemClock_Config>
  MX_GPIO_Init();
 8001812:	f7fe fe6b 	bl	80004ec <MX_GPIO_Init>
  LCD_GpioInit();
 8001816:	f7ff fb2f 	bl	8000e78 <LCD_GpioInit>
  LCD_LtdcInit();
 800181a:	f7ff fb7b 	bl	8000f14 <LCD_LtdcInit>
  LCD_DispInit_Spi();
 800181e:	f7ff fb9b 	bl	8000f58 <LCD_DispInit_Spi>
  LCD_DispInit_Ltdc();
 8001822:	f7ff fc9d 	bl	8001160 <LCD_DispInit_Ltdc>

//  BSP_LED_Init(LED3);
  //BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_GPIO);	//added

  int x = 50;
 8001826:	2332      	movs	r3, #50	; 0x32
 8001828:	607b      	str	r3, [r7, #4]
  //horizontal speed
  int v = 1;
 800182a:	2301      	movs	r3, #1
 800182c:	603b      	str	r3, [r7, #0]
  while (1)
  {
//	  LCD_SetColorLtdc(0x2c);
//	  LCD_DrawRect_Ltdc(10, 10, 50, 50);
//
	  LCD_SetColorLtdc(0x16);
 800182e:	2016      	movs	r0, #22
 8001830:	f7fe febc 	bl	80005ac <LCD_SetColorLtdc>
//	  	  HAL_Delay(500);
//	  	  LCD_ClearScreenLtdc();
//	  	  x = (x + v) % LCD_WIDTH;

	  //Initialize
	  LCD_DrawHBig(x, 100);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	b29b      	uxth	r3, r3
 8001838:	2164      	movs	r1, #100	; 0x64
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff f80c 	bl	8000858 <LCD_DrawHBig>
	  x = (x + 18) % LCD_WIDTH;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	f103 0212 	add.w	r2, r3, #18
 8001846:	4bcf      	ldr	r3, [pc, #828]	; (8001b84 <main+0x380>)
 8001848:	fb83 1302 	smull	r1, r3, r3, r2
 800184c:	4413      	add	r3, r2
 800184e:	11d9      	asrs	r1, r3, #7
 8001850:	17d3      	asrs	r3, r2, #31
 8001852:	1ac9      	subs	r1, r1, r3
 8001854:	460b      	mov	r3, r1
 8001856:	011b      	lsls	r3, r3, #4
 8001858:	1a5b      	subs	r3, r3, r1
 800185a:	011b      	lsls	r3, r3, #4
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	607b      	str	r3, [r7, #4]
	  LCD_DrawEBig(x, 100);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	b29b      	uxth	r3, r3
 8001864:	2164      	movs	r1, #100	; 0x64
 8001866:	4618      	mov	r0, r3
 8001868:	f7fe ffa8 	bl	80007bc <LCD_DrawEBig>
	  x = (x + 18) % LCD_WIDTH;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f103 0212 	add.w	r2, r3, #18
 8001872:	4bc4      	ldr	r3, [pc, #784]	; (8001b84 <main+0x380>)
 8001874:	fb83 1302 	smull	r1, r3, r3, r2
 8001878:	4413      	add	r3, r2
 800187a:	11d9      	asrs	r1, r3, #7
 800187c:	17d3      	asrs	r3, r2, #31
 800187e:	1ac9      	subs	r1, r1, r3
 8001880:	460b      	mov	r3, r1
 8001882:	011b      	lsls	r3, r3, #4
 8001884:	1a5b      	subs	r3, r3, r1
 8001886:	011b      	lsls	r3, r3, #4
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	607b      	str	r3, [r7, #4]
	  LCD_DrawLBig(x, 100);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	b29b      	uxth	r3, r3
 8001890:	2164      	movs	r1, #100	; 0x64
 8001892:	4618      	mov	r0, r3
 8001894:	f7ff f872 	bl	800097c <LCD_DrawLBig>
	  x = (x + 18) % LCD_WIDTH;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f103 0212 	add.w	r2, r3, #18
 800189e:	4bb9      	ldr	r3, [pc, #740]	; (8001b84 <main+0x380>)
 80018a0:	fb83 1302 	smull	r1, r3, r3, r2
 80018a4:	4413      	add	r3, r2
 80018a6:	11d9      	asrs	r1, r3, #7
 80018a8:	17d3      	asrs	r3, r2, #31
 80018aa:	1ac9      	subs	r1, r1, r3
 80018ac:	460b      	mov	r3, r1
 80018ae:	011b      	lsls	r3, r3, #4
 80018b0:	1a5b      	subs	r3, r3, r1
 80018b2:	011b      	lsls	r3, r3, #4
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	607b      	str	r3, [r7, #4]
	  LCD_DrawLBig(x, 100);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	2164      	movs	r1, #100	; 0x64
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff f85c 	bl	800097c <LCD_DrawLBig>
	  x = (x + 18) % LCD_WIDTH;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	f103 0212 	add.w	r2, r3, #18
 80018ca:	4bae      	ldr	r3, [pc, #696]	; (8001b84 <main+0x380>)
 80018cc:	fb83 1302 	smull	r1, r3, r3, r2
 80018d0:	4413      	add	r3, r2
 80018d2:	11d9      	asrs	r1, r3, #7
 80018d4:	17d3      	asrs	r3, r2, #31
 80018d6:	1ac9      	subs	r1, r1, r3
 80018d8:	460b      	mov	r3, r1
 80018da:	011b      	lsls	r3, r3, #4
 80018dc:	1a5b      	subs	r3, r3, r1
 80018de:	011b      	lsls	r3, r3, #4
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	607b      	str	r3, [r7, #4]
	  LCD_DrawOBig(x, 100);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	b29b      	uxth	r3, r3
 80018e8:	2164      	movs	r1, #100	; 0x64
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7ff f94e 	bl	8000b8c <LCD_DrawOBig>
	  HAL_Delay(2000);
 80018f0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80018f4:	f000 fcc8 	bl	8002288 <HAL_Delay>
	  LCD_ClearScreenLtdc();
 80018f8:	f7ff fdee 	bl	80014d8 <LCD_ClearScreenLtdc>
	  HAL_Delay(2000);
 80018fc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001900:	f000 fcc2 	bl	8002288 <HAL_Delay>
	  x = 50;
 8001904:	2332      	movs	r3, #50	; 0x32
 8001906:	607b      	str	r3, [r7, #4]
	  //main menu
	  LCD_DrawMBig(x, 100);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	b29b      	uxth	r3, r3
 800190c:	2164      	movs	r1, #100	; 0x64
 800190e:	4618      	mov	r0, r3
 8001910:	f7ff f874 	bl	80009fc <LCD_DrawMBig>
	  x = (x + 18) % LCD_WIDTH;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f103 0212 	add.w	r2, r3, #18
 800191a:	4b9a      	ldr	r3, [pc, #616]	; (8001b84 <main+0x380>)
 800191c:	fb83 1302 	smull	r1, r3, r3, r2
 8001920:	4413      	add	r3, r2
 8001922:	11d9      	asrs	r1, r3, #7
 8001924:	17d3      	asrs	r3, r2, #31
 8001926:	1ac9      	subs	r1, r1, r3
 8001928:	460b      	mov	r3, r1
 800192a:	011b      	lsls	r3, r3, #4
 800192c:	1a5b      	subs	r3, r3, r1
 800192e:	011b      	lsls	r3, r3, #4
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	607b      	str	r3, [r7, #4]
	  LCD_DrawEBig(x, 100);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	b29b      	uxth	r3, r3
 8001938:	2164      	movs	r1, #100	; 0x64
 800193a:	4618      	mov	r0, r3
 800193c:	f7fe ff3e 	bl	80007bc <LCD_DrawEBig>
	  x = (x + 18) % LCD_WIDTH;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f103 0212 	add.w	r2, r3, #18
 8001946:	4b8f      	ldr	r3, [pc, #572]	; (8001b84 <main+0x380>)
 8001948:	fb83 1302 	smull	r1, r3, r3, r2
 800194c:	4413      	add	r3, r2
 800194e:	11d9      	asrs	r1, r3, #7
 8001950:	17d3      	asrs	r3, r2, #31
 8001952:	1ac9      	subs	r1, r1, r3
 8001954:	460b      	mov	r3, r1
 8001956:	011b      	lsls	r3, r3, #4
 8001958:	1a5b      	subs	r3, r3, r1
 800195a:	011b      	lsls	r3, r3, #4
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	607b      	str	r3, [r7, #4]
	  LCD_DrawNBig(x, 100);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	b29b      	uxth	r3, r3
 8001964:	2164      	movs	r1, #100	; 0x64
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff f8ac 	bl	8000ac4 <LCD_DrawNBig>
	  x = (x + 18) % LCD_WIDTH;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f103 0212 	add.w	r2, r3, #18
 8001972:	4b84      	ldr	r3, [pc, #528]	; (8001b84 <main+0x380>)
 8001974:	fb83 1302 	smull	r1, r3, r3, r2
 8001978:	4413      	add	r3, r2
 800197a:	11d9      	asrs	r1, r3, #7
 800197c:	17d3      	asrs	r3, r2, #31
 800197e:	1ac9      	subs	r1, r1, r3
 8001980:	460b      	mov	r3, r1
 8001982:	011b      	lsls	r3, r3, #4
 8001984:	1a5b      	subs	r3, r3, r1
 8001986:	011b      	lsls	r3, r3, #4
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	607b      	str	r3, [r7, #4]
	  LCD_DrawUBig(x,100);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	b29b      	uxth	r3, r3
 8001990:	2164      	movs	r1, #100	; 0x64
 8001992:	4618      	mov	r0, r3
 8001994:	f7ff fa2e 	bl	8000df4 <LCD_DrawUBig>
	  HAL_Delay(2000);
 8001998:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800199c:	f000 fc74 	bl	8002288 <HAL_Delay>
	  x = 50;
 80019a0:	2332      	movs	r3, #50	; 0x32
 80019a2:	607b      	str	r3, [r7, #4]
	  LCD_ClearScreenLtdc();
 80019a4:	f7ff fd98 	bl	80014d8 <LCD_ClearScreenLtdc>
	  //bluetooth
	  LCD_DrawBBig(x, 100);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	2164      	movs	r1, #100	; 0x64
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7fe fe0c 	bl	80005cc <LCD_DrawBBig>
	  x = (x + 18) % LCD_WIDTH;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f103 0212 	add.w	r2, r3, #18
 80019ba:	4b72      	ldr	r3, [pc, #456]	; (8001b84 <main+0x380>)
 80019bc:	fb83 1302 	smull	r1, r3, r3, r2
 80019c0:	4413      	add	r3, r2
 80019c2:	11d9      	asrs	r1, r3, #7
 80019c4:	17d3      	asrs	r3, r2, #31
 80019c6:	1ac9      	subs	r1, r1, r3
 80019c8:	460b      	mov	r3, r1
 80019ca:	011b      	lsls	r3, r3, #4
 80019cc:	1a5b      	subs	r3, r3, r1
 80019ce:	011b      	lsls	r3, r3, #4
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	607b      	str	r3, [r7, #4]
	  LCD_DrawLBig(x, 100);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	b29b      	uxth	r3, r3
 80019d8:	2164      	movs	r1, #100	; 0x64
 80019da:	4618      	mov	r0, r3
 80019dc:	f7fe ffce 	bl	800097c <LCD_DrawLBig>
	  x = (x + 18) % LCD_WIDTH;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f103 0212 	add.w	r2, r3, #18
 80019e6:	4b67      	ldr	r3, [pc, #412]	; (8001b84 <main+0x380>)
 80019e8:	fb83 1302 	smull	r1, r3, r3, r2
 80019ec:	4413      	add	r3, r2
 80019ee:	11d9      	asrs	r1, r3, #7
 80019f0:	17d3      	asrs	r3, r2, #31
 80019f2:	1ac9      	subs	r1, r1, r3
 80019f4:	460b      	mov	r3, r1
 80019f6:	011b      	lsls	r3, r3, #4
 80019f8:	1a5b      	subs	r3, r3, r1
 80019fa:	011b      	lsls	r3, r3, #4
 80019fc:	1ad3      	subs	r3, r2, r3
 80019fe:	607b      	str	r3, [r7, #4]
	  LCD_DrawUBig(x, 100);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	b29b      	uxth	r3, r3
 8001a04:	2164      	movs	r1, #100	; 0x64
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7ff f9f4 	bl	8000df4 <LCD_DrawUBig>
	  x = (x + 18) % LCD_WIDTH;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	f103 0212 	add.w	r2, r3, #18
 8001a12:	4b5c      	ldr	r3, [pc, #368]	; (8001b84 <main+0x380>)
 8001a14:	fb83 1302 	smull	r1, r3, r3, r2
 8001a18:	4413      	add	r3, r2
 8001a1a:	11d9      	asrs	r1, r3, #7
 8001a1c:	17d3      	asrs	r3, r2, #31
 8001a1e:	1ac9      	subs	r1, r1, r3
 8001a20:	460b      	mov	r3, r1
 8001a22:	011b      	lsls	r3, r3, #4
 8001a24:	1a5b      	subs	r3, r3, r1
 8001a26:	011b      	lsls	r3, r3, #4
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	607b      	str	r3, [r7, #4]
	  LCD_DrawEBig(x,100);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	b29b      	uxth	r3, r3
 8001a30:	2164      	movs	r1, #100	; 0x64
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7fe fec2 	bl	80007bc <LCD_DrawEBig>
	  x = (x + 18) % LCD_WIDTH;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f103 0212 	add.w	r2, r3, #18
 8001a3e:	4b51      	ldr	r3, [pc, #324]	; (8001b84 <main+0x380>)
 8001a40:	fb83 1302 	smull	r1, r3, r3, r2
 8001a44:	4413      	add	r3, r2
 8001a46:	11d9      	asrs	r1, r3, #7
 8001a48:	17d3      	asrs	r3, r2, #31
 8001a4a:	1ac9      	subs	r1, r1, r3
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	011b      	lsls	r3, r3, #4
 8001a50:	1a5b      	subs	r3, r3, r1
 8001a52:	011b      	lsls	r3, r3, #4
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	607b      	str	r3, [r7, #4]
	  LCD_DrawTBig(x, 100);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	b29b      	uxth	r3, r3
 8001a5c:	2164      	movs	r1, #100	; 0x64
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff f986 	bl	8000d70 <LCD_DrawTBig>
	  x = (x + 18) % LCD_WIDTH;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	f103 0212 	add.w	r2, r3, #18
 8001a6a:	4b46      	ldr	r3, [pc, #280]	; (8001b84 <main+0x380>)
 8001a6c:	fb83 1302 	smull	r1, r3, r3, r2
 8001a70:	4413      	add	r3, r2
 8001a72:	11d9      	asrs	r1, r3, #7
 8001a74:	17d3      	asrs	r3, r2, #31
 8001a76:	1ac9      	subs	r1, r1, r3
 8001a78:	460b      	mov	r3, r1
 8001a7a:	011b      	lsls	r3, r3, #4
 8001a7c:	1a5b      	subs	r3, r3, r1
 8001a7e:	011b      	lsls	r3, r3, #4
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	607b      	str	r3, [r7, #4]
	  LCD_DrawOBig(x, 100);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	b29b      	uxth	r3, r3
 8001a88:	2164      	movs	r1, #100	; 0x64
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7ff f87e 	bl	8000b8c <LCD_DrawOBig>
	  x = (x + 18) % LCD_WIDTH;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	f103 0212 	add.w	r2, r3, #18
 8001a96:	4b3b      	ldr	r3, [pc, #236]	; (8001b84 <main+0x380>)
 8001a98:	fb83 1302 	smull	r1, r3, r3, r2
 8001a9c:	4413      	add	r3, r2
 8001a9e:	11d9      	asrs	r1, r3, #7
 8001aa0:	17d3      	asrs	r3, r2, #31
 8001aa2:	1ac9      	subs	r1, r1, r3
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	011b      	lsls	r3, r3, #4
 8001aa8:	1a5b      	subs	r3, r3, r1
 8001aaa:	011b      	lsls	r3, r3, #4
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	607b      	str	r3, [r7, #4]
	  LCD_DrawOBig(x,100);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	2164      	movs	r1, #100	; 0x64
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7ff f868 	bl	8000b8c <LCD_DrawOBig>
	  x = (x + 18) % LCD_WIDTH;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f103 0212 	add.w	r2, r3, #18
 8001ac2:	4b30      	ldr	r3, [pc, #192]	; (8001b84 <main+0x380>)
 8001ac4:	fb83 1302 	smull	r1, r3, r3, r2
 8001ac8:	4413      	add	r3, r2
 8001aca:	11d9      	asrs	r1, r3, #7
 8001acc:	17d3      	asrs	r3, r2, #31
 8001ace:	1ac9      	subs	r1, r1, r3
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	011b      	lsls	r3, r3, #4
 8001ad4:	1a5b      	subs	r3, r3, r1
 8001ad6:	011b      	lsls	r3, r3, #4
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	607b      	str	r3, [r7, #4]
	  LCD_DrawTBig(x, 100);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	b29b      	uxth	r3, r3
 8001ae0:	2164      	movs	r1, #100	; 0x64
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff f944 	bl	8000d70 <LCD_DrawTBig>
	  x = (x + 18) % LCD_WIDTH;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f103 0212 	add.w	r2, r3, #18
 8001aee:	4b25      	ldr	r3, [pc, #148]	; (8001b84 <main+0x380>)
 8001af0:	fb83 1302 	smull	r1, r3, r3, r2
 8001af4:	4413      	add	r3, r2
 8001af6:	11d9      	asrs	r1, r3, #7
 8001af8:	17d3      	asrs	r3, r2, #31
 8001afa:	1ac9      	subs	r1, r1, r3
 8001afc:	460b      	mov	r3, r1
 8001afe:	011b      	lsls	r3, r3, #4
 8001b00:	1a5b      	subs	r3, r3, r1
 8001b02:	011b      	lsls	r3, r3, #4
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	607b      	str	r3, [r7, #4]
	  LCD_DrawHBig(x,100);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	b29b      	uxth	r3, r3
 8001b0c:	2164      	movs	r1, #100	; 0x64
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7fe fea2 	bl	8000858 <LCD_DrawHBig>
	  x = (x + 18) % LCD_WIDTH;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f103 0212 	add.w	r2, r3, #18
 8001b1a:	4b1a      	ldr	r3, [pc, #104]	; (8001b84 <main+0x380>)
 8001b1c:	fb83 1302 	smull	r1, r3, r3, r2
 8001b20:	4413      	add	r3, r2
 8001b22:	11d9      	asrs	r1, r3, #7
 8001b24:	17d3      	asrs	r3, r2, #31
 8001b26:	1ac9      	subs	r1, r1, r3
 8001b28:	460b      	mov	r3, r1
 8001b2a:	011b      	lsls	r3, r3, #4
 8001b2c:	1a5b      	subs	r3, r3, r1
 8001b2e:	011b      	lsls	r3, r3, #4
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	607b      	str	r3, [r7, #4]
	  HAL_Delay(2000);
 8001b34:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001b38:	f000 fba6 	bl	8002288 <HAL_Delay>
	  x = 50;
 8001b3c:	2332      	movs	r3, #50	; 0x32
 8001b3e:	607b      	str	r3, [r7, #4]
	  LCD_ClearScreenLtdc();
 8001b40:	f7ff fcca 	bl	80014d8 <LCD_ClearScreenLtdc>
	  //Schedule
	  LCD_DrawSBig(x, 100);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	2164      	movs	r1, #100	; 0x64
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7ff f8b8 	bl	8000cc0 <LCD_DrawSBig>
	  x = (x + 18) % LCD_WIDTH;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	f103 0212 	add.w	r2, r3, #18
 8001b56:	4b0b      	ldr	r3, [pc, #44]	; (8001b84 <main+0x380>)
 8001b58:	fb83 1302 	smull	r1, r3, r3, r2
 8001b5c:	4413      	add	r3, r2
 8001b5e:	11d9      	asrs	r1, r3, #7
 8001b60:	17d3      	asrs	r3, r2, #31
 8001b62:	1ac9      	subs	r1, r1, r3
 8001b64:	460b      	mov	r3, r1
 8001b66:	011b      	lsls	r3, r3, #4
 8001b68:	1a5b      	subs	r3, r3, r1
 8001b6a:	011b      	lsls	r3, r3, #4
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	607b      	str	r3, [r7, #4]
	  LCD_DrawCBig(x, 100);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	b29b      	uxth	r3, r3
 8001b74:	2164      	movs	r1, #100	; 0x64
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7fe fd8c 	bl	8000694 <LCD_DrawCBig>
	  x = (x + 18) % LCD_WIDTH;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f103 0212 	add.w	r2, r3, #18
 8001b82:	e001      	b.n	8001b88 <main+0x384>
 8001b84:	88888889 	.word	0x88888889
 8001b88:	4bb2      	ldr	r3, [pc, #712]	; (8001e54 <main+0x650>)
 8001b8a:	fb83 1302 	smull	r1, r3, r3, r2
 8001b8e:	4413      	add	r3, r2
 8001b90:	11d9      	asrs	r1, r3, #7
 8001b92:	17d3      	asrs	r3, r2, #31
 8001b94:	1ac9      	subs	r1, r1, r3
 8001b96:	460b      	mov	r3, r1
 8001b98:	011b      	lsls	r3, r3, #4
 8001b9a:	1a5b      	subs	r3, r3, r1
 8001b9c:	011b      	lsls	r3, r3, #4
 8001b9e:	1ad3      	subs	r3, r2, r3
 8001ba0:	607b      	str	r3, [r7, #4]
	  LCD_DrawHBig(x, 100);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	b29b      	uxth	r3, r3
 8001ba6:	2164      	movs	r1, #100	; 0x64
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7fe fe55 	bl	8000858 <LCD_DrawHBig>
	  x = (x + 18) % LCD_WIDTH;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	f103 0212 	add.w	r2, r3, #18
 8001bb4:	4ba7      	ldr	r3, [pc, #668]	; (8001e54 <main+0x650>)
 8001bb6:	fb83 1302 	smull	r1, r3, r3, r2
 8001bba:	4413      	add	r3, r2
 8001bbc:	11d9      	asrs	r1, r3, #7
 8001bbe:	17d3      	asrs	r3, r2, #31
 8001bc0:	1ac9      	subs	r1, r1, r3
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	011b      	lsls	r3, r3, #4
 8001bc6:	1a5b      	subs	r3, r3, r1
 8001bc8:	011b      	lsls	r3, r3, #4
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	607b      	str	r3, [r7, #4]
	  LCD_DrawEBig(x,100);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	b29b      	uxth	r3, r3
 8001bd2:	2164      	movs	r1, #100	; 0x64
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7fe fdf1 	bl	80007bc <LCD_DrawEBig>
	  x = (x + 18) % LCD_WIDTH;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	f103 0212 	add.w	r2, r3, #18
 8001be0:	4b9c      	ldr	r3, [pc, #624]	; (8001e54 <main+0x650>)
 8001be2:	fb83 1302 	smull	r1, r3, r3, r2
 8001be6:	4413      	add	r3, r2
 8001be8:	11d9      	asrs	r1, r3, #7
 8001bea:	17d3      	asrs	r3, r2, #31
 8001bec:	1ac9      	subs	r1, r1, r3
 8001bee:	460b      	mov	r3, r1
 8001bf0:	011b      	lsls	r3, r3, #4
 8001bf2:	1a5b      	subs	r3, r3, r1
 8001bf4:	011b      	lsls	r3, r3, #4
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	607b      	str	r3, [r7, #4]
	  LCD_DrawDBig(x, 100);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	b29b      	uxth	r3, r3
 8001bfe:	2164      	movs	r1, #100	; 0x64
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7fe fd89 	bl	8000718 <LCD_DrawDBig>
	  x = (x + 18) % LCD_WIDTH;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	f103 0212 	add.w	r2, r3, #18
 8001c0c:	4b91      	ldr	r3, [pc, #580]	; (8001e54 <main+0x650>)
 8001c0e:	fb83 1302 	smull	r1, r3, r3, r2
 8001c12:	4413      	add	r3, r2
 8001c14:	11d9      	asrs	r1, r3, #7
 8001c16:	17d3      	asrs	r3, r2, #31
 8001c18:	1ac9      	subs	r1, r1, r3
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	011b      	lsls	r3, r3, #4
 8001c1e:	1a5b      	subs	r3, r3, r1
 8001c20:	011b      	lsls	r3, r3, #4
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	607b      	str	r3, [r7, #4]
	  LCD_DrawUBig(x, 100);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	b29b      	uxth	r3, r3
 8001c2a:	2164      	movs	r1, #100	; 0x64
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff f8e1 	bl	8000df4 <LCD_DrawUBig>
	  x = (x + 18) % LCD_WIDTH;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	f103 0212 	add.w	r2, r3, #18
 8001c38:	4b86      	ldr	r3, [pc, #536]	; (8001e54 <main+0x650>)
 8001c3a:	fb83 1302 	smull	r1, r3, r3, r2
 8001c3e:	4413      	add	r3, r2
 8001c40:	11d9      	asrs	r1, r3, #7
 8001c42:	17d3      	asrs	r3, r2, #31
 8001c44:	1ac9      	subs	r1, r1, r3
 8001c46:	460b      	mov	r3, r1
 8001c48:	011b      	lsls	r3, r3, #4
 8001c4a:	1a5b      	subs	r3, r3, r1
 8001c4c:	011b      	lsls	r3, r3, #4
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	607b      	str	r3, [r7, #4]
	  LCD_DrawLBig(x,100);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	b29b      	uxth	r3, r3
 8001c56:	2164      	movs	r1, #100	; 0x64
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7fe fe8f 	bl	800097c <LCD_DrawLBig>
	  x = (x + 18) % LCD_WIDTH;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f103 0212 	add.w	r2, r3, #18
 8001c64:	4b7b      	ldr	r3, [pc, #492]	; (8001e54 <main+0x650>)
 8001c66:	fb83 1302 	smull	r1, r3, r3, r2
 8001c6a:	4413      	add	r3, r2
 8001c6c:	11d9      	asrs	r1, r3, #7
 8001c6e:	17d3      	asrs	r3, r2, #31
 8001c70:	1ac9      	subs	r1, r1, r3
 8001c72:	460b      	mov	r3, r1
 8001c74:	011b      	lsls	r3, r3, #4
 8001c76:	1a5b      	subs	r3, r3, r1
 8001c78:	011b      	lsls	r3, r3, #4
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	607b      	str	r3, [r7, #4]
	  LCD_DrawEBig(x, 100);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	b29b      	uxth	r3, r3
 8001c82:	2164      	movs	r1, #100	; 0x64
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7fe fd99 	bl	80007bc <LCD_DrawEBig>
	  x = (x + 18) % LCD_WIDTH;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	f103 0212 	add.w	r2, r3, #18
 8001c90:	4b70      	ldr	r3, [pc, #448]	; (8001e54 <main+0x650>)
 8001c92:	fb83 1302 	smull	r1, r3, r3, r2
 8001c96:	4413      	add	r3, r2
 8001c98:	11d9      	asrs	r1, r3, #7
 8001c9a:	17d3      	asrs	r3, r2, #31
 8001c9c:	1ac9      	subs	r1, r1, r3
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	011b      	lsls	r3, r3, #4
 8001ca2:	1a5b      	subs	r3, r3, r1
 8001ca4:	011b      	lsls	r3, r3, #4
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	607b      	str	r3, [r7, #4]

	  HAL_Delay(2000);
 8001caa:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001cae:	f000 faeb 	bl	8002288 <HAL_Delay>
	  x = 50;
 8001cb2:	2332      	movs	r3, #50	; 0x32
 8001cb4:	607b      	str	r3, [r7, #4]
	  LCD_ClearScreenLtdc();
 8001cb6:	f7ff fc0f 	bl	80014d8 <LCD_ClearScreenLtdc>
	  //Dispensed
	  LCD_DrawDBig(x, 100);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	b29b      	uxth	r3, r3
 8001cbe:	2164      	movs	r1, #100	; 0x64
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7fe fd29 	bl	8000718 <LCD_DrawDBig>
	  x = (x + 18) % LCD_WIDTH;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f103 0212 	add.w	r2, r3, #18
 8001ccc:	4b61      	ldr	r3, [pc, #388]	; (8001e54 <main+0x650>)
 8001cce:	fb83 1302 	smull	r1, r3, r3, r2
 8001cd2:	4413      	add	r3, r2
 8001cd4:	11d9      	asrs	r1, r3, #7
 8001cd6:	17d3      	asrs	r3, r2, #31
 8001cd8:	1ac9      	subs	r1, r1, r3
 8001cda:	460b      	mov	r3, r1
 8001cdc:	011b      	lsls	r3, r3, #4
 8001cde:	1a5b      	subs	r3, r3, r1
 8001ce0:	011b      	lsls	r3, r3, #4
 8001ce2:	1ad3      	subs	r3, r2, r3
 8001ce4:	607b      	str	r3, [r7, #4]
	  LCD_DrawIBig(x, 100);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	2164      	movs	r1, #100	; 0x64
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7fe fdff 	bl	80008f0 <LCD_DrawIBig>
	  x = (x + 18) % LCD_WIDTH;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	f103 0212 	add.w	r2, r3, #18
 8001cf8:	4b56      	ldr	r3, [pc, #344]	; (8001e54 <main+0x650>)
 8001cfa:	fb83 1302 	smull	r1, r3, r3, r2
 8001cfe:	4413      	add	r3, r2
 8001d00:	11d9      	asrs	r1, r3, #7
 8001d02:	17d3      	asrs	r3, r2, #31
 8001d04:	1ac9      	subs	r1, r1, r3
 8001d06:	460b      	mov	r3, r1
 8001d08:	011b      	lsls	r3, r3, #4
 8001d0a:	1a5b      	subs	r3, r3, r1
 8001d0c:	011b      	lsls	r3, r3, #4
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	607b      	str	r3, [r7, #4]
	  LCD_DrawSBig(x, 100);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	2164      	movs	r1, #100	; 0x64
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7fe ffd1 	bl	8000cc0 <LCD_DrawSBig>
	  x = (x + 18) % LCD_WIDTH;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f103 0212 	add.w	r2, r3, #18
 8001d24:	4b4b      	ldr	r3, [pc, #300]	; (8001e54 <main+0x650>)
 8001d26:	fb83 1302 	smull	r1, r3, r3, r2
 8001d2a:	4413      	add	r3, r2
 8001d2c:	11d9      	asrs	r1, r3, #7
 8001d2e:	17d3      	asrs	r3, r2, #31
 8001d30:	1ac9      	subs	r1, r1, r3
 8001d32:	460b      	mov	r3, r1
 8001d34:	011b      	lsls	r3, r3, #4
 8001d36:	1a5b      	subs	r3, r3, r1
 8001d38:	011b      	lsls	r3, r3, #4
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	607b      	str	r3, [r7, #4]
	  LCD_DrawPBig(x,100);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	2164      	movs	r1, #100	; 0x64
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7fe ff67 	bl	8000c18 <LCD_DrawPBig>
	  x = (x + 18) % LCD_WIDTH;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f103 0212 	add.w	r2, r3, #18
 8001d50:	4b40      	ldr	r3, [pc, #256]	; (8001e54 <main+0x650>)
 8001d52:	fb83 1302 	smull	r1, r3, r3, r2
 8001d56:	4413      	add	r3, r2
 8001d58:	11d9      	asrs	r1, r3, #7
 8001d5a:	17d3      	asrs	r3, r2, #31
 8001d5c:	1ac9      	subs	r1, r1, r3
 8001d5e:	460b      	mov	r3, r1
 8001d60:	011b      	lsls	r3, r3, #4
 8001d62:	1a5b      	subs	r3, r3, r1
 8001d64:	011b      	lsls	r3, r3, #4
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	607b      	str	r3, [r7, #4]
	  LCD_DrawEBig(x, 100);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	b29b      	uxth	r3, r3
 8001d6e:	2164      	movs	r1, #100	; 0x64
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7fe fd23 	bl	80007bc <LCD_DrawEBig>
	  x = (x + 18) % LCD_WIDTH;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	f103 0212 	add.w	r2, r3, #18
 8001d7c:	4b35      	ldr	r3, [pc, #212]	; (8001e54 <main+0x650>)
 8001d7e:	fb83 1302 	smull	r1, r3, r3, r2
 8001d82:	4413      	add	r3, r2
 8001d84:	11d9      	asrs	r1, r3, #7
 8001d86:	17d3      	asrs	r3, r2, #31
 8001d88:	1ac9      	subs	r1, r1, r3
 8001d8a:	460b      	mov	r3, r1
 8001d8c:	011b      	lsls	r3, r3, #4
 8001d8e:	1a5b      	subs	r3, r3, r1
 8001d90:	011b      	lsls	r3, r3, #4
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	607b      	str	r3, [r7, #4]
	  LCD_DrawNBig(x, 100);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	2164      	movs	r1, #100	; 0x64
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7fe fe91 	bl	8000ac4 <LCD_DrawNBig>
	  x = (x + 18) % LCD_WIDTH;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	f103 0212 	add.w	r2, r3, #18
 8001da8:	4b2a      	ldr	r3, [pc, #168]	; (8001e54 <main+0x650>)
 8001daa:	fb83 1302 	smull	r1, r3, r3, r2
 8001dae:	4413      	add	r3, r2
 8001db0:	11d9      	asrs	r1, r3, #7
 8001db2:	17d3      	asrs	r3, r2, #31
 8001db4:	1ac9      	subs	r1, r1, r3
 8001db6:	460b      	mov	r3, r1
 8001db8:	011b      	lsls	r3, r3, #4
 8001dba:	1a5b      	subs	r3, r3, r1
 8001dbc:	011b      	lsls	r3, r3, #4
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	607b      	str	r3, [r7, #4]
	  LCD_DrawSBig(x,100);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	b29b      	uxth	r3, r3
 8001dc6:	2164      	movs	r1, #100	; 0x64
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7fe ff79 	bl	8000cc0 <LCD_DrawSBig>
	  x = (x + 18) % LCD_WIDTH;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	f103 0212 	add.w	r2, r3, #18
 8001dd4:	4b1f      	ldr	r3, [pc, #124]	; (8001e54 <main+0x650>)
 8001dd6:	fb83 1302 	smull	r1, r3, r3, r2
 8001dda:	4413      	add	r3, r2
 8001ddc:	11d9      	asrs	r1, r3, #7
 8001dde:	17d3      	asrs	r3, r2, #31
 8001de0:	1ac9      	subs	r1, r1, r3
 8001de2:	460b      	mov	r3, r1
 8001de4:	011b      	lsls	r3, r3, #4
 8001de6:	1a5b      	subs	r3, r3, r1
 8001de8:	011b      	lsls	r3, r3, #4
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	607b      	str	r3, [r7, #4]
	  LCD_DrawEBig(x, 100);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	b29b      	uxth	r3, r3
 8001df2:	2164      	movs	r1, #100	; 0x64
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7fe fce1 	bl	80007bc <LCD_DrawEBig>
	  x = (x + 18) % LCD_WIDTH;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f103 0212 	add.w	r2, r3, #18
 8001e00:	4b14      	ldr	r3, [pc, #80]	; (8001e54 <main+0x650>)
 8001e02:	fb83 1302 	smull	r1, r3, r3, r2
 8001e06:	4413      	add	r3, r2
 8001e08:	11d9      	asrs	r1, r3, #7
 8001e0a:	17d3      	asrs	r3, r2, #31
 8001e0c:	1ac9      	subs	r1, r1, r3
 8001e0e:	460b      	mov	r3, r1
 8001e10:	011b      	lsls	r3, r3, #4
 8001e12:	1a5b      	subs	r3, r3, r1
 8001e14:	011b      	lsls	r3, r3, #4
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	607b      	str	r3, [r7, #4]
	  LCD_DrawDBig(x, 100);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	2164      	movs	r1, #100	; 0x64
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7fe fc79 	bl	8000718 <LCD_DrawDBig>
	  x = (x + 18) % LCD_WIDTH;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f103 0212 	add.w	r2, r3, #18
 8001e2c:	4b09      	ldr	r3, [pc, #36]	; (8001e54 <main+0x650>)
 8001e2e:	fb83 1302 	smull	r1, r3, r3, r2
 8001e32:	4413      	add	r3, r2
 8001e34:	11d9      	asrs	r1, r3, #7
 8001e36:	17d3      	asrs	r3, r2, #31
 8001e38:	1ac9      	subs	r1, r1, r3
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	011b      	lsls	r3, r3, #4
 8001e3e:	1a5b      	subs	r3, r3, r1
 8001e40:	011b      	lsls	r3, r3, #4
 8001e42:	1ad3      	subs	r3, r2, r3
 8001e44:	607b      	str	r3, [r7, #4]
	  HAL_Delay(2000);
 8001e46:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e4a:	f000 fa1d 	bl	8002288 <HAL_Delay>
	  x = 50;
 8001e4e:	2332      	movs	r3, #50	; 0x32
 8001e50:	607b      	str	r3, [r7, #4]
	  LCD_SetColorLtdc(0x16);
 8001e52:	e4ec      	b.n	800182e <main+0x2a>
 8001e54:	88888889 	.word	0x88888889

08001e58 <SystemClock_Config>:
//	  	  LCD_DrawH(x, 200);
//	  HAL_Delay(1000);
}

void SystemClock_Config(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b0a0      	sub	sp, #128	; 0x80
 8001e5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e5e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001e62:	2230      	movs	r2, #48	; 0x30
 8001e64:	2100      	movs	r1, #0
 8001e66:	4618      	mov	r0, r3
 8001e68:	f002 f924 	bl	80040b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e6c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	605a      	str	r2, [r3, #4]
 8001e76:	609a      	str	r2, [r3, #8]
 8001e78:	60da      	str	r2, [r3, #12]
 8001e7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e7c:	f107 030c 	add.w	r3, r7, #12
 8001e80:	2230      	movs	r2, #48	; 0x30
 8001e82:	2100      	movs	r1, #0
 8001e84:	4618      	mov	r0, r3
 8001e86:	f002 f915 	bl	80040b4 <memset>

  /**Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60bb      	str	r3, [r7, #8]
 8001e8e:	4b36      	ldr	r3, [pc, #216]	; (8001f68 <SystemClock_Config+0x110>)
 8001e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e92:	4a35      	ldr	r2, [pc, #212]	; (8001f68 <SystemClock_Config+0x110>)
 8001e94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e98:	6413      	str	r3, [r2, #64]	; 0x40
 8001e9a:	4b33      	ldr	r3, [pc, #204]	; (8001f68 <SystemClock_Config+0x110>)
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ea2:	60bb      	str	r3, [r7, #8]
 8001ea4:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	607b      	str	r3, [r7, #4]
 8001eaa:	4b30      	ldr	r3, [pc, #192]	; (8001f6c <SystemClock_Config+0x114>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001eb2:	4a2e      	ldr	r2, [pc, #184]	; (8001f6c <SystemClock_Config+0x114>)
 8001eb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001eb8:	6013      	str	r3, [r2, #0]
 8001eba:	4b2c      	ldr	r3, [pc, #176]	; (8001f6c <SystemClock_Config+0x114>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ec2:	607b      	str	r3, [r7, #4]
 8001ec4:	687b      	ldr	r3, [r7, #4]
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ece:	2310      	movs	r3, #16
 8001ed0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001eda:	2308      	movs	r3, #8
 8001edc:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001ede:	23b4      	movs	r3, #180	; 0xb4
 8001ee0:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ee6:	2304      	movs	r3, #4
 8001ee8:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001eea:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f001 f8a8 	bl	8003044 <HAL_RCC_OscConfig>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001efa:	f000 f839 	bl	8001f70 <Error_Handler>
  }
  /**Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001efe:	f001 f851 	bl	8002fa4 <HAL_PWREx_EnableOverDrive>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001f08:	f000 f832 	bl	8001f70 <Error_Handler>
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f0c:	230f      	movs	r3, #15
 8001f0e:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f10:	2302      	movs	r3, #2
 8001f12:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001f14:	2380      	movs	r3, #128	; 0x80
 8001f16:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f1c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001f1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f22:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f24:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001f28:	2102      	movs	r1, #2
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f001 fafa 	bl	8003524 <HAL_RCC_ClockConfig>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8001f36:	f000 f81b 	bl	8001f70 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001f3a:	2308      	movs	r3, #8
 8001f3c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 56;
 8001f3e:	2338      	movs	r3, #56	; 0x38
 8001f40:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 8001f42:	2307      	movs	r3, #7
 8001f44:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001f46:	2300      	movs	r3, #0
 8001f48:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f4a:	f107 030c 	add.w	r3, r7, #12
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f001 fca6 	bl	80038a0 <HAL_RCCEx_PeriphCLKConfig>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <SystemClock_Config+0x106>
  {
    Error_Handler();
 8001f5a:	f000 f809 	bl	8001f70 <Error_Handler>
  }
}
 8001f5e:	bf00      	nop
 8001f60:	3780      	adds	r7, #128	; 0x80
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	40023800 	.word	0x40023800
 8001f6c:	40007000 	.word	0x40007000

08001f70 <Error_Handler>:

void Error_Handler(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0

}
 8001f74:	bf00      	nop
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
	...

08001f80 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 8001f84:	4b18      	ldr	r3, [pc, #96]	; (8001fe8 <MX_SPI5_Init+0x68>)
 8001f86:	4a19      	ldr	r2, [pc, #100]	; (8001fec <MX_SPI5_Init+0x6c>)
 8001f88:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001f8a:	4b17      	ldr	r3, [pc, #92]	; (8001fe8 <MX_SPI5_Init+0x68>)
 8001f8c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f90:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_1LINE;
 8001f92:	4b15      	ldr	r3, [pc, #84]	; (8001fe8 <MX_SPI5_Init+0x68>)
 8001f94:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001f98:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f9a:	4b13      	ldr	r3, [pc, #76]	; (8001fe8 <MX_SPI5_Init+0x68>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fa0:	4b11      	ldr	r3, [pc, #68]	; (8001fe8 <MX_SPI5_Init+0x68>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001fa6:	4b10      	ldr	r3, [pc, #64]	; (8001fe8 <MX_SPI5_Init+0x68>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001fac:	4b0e      	ldr	r3, [pc, #56]	; (8001fe8 <MX_SPI5_Init+0x68>)
 8001fae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fb2:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001fb4:	4b0c      	ldr	r3, [pc, #48]	; (8001fe8 <MX_SPI5_Init+0x68>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001fba:	4b0b      	ldr	r3, [pc, #44]	; (8001fe8 <MX_SPI5_Init+0x68>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001fc0:	4b09      	ldr	r3, [pc, #36]	; (8001fe8 <MX_SPI5_Init+0x68>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fc6:	4b08      	ldr	r3, [pc, #32]	; (8001fe8 <MX_SPI5_Init+0x68>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001fcc:	4b06      	ldr	r3, [pc, #24]	; (8001fe8 <MX_SPI5_Init+0x68>)
 8001fce:	220a      	movs	r2, #10
 8001fd0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001fd2:	4805      	ldr	r0, [pc, #20]	; (8001fe8 <MX_SPI5_Init+0x68>)
 8001fd4:	f001 fe22 	bl	8003c1c <HAL_SPI_Init>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <MX_SPI5_Init+0x62>
  {
    Error_Handler();
 8001fde:	f7ff ffc7 	bl	8001f70 <Error_Handler>
  }

}
 8001fe2:	bf00      	nop
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20012cd4 	.word	0x20012cd4
 8001fec:	40015000 	.word	0x40015000

08001ff0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b08a      	sub	sp, #40	; 0x28
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff8:	f107 0314 	add.w	r3, r7, #20
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
 8002006:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a19      	ldr	r2, [pc, #100]	; (8002074 <HAL_SPI_MspInit+0x84>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d12c      	bne.n	800206c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	613b      	str	r3, [r7, #16]
 8002016:	4b18      	ldr	r3, [pc, #96]	; (8002078 <HAL_SPI_MspInit+0x88>)
 8002018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800201a:	4a17      	ldr	r2, [pc, #92]	; (8002078 <HAL_SPI_MspInit+0x88>)
 800201c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002020:	6453      	str	r3, [r2, #68]	; 0x44
 8002022:	4b15      	ldr	r3, [pc, #84]	; (8002078 <HAL_SPI_MspInit+0x88>)
 8002024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002026:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800202a:	613b      	str	r3, [r7, #16]
 800202c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	60fb      	str	r3, [r7, #12]
 8002032:	4b11      	ldr	r3, [pc, #68]	; (8002078 <HAL_SPI_MspInit+0x88>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002036:	4a10      	ldr	r2, [pc, #64]	; (8002078 <HAL_SPI_MspInit+0x88>)
 8002038:	f043 0320 	orr.w	r3, r3, #32
 800203c:	6313      	str	r3, [r2, #48]	; 0x30
 800203e:	4b0e      	ldr	r3, [pc, #56]	; (8002078 <HAL_SPI_MspInit+0x88>)
 8002040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002042:	f003 0320 	and.w	r3, r3, #32
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF9     ------> SPI5_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 800204a:	f44f 7320 	mov.w	r3, #640	; 0x280
 800204e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002050:	2302      	movs	r3, #2
 8002052:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002054:	2300      	movs	r3, #0
 8002056:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002058:	2303      	movs	r3, #3
 800205a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800205c:	2305      	movs	r3, #5
 800205e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002060:	f107 0314 	add.w	r3, r7, #20
 8002064:	4619      	mov	r1, r3
 8002066:	4805      	ldr	r0, [pc, #20]	; (800207c <HAL_SPI_MspInit+0x8c>)
 8002068:	f000 fa16 	bl	8002498 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 800206c:	bf00      	nop
 800206e:	3728      	adds	r7, #40	; 0x28
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	40015000 	.word	0x40015000
 8002078:	40023800 	.word	0x40023800
 800207c:	40021400 	.word	0x40021400

08002080 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002086:	2300      	movs	r3, #0
 8002088:	607b      	str	r3, [r7, #4]
 800208a:	4b10      	ldr	r3, [pc, #64]	; (80020cc <HAL_MspInit+0x4c>)
 800208c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800208e:	4a0f      	ldr	r2, [pc, #60]	; (80020cc <HAL_MspInit+0x4c>)
 8002090:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002094:	6453      	str	r3, [r2, #68]	; 0x44
 8002096:	4b0d      	ldr	r3, [pc, #52]	; (80020cc <HAL_MspInit+0x4c>)
 8002098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800209e:	607b      	str	r3, [r7, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020a2:	2300      	movs	r3, #0
 80020a4:	603b      	str	r3, [r7, #0]
 80020a6:	4b09      	ldr	r3, [pc, #36]	; (80020cc <HAL_MspInit+0x4c>)
 80020a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020aa:	4a08      	ldr	r2, [pc, #32]	; (80020cc <HAL_MspInit+0x4c>)
 80020ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020b0:	6413      	str	r3, [r2, #64]	; 0x40
 80020b2:	4b06      	ldr	r3, [pc, #24]	; (80020cc <HAL_MspInit+0x4c>)
 80020b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ba:	603b      	str	r3, [r7, #0]
 80020bc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80020be:	2007      	movs	r0, #7
 80020c0:	f000 f9b6 	bl	8002430 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020c4:	bf00      	nop
 80020c6:	3708      	adds	r7, #8
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	40023800 	.word	0x40023800

080020d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020d4:	e7fe      	b.n	80020d4 <NMI_Handler+0x4>

080020d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020d6:	b480      	push	{r7}
 80020d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020da:	e7fe      	b.n	80020da <HardFault_Handler+0x4>

080020dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020e0:	e7fe      	b.n	80020e0 <MemManage_Handler+0x4>

080020e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020e2:	b480      	push	{r7}
 80020e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020e6:	e7fe      	b.n	80020e6 <BusFault_Handler+0x4>

080020e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020ec:	e7fe      	b.n	80020ec <UsageFault_Handler+0x4>

080020ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020ee:	b480      	push	{r7}
 80020f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020f2:	bf00      	nop
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr

080020fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002100:	bf00      	nop
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr

0800210a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800210a:	b480      	push	{r7}
 800210c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800210e:	bf00      	nop
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800211c:	f000 f894 	bl	8002248 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002120:	bf00      	nop
 8002122:	bd80      	pop	{r7, pc}

08002124 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002128:	4b08      	ldr	r3, [pc, #32]	; (800214c <SystemInit+0x28>)
 800212a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800212e:	4a07      	ldr	r2, [pc, #28]	; (800214c <SystemInit+0x28>)
 8002130:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002134:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002138:	4b04      	ldr	r3, [pc, #16]	; (800214c <SystemInit+0x28>)
 800213a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800213e:	609a      	str	r2, [r3, #8]
#endif
}
 8002140:	bf00      	nop
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	e000ed00 	.word	0xe000ed00

08002150 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002150:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002188 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002154:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002156:	e003      	b.n	8002160 <LoopCopyDataInit>

08002158 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002158:	4b0c      	ldr	r3, [pc, #48]	; (800218c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800215a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800215c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800215e:	3104      	adds	r1, #4

08002160 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002160:	480b      	ldr	r0, [pc, #44]	; (8002190 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002162:	4b0c      	ldr	r3, [pc, #48]	; (8002194 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002164:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002166:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002168:	d3f6      	bcc.n	8002158 <CopyDataInit>
  ldr  r2, =_sbss
 800216a:	4a0b      	ldr	r2, [pc, #44]	; (8002198 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800216c:	e002      	b.n	8002174 <LoopFillZerobss>

0800216e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800216e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002170:	f842 3b04 	str.w	r3, [r2], #4

08002174 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002174:	4b09      	ldr	r3, [pc, #36]	; (800219c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002176:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002178:	d3f9      	bcc.n	800216e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800217a:	f7ff ffd3 	bl	8002124 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800217e:	f001 ff75 	bl	800406c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002182:	f7ff fb3f 	bl	8001804 <main>
  bx  lr    
 8002186:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002188:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800218c:	080044fc 	.word	0x080044fc
  ldr  r0, =_sdata
 8002190:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002194:	20012c10 	.word	0x20012c10
  ldr  r2, =_sbss
 8002198:	20012c10 	.word	0x20012c10
  ldr  r3, = _ebss
 800219c:	20012d30 	.word	0x20012d30

080021a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021a0:	e7fe      	b.n	80021a0 <ADC_IRQHandler>
	...

080021a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021a8:	4b0e      	ldr	r3, [pc, #56]	; (80021e4 <HAL_Init+0x40>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a0d      	ldr	r2, [pc, #52]	; (80021e4 <HAL_Init+0x40>)
 80021ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021b4:	4b0b      	ldr	r3, [pc, #44]	; (80021e4 <HAL_Init+0x40>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a0a      	ldr	r2, [pc, #40]	; (80021e4 <HAL_Init+0x40>)
 80021ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021c0:	4b08      	ldr	r3, [pc, #32]	; (80021e4 <HAL_Init+0x40>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a07      	ldr	r2, [pc, #28]	; (80021e4 <HAL_Init+0x40>)
 80021c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021cc:	2003      	movs	r0, #3
 80021ce:	f000 f92f 	bl	8002430 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021d2:	2000      	movs	r0, #0
 80021d4:	f000 f808 	bl	80021e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021d8:	f7ff ff52 	bl	8002080 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021dc:	2300      	movs	r3, #0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	40023c00 	.word	0x40023c00

080021e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021f0:	4b12      	ldr	r3, [pc, #72]	; (800223c <HAL_InitTick+0x54>)
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	4b12      	ldr	r3, [pc, #72]	; (8002240 <HAL_InitTick+0x58>)
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	4619      	mov	r1, r3
 80021fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002202:	fbb2 f3f3 	udiv	r3, r2, r3
 8002206:	4618      	mov	r0, r3
 8002208:	f000 f939 	bl	800247e <HAL_SYSTICK_Config>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e00e      	b.n	8002234 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2b0f      	cmp	r3, #15
 800221a:	d80a      	bhi.n	8002232 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800221c:	2200      	movs	r2, #0
 800221e:	6879      	ldr	r1, [r7, #4]
 8002220:	f04f 30ff 	mov.w	r0, #4294967295
 8002224:	f000 f90f 	bl	8002446 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002228:	4a06      	ldr	r2, [pc, #24]	; (8002244 <HAL_InitTick+0x5c>)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800222e:	2300      	movs	r3, #0
 8002230:	e000      	b.n	8002234 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
}
 8002234:	4618      	mov	r0, r3
 8002236:	3708      	adds	r7, #8
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	20012c04 	.word	0x20012c04
 8002240:	20012c0c 	.word	0x20012c0c
 8002244:	20012c08 	.word	0x20012c08

08002248 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800224c:	4b06      	ldr	r3, [pc, #24]	; (8002268 <HAL_IncTick+0x20>)
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	461a      	mov	r2, r3
 8002252:	4b06      	ldr	r3, [pc, #24]	; (800226c <HAL_IncTick+0x24>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4413      	add	r3, r2
 8002258:	4a04      	ldr	r2, [pc, #16]	; (800226c <HAL_IncTick+0x24>)
 800225a:	6013      	str	r3, [r2, #0]
}
 800225c:	bf00      	nop
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	20012c0c 	.word	0x20012c0c
 800226c:	20012d2c 	.word	0x20012d2c

08002270 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  return uwTick;
 8002274:	4b03      	ldr	r3, [pc, #12]	; (8002284 <HAL_GetTick+0x14>)
 8002276:	681b      	ldr	r3, [r3, #0]
}
 8002278:	4618      	mov	r0, r3
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	20012d2c 	.word	0x20012d2c

08002288 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002290:	f7ff ffee 	bl	8002270 <HAL_GetTick>
 8002294:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022a0:	d005      	beq.n	80022ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022a2:	4b09      	ldr	r3, [pc, #36]	; (80022c8 <HAL_Delay+0x40>)
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	461a      	mov	r2, r3
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	4413      	add	r3, r2
 80022ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022ae:	bf00      	nop
 80022b0:	f7ff ffde 	bl	8002270 <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d8f7      	bhi.n	80022b0 <HAL_Delay+0x28>
  {
  }
}
 80022c0:	bf00      	nop
 80022c2:	3710      	adds	r7, #16
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	20012c0c 	.word	0x20012c0c

080022cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f003 0307 	and.w	r3, r3, #7
 80022da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022dc:	4b0c      	ldr	r3, [pc, #48]	; (8002310 <__NVIC_SetPriorityGrouping+0x44>)
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022e2:	68ba      	ldr	r2, [r7, #8]
 80022e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022e8:	4013      	ands	r3, r2
 80022ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80022f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022fe:	4a04      	ldr	r2, [pc, #16]	; (8002310 <__NVIC_SetPriorityGrouping+0x44>)
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	60d3      	str	r3, [r2, #12]
}
 8002304:	bf00      	nop
 8002306:	3714      	adds	r7, #20
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr
 8002310:	e000ed00 	.word	0xe000ed00

08002314 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002318:	4b04      	ldr	r3, [pc, #16]	; (800232c <__NVIC_GetPriorityGrouping+0x18>)
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	0a1b      	lsrs	r3, r3, #8
 800231e:	f003 0307 	and.w	r3, r3, #7
}
 8002322:	4618      	mov	r0, r3
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr
 800232c:	e000ed00 	.word	0xe000ed00

08002330 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002330:	b480      	push	{r7}
 8002332:	b083      	sub	sp, #12
 8002334:	af00      	add	r7, sp, #0
 8002336:	4603      	mov	r3, r0
 8002338:	6039      	str	r1, [r7, #0]
 800233a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800233c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002340:	2b00      	cmp	r3, #0
 8002342:	db0a      	blt.n	800235a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	b2da      	uxtb	r2, r3
 8002348:	490c      	ldr	r1, [pc, #48]	; (800237c <__NVIC_SetPriority+0x4c>)
 800234a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234e:	0112      	lsls	r2, r2, #4
 8002350:	b2d2      	uxtb	r2, r2
 8002352:	440b      	add	r3, r1
 8002354:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002358:	e00a      	b.n	8002370 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	b2da      	uxtb	r2, r3
 800235e:	4908      	ldr	r1, [pc, #32]	; (8002380 <__NVIC_SetPriority+0x50>)
 8002360:	79fb      	ldrb	r3, [r7, #7]
 8002362:	f003 030f 	and.w	r3, r3, #15
 8002366:	3b04      	subs	r3, #4
 8002368:	0112      	lsls	r2, r2, #4
 800236a:	b2d2      	uxtb	r2, r2
 800236c:	440b      	add	r3, r1
 800236e:	761a      	strb	r2, [r3, #24]
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr
 800237c:	e000e100 	.word	0xe000e100
 8002380:	e000ed00 	.word	0xe000ed00

08002384 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002384:	b480      	push	{r7}
 8002386:	b089      	sub	sp, #36	; 0x24
 8002388:	af00      	add	r7, sp, #0
 800238a:	60f8      	str	r0, [r7, #12]
 800238c:	60b9      	str	r1, [r7, #8]
 800238e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f003 0307 	and.w	r3, r3, #7
 8002396:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	f1c3 0307 	rsb	r3, r3, #7
 800239e:	2b04      	cmp	r3, #4
 80023a0:	bf28      	it	cs
 80023a2:	2304      	movcs	r3, #4
 80023a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	3304      	adds	r3, #4
 80023aa:	2b06      	cmp	r3, #6
 80023ac:	d902      	bls.n	80023b4 <NVIC_EncodePriority+0x30>
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	3b03      	subs	r3, #3
 80023b2:	e000      	b.n	80023b6 <NVIC_EncodePriority+0x32>
 80023b4:	2300      	movs	r3, #0
 80023b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023b8:	f04f 32ff 	mov.w	r2, #4294967295
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	fa02 f303 	lsl.w	r3, r2, r3
 80023c2:	43da      	mvns	r2, r3
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	401a      	ands	r2, r3
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023cc:	f04f 31ff 	mov.w	r1, #4294967295
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	fa01 f303 	lsl.w	r3, r1, r3
 80023d6:	43d9      	mvns	r1, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023dc:	4313      	orrs	r3, r2
         );
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3724      	adds	r7, #36	; 0x24
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
	...

080023ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	3b01      	subs	r3, #1
 80023f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023fc:	d301      	bcc.n	8002402 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023fe:	2301      	movs	r3, #1
 8002400:	e00f      	b.n	8002422 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002402:	4a0a      	ldr	r2, [pc, #40]	; (800242c <SysTick_Config+0x40>)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	3b01      	subs	r3, #1
 8002408:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800240a:	210f      	movs	r1, #15
 800240c:	f04f 30ff 	mov.w	r0, #4294967295
 8002410:	f7ff ff8e 	bl	8002330 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002414:	4b05      	ldr	r3, [pc, #20]	; (800242c <SysTick_Config+0x40>)
 8002416:	2200      	movs	r2, #0
 8002418:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800241a:	4b04      	ldr	r3, [pc, #16]	; (800242c <SysTick_Config+0x40>)
 800241c:	2207      	movs	r2, #7
 800241e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002420:	2300      	movs	r3, #0
}
 8002422:	4618      	mov	r0, r3
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	e000e010 	.word	0xe000e010

08002430 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	f7ff ff47 	bl	80022cc <__NVIC_SetPriorityGrouping>
}
 800243e:	bf00      	nop
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002446:	b580      	push	{r7, lr}
 8002448:	b086      	sub	sp, #24
 800244a:	af00      	add	r7, sp, #0
 800244c:	4603      	mov	r3, r0
 800244e:	60b9      	str	r1, [r7, #8]
 8002450:	607a      	str	r2, [r7, #4]
 8002452:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002454:	2300      	movs	r3, #0
 8002456:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002458:	f7ff ff5c 	bl	8002314 <__NVIC_GetPriorityGrouping>
 800245c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	68b9      	ldr	r1, [r7, #8]
 8002462:	6978      	ldr	r0, [r7, #20]
 8002464:	f7ff ff8e 	bl	8002384 <NVIC_EncodePriority>
 8002468:	4602      	mov	r2, r0
 800246a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800246e:	4611      	mov	r1, r2
 8002470:	4618      	mov	r0, r3
 8002472:	f7ff ff5d 	bl	8002330 <__NVIC_SetPriority>
}
 8002476:	bf00      	nop
 8002478:	3718      	adds	r7, #24
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}

0800247e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800247e:	b580      	push	{r7, lr}
 8002480:	b082      	sub	sp, #8
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f7ff ffb0 	bl	80023ec <SysTick_Config>
 800248c:	4603      	mov	r3, r0
}
 800248e:	4618      	mov	r0, r3
 8002490:	3708      	adds	r7, #8
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
	...

08002498 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002498:	b480      	push	{r7}
 800249a:	b089      	sub	sp, #36	; 0x24
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024a2:	2300      	movs	r3, #0
 80024a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80024a6:	2300      	movs	r3, #0
 80024a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80024aa:	2300      	movs	r3, #0
 80024ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024ae:	2300      	movs	r3, #0
 80024b0:	61fb      	str	r3, [r7, #28]
 80024b2:	e177      	b.n	80027a4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80024b4:	2201      	movs	r2, #1
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	fa02 f303 	lsl.w	r3, r2, r3
 80024bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	697a      	ldr	r2, [r7, #20]
 80024c4:	4013      	ands	r3, r2
 80024c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80024c8:	693a      	ldr	r2, [r7, #16]
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	f040 8166 	bne.w	800279e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d00b      	beq.n	80024f2 <HAL_GPIO_Init+0x5a>
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d007      	beq.n	80024f2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80024e6:	2b11      	cmp	r3, #17
 80024e8:	d003      	beq.n	80024f2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	2b12      	cmp	r3, #18
 80024f0:	d130      	bne.n	8002554 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	005b      	lsls	r3, r3, #1
 80024fc:	2203      	movs	r2, #3
 80024fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002502:	43db      	mvns	r3, r3
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	4013      	ands	r3, r2
 8002508:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	68da      	ldr	r2, [r3, #12]
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	005b      	lsls	r3, r3, #1
 8002512:	fa02 f303 	lsl.w	r3, r2, r3
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	4313      	orrs	r3, r2
 800251a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	69ba      	ldr	r2, [r7, #24]
 8002520:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002528:	2201      	movs	r2, #1
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	43db      	mvns	r3, r3
 8002532:	69ba      	ldr	r2, [r7, #24]
 8002534:	4013      	ands	r3, r2
 8002536:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	091b      	lsrs	r3, r3, #4
 800253e:	f003 0201 	and.w	r2, r3, #1
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	fa02 f303 	lsl.w	r3, r2, r3
 8002548:	69ba      	ldr	r2, [r7, #24]
 800254a:	4313      	orrs	r3, r2
 800254c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	69ba      	ldr	r2, [r7, #24]
 8002552:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800255a:	69fb      	ldr	r3, [r7, #28]
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	2203      	movs	r2, #3
 8002560:	fa02 f303 	lsl.w	r3, r2, r3
 8002564:	43db      	mvns	r3, r3
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	4013      	ands	r3, r2
 800256a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	689a      	ldr	r2, [r3, #8]
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	005b      	lsls	r3, r3, #1
 8002574:	fa02 f303 	lsl.w	r3, r2, r3
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	4313      	orrs	r3, r2
 800257c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	69ba      	ldr	r2, [r7, #24]
 8002582:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	2b02      	cmp	r3, #2
 800258a:	d003      	beq.n	8002594 <HAL_GPIO_Init+0xfc>
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	2b12      	cmp	r3, #18
 8002592:	d123      	bne.n	80025dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	08da      	lsrs	r2, r3, #3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	3208      	adds	r2, #8
 800259c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	f003 0307 	and.w	r3, r3, #7
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	220f      	movs	r2, #15
 80025ac:	fa02 f303 	lsl.w	r3, r2, r3
 80025b0:	43db      	mvns	r3, r3
 80025b2:	69ba      	ldr	r2, [r7, #24]
 80025b4:	4013      	ands	r3, r2
 80025b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	691a      	ldr	r2, [r3, #16]
 80025bc:	69fb      	ldr	r3, [r7, #28]
 80025be:	f003 0307 	and.w	r3, r3, #7
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	fa02 f303 	lsl.w	r3, r2, r3
 80025c8:	69ba      	ldr	r2, [r7, #24]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	08da      	lsrs	r2, r3, #3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	3208      	adds	r2, #8
 80025d6:	69b9      	ldr	r1, [r7, #24]
 80025d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	2203      	movs	r2, #3
 80025e8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ec:	43db      	mvns	r3, r3
 80025ee:	69ba      	ldr	r2, [r7, #24]
 80025f0:	4013      	ands	r3, r2
 80025f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f003 0203 	and.w	r2, r3, #3
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	fa02 f303 	lsl.w	r3, r2, r3
 8002604:	69ba      	ldr	r2, [r7, #24]
 8002606:	4313      	orrs	r3, r2
 8002608:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	69ba      	ldr	r2, [r7, #24]
 800260e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002618:	2b00      	cmp	r3, #0
 800261a:	f000 80c0 	beq.w	800279e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800261e:	2300      	movs	r3, #0
 8002620:	60fb      	str	r3, [r7, #12]
 8002622:	4b65      	ldr	r3, [pc, #404]	; (80027b8 <HAL_GPIO_Init+0x320>)
 8002624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002626:	4a64      	ldr	r2, [pc, #400]	; (80027b8 <HAL_GPIO_Init+0x320>)
 8002628:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800262c:	6453      	str	r3, [r2, #68]	; 0x44
 800262e:	4b62      	ldr	r3, [pc, #392]	; (80027b8 <HAL_GPIO_Init+0x320>)
 8002630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002632:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002636:	60fb      	str	r3, [r7, #12]
 8002638:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800263a:	4a60      	ldr	r2, [pc, #384]	; (80027bc <HAL_GPIO_Init+0x324>)
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	089b      	lsrs	r3, r3, #2
 8002640:	3302      	adds	r3, #2
 8002642:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002646:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	f003 0303 	and.w	r3, r3, #3
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	220f      	movs	r2, #15
 8002652:	fa02 f303 	lsl.w	r3, r2, r3
 8002656:	43db      	mvns	r3, r3
 8002658:	69ba      	ldr	r2, [r7, #24]
 800265a:	4013      	ands	r3, r2
 800265c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4a57      	ldr	r2, [pc, #348]	; (80027c0 <HAL_GPIO_Init+0x328>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d037      	beq.n	80026d6 <HAL_GPIO_Init+0x23e>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	4a56      	ldr	r2, [pc, #344]	; (80027c4 <HAL_GPIO_Init+0x32c>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d031      	beq.n	80026d2 <HAL_GPIO_Init+0x23a>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	4a55      	ldr	r2, [pc, #340]	; (80027c8 <HAL_GPIO_Init+0x330>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d02b      	beq.n	80026ce <HAL_GPIO_Init+0x236>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	4a54      	ldr	r2, [pc, #336]	; (80027cc <HAL_GPIO_Init+0x334>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d025      	beq.n	80026ca <HAL_GPIO_Init+0x232>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	4a53      	ldr	r2, [pc, #332]	; (80027d0 <HAL_GPIO_Init+0x338>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d01f      	beq.n	80026c6 <HAL_GPIO_Init+0x22e>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4a52      	ldr	r2, [pc, #328]	; (80027d4 <HAL_GPIO_Init+0x33c>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d019      	beq.n	80026c2 <HAL_GPIO_Init+0x22a>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	4a51      	ldr	r2, [pc, #324]	; (80027d8 <HAL_GPIO_Init+0x340>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d013      	beq.n	80026be <HAL_GPIO_Init+0x226>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	4a50      	ldr	r2, [pc, #320]	; (80027dc <HAL_GPIO_Init+0x344>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d00d      	beq.n	80026ba <HAL_GPIO_Init+0x222>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	4a4f      	ldr	r2, [pc, #316]	; (80027e0 <HAL_GPIO_Init+0x348>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d007      	beq.n	80026b6 <HAL_GPIO_Init+0x21e>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	4a4e      	ldr	r2, [pc, #312]	; (80027e4 <HAL_GPIO_Init+0x34c>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d101      	bne.n	80026b2 <HAL_GPIO_Init+0x21a>
 80026ae:	2309      	movs	r3, #9
 80026b0:	e012      	b.n	80026d8 <HAL_GPIO_Init+0x240>
 80026b2:	230a      	movs	r3, #10
 80026b4:	e010      	b.n	80026d8 <HAL_GPIO_Init+0x240>
 80026b6:	2308      	movs	r3, #8
 80026b8:	e00e      	b.n	80026d8 <HAL_GPIO_Init+0x240>
 80026ba:	2307      	movs	r3, #7
 80026bc:	e00c      	b.n	80026d8 <HAL_GPIO_Init+0x240>
 80026be:	2306      	movs	r3, #6
 80026c0:	e00a      	b.n	80026d8 <HAL_GPIO_Init+0x240>
 80026c2:	2305      	movs	r3, #5
 80026c4:	e008      	b.n	80026d8 <HAL_GPIO_Init+0x240>
 80026c6:	2304      	movs	r3, #4
 80026c8:	e006      	b.n	80026d8 <HAL_GPIO_Init+0x240>
 80026ca:	2303      	movs	r3, #3
 80026cc:	e004      	b.n	80026d8 <HAL_GPIO_Init+0x240>
 80026ce:	2302      	movs	r3, #2
 80026d0:	e002      	b.n	80026d8 <HAL_GPIO_Init+0x240>
 80026d2:	2301      	movs	r3, #1
 80026d4:	e000      	b.n	80026d8 <HAL_GPIO_Init+0x240>
 80026d6:	2300      	movs	r3, #0
 80026d8:	69fa      	ldr	r2, [r7, #28]
 80026da:	f002 0203 	and.w	r2, r2, #3
 80026de:	0092      	lsls	r2, r2, #2
 80026e0:	4093      	lsls	r3, r2
 80026e2:	69ba      	ldr	r2, [r7, #24]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026e8:	4934      	ldr	r1, [pc, #208]	; (80027bc <HAL_GPIO_Init+0x324>)
 80026ea:	69fb      	ldr	r3, [r7, #28]
 80026ec:	089b      	lsrs	r3, r3, #2
 80026ee:	3302      	adds	r3, #2
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026f6:	4b3c      	ldr	r3, [pc, #240]	; (80027e8 <HAL_GPIO_Init+0x350>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	43db      	mvns	r3, r3
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	4013      	ands	r3, r2
 8002704:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d003      	beq.n	800271a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002712:	69ba      	ldr	r2, [r7, #24]
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	4313      	orrs	r3, r2
 8002718:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800271a:	4a33      	ldr	r2, [pc, #204]	; (80027e8 <HAL_GPIO_Init+0x350>)
 800271c:	69bb      	ldr	r3, [r7, #24]
 800271e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002720:	4b31      	ldr	r3, [pc, #196]	; (80027e8 <HAL_GPIO_Init+0x350>)
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	43db      	mvns	r3, r3
 800272a:	69ba      	ldr	r2, [r7, #24]
 800272c:	4013      	ands	r3, r2
 800272e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002738:	2b00      	cmp	r3, #0
 800273a:	d003      	beq.n	8002744 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	4313      	orrs	r3, r2
 8002742:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002744:	4a28      	ldr	r2, [pc, #160]	; (80027e8 <HAL_GPIO_Init+0x350>)
 8002746:	69bb      	ldr	r3, [r7, #24]
 8002748:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800274a:	4b27      	ldr	r3, [pc, #156]	; (80027e8 <HAL_GPIO_Init+0x350>)
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	43db      	mvns	r3, r3
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	4013      	ands	r3, r2
 8002758:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d003      	beq.n	800276e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002766:	69ba      	ldr	r2, [r7, #24]
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	4313      	orrs	r3, r2
 800276c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800276e:	4a1e      	ldr	r2, [pc, #120]	; (80027e8 <HAL_GPIO_Init+0x350>)
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002774:	4b1c      	ldr	r3, [pc, #112]	; (80027e8 <HAL_GPIO_Init+0x350>)
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	43db      	mvns	r3, r3
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	4013      	ands	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800278c:	2b00      	cmp	r3, #0
 800278e:	d003      	beq.n	8002798 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	4313      	orrs	r3, r2
 8002796:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002798:	4a13      	ldr	r2, [pc, #76]	; (80027e8 <HAL_GPIO_Init+0x350>)
 800279a:	69bb      	ldr	r3, [r7, #24]
 800279c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	3301      	adds	r3, #1
 80027a2:	61fb      	str	r3, [r7, #28]
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	2b0f      	cmp	r3, #15
 80027a8:	f67f ae84 	bls.w	80024b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80027ac:	bf00      	nop
 80027ae:	3724      	adds	r7, #36	; 0x24
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr
 80027b8:	40023800 	.word	0x40023800
 80027bc:	40013800 	.word	0x40013800
 80027c0:	40020000 	.word	0x40020000
 80027c4:	40020400 	.word	0x40020400
 80027c8:	40020800 	.word	0x40020800
 80027cc:	40020c00 	.word	0x40020c00
 80027d0:	40021000 	.word	0x40021000
 80027d4:	40021400 	.word	0x40021400
 80027d8:	40021800 	.word	0x40021800
 80027dc:	40021c00 	.word	0x40021c00
 80027e0:	40022000 	.word	0x40022000
 80027e4:	40022400 	.word	0x40022400
 80027e8:	40013c00 	.word	0x40013c00

080027ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	460b      	mov	r3, r1
 80027f6:	807b      	strh	r3, [r7, #2]
 80027f8:	4613      	mov	r3, r2
 80027fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027fc:	787b      	ldrb	r3, [r7, #1]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d003      	beq.n	800280a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002802:	887a      	ldrh	r2, [r7, #2]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002808:	e003      	b.n	8002812 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800280a:	887b      	ldrh	r3, [r7, #2]
 800280c:	041a      	lsls	r2, r3, #16
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	619a      	str	r2, [r3, #24]
}
 8002812:	bf00      	nop
 8002814:	370c      	adds	r7, #12
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
	...

08002820 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U, tmp1 = 0U;
 8002828:	2300      	movs	r3, #0
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	2300      	movs	r3, #0
 800282e:	60bb      	str	r3, [r7, #8]

  /* Check the LTDC peripheral state */
  if(hltdc == NULL)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_LTDC_Init+0x1a>
  {
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e0bf      	b.n	80029ba <HAL_LTDC_Init+0x19a>
  assert_param(IS_LTDC_HSPOL(hltdc->Init.HSPolarity));
  assert_param(IS_LTDC_VSPOL(hltdc->Init.VSPolarity));
  assert_param(IS_LTDC_DEPOL(hltdc->Init.DEPolarity));
  assert_param(IS_LTDC_PCPOL(hltdc->Init.PCPolarity));

  if(hltdc->State == HAL_LTDC_STATE_RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	d106      	bne.n	8002854 <HAL_LTDC_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f7fe fece 	bl	80015f0 <HAL_LTDC_MspInit>
  }
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2202      	movs	r2, #2
 8002858:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	699a      	ldr	r2, [r3, #24]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 800286a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	6999      	ldr	r1, [r3, #24]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685a      	ldr	r2, [r3, #4]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	431a      	orrs	r2, r3
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002880:	431a      	orrs	r2, r3
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	430a      	orrs	r2, r1
 800288e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	6899      	ldr	r1, [r3, #8]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	4b4a      	ldr	r3, [pc, #296]	; (80029c4 <HAL_LTDC_Init+0x1a4>)
 800289c:	400b      	ands	r3, r1
 800289e:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	695b      	ldr	r3, [r3, #20]
 80028a4:	041b      	lsls	r3, r3, #16
 80028a6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	6899      	ldr	r1, [r3, #8]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	699a      	ldr	r2, [r3, #24]
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	431a      	orrs	r2, r3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	430a      	orrs	r2, r1
 80028bc:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	68d9      	ldr	r1, [r3, #12]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	4b3e      	ldr	r3, [pc, #248]	; (80029c4 <HAL_LTDC_Init+0x1a4>)
 80028ca:	400b      	ands	r3, r1
 80028cc:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	69db      	ldr	r3, [r3, #28]
 80028d2:	041b      	lsls	r3, r3, #16
 80028d4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	68d9      	ldr	r1, [r3, #12]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a1a      	ldr	r2, [r3, #32]
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	431a      	orrs	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	430a      	orrs	r2, r1
 80028ea:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	6919      	ldr	r1, [r3, #16]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	4b33      	ldr	r3, [pc, #204]	; (80029c4 <HAL_LTDC_Init+0x1a4>)
 80028f8:	400b      	ands	r3, r1
 80028fa:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002900:	041b      	lsls	r3, r3, #16
 8002902:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	6919      	ldr	r1, [r3, #16]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	431a      	orrs	r2, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	6959      	ldr	r1, [r3, #20]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	4b27      	ldr	r3, [pc, #156]	; (80029c4 <HAL_LTDC_Init+0x1a4>)
 8002926:	400b      	ands	r3, r1
 8002928:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800292e:	041b      	lsls	r3, r3, #16
 8002930:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	6959      	ldr	r1, [r3, #20]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	431a      	orrs	r2, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	430a      	orrs	r2, r1
 8002946:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800294e:	021b      	lsls	r3, r3, #8
 8002950:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8002958:	041b      	lsls	r3, r3, #16
 800295a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800296a:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002972:	68ba      	ldr	r2, [r7, #8]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	4313      	orrs	r3, r2
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 800297e:	431a      	orrs	r2, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	430a      	orrs	r2, r1
 8002986:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f042 0206 	orr.w	r2, r2, #6
 8002996:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	699a      	ldr	r2, [r3, #24]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f042 0201 	orr.w	r2, r2, #1
 80029a6:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 80029b8:	2300      	movs	r3, #0
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3710      	adds	r7, #16
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	f000f800 	.word	0xf000f800

080029c8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{   
 80029c8:	b5b0      	push	{r4, r5, r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));	
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d101      	bne.n	80029e2 <HAL_LTDC_ConfigLayer+0x1a>
 80029de:	2302      	movs	r3, #2
 80029e0:	e02c      	b.n	8002a3c <HAL_LTDC_ConfigLayer+0x74>
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2201      	movs	r2, #1
 80029e6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2202      	movs	r2, #2
 80029ee:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2134      	movs	r1, #52	; 0x34
 80029f8:	fb01 f303 	mul.w	r3, r1, r3
 80029fc:	4413      	add	r3, r2
 80029fe:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	4614      	mov	r4, r2
 8002a06:	461d      	mov	r5, r3
 8002a08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002a14:	682b      	ldr	r3, [r5, #0]
 8002a16:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */  
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	68b9      	ldr	r1, [r7, #8]
 8002a1c:	68f8      	ldr	r0, [r7, #12]
 8002a1e:	f000 f923 	bl	8002c68 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2201      	movs	r2, #1
 8002a28:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2200      	movs	r2, #0
 8002a36:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3710      	adds	r7, #16
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bdb0      	pop	{r4, r5, r7, pc}

08002a44 <HAL_LTDC_ConfigCLUT>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigCLUT(LTDC_HandleTypeDef *hltdc, uint32_t *pCLUT, uint32_t CLUTSize, uint32_t LayerIdx)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b089      	sub	sp, #36	; 0x24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	60f8      	str	r0, [r7, #12]
 8002a4c:	60b9      	str	r1, [r7, #8]
 8002a4e:	607a      	str	r2, [r7, #4]
 8002a50:	603b      	str	r3, [r7, #0]
  uint32_t tmp = 0U;
 8002a52:	2300      	movs	r3, #0
 8002a54:	61fb      	str	r3, [r7, #28]
  uint32_t counter = 0U;
 8002a56:	2300      	movs	r3, #0
 8002a58:	61bb      	str	r3, [r7, #24]
  uint32_t pcounter = 0U;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d101      	bne.n	8002a6c <HAL_LTDC_ConfigCLUT+0x28>
 8002a68:	2302      	movs	r3, #2
 8002a6a:	e059      	b.n	8002b20 <HAL_LTDC_ConfigCLUT+0xdc>
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;  
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2202      	movs	r2, #2
 8002a78:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  for(counter = 0U; (counter < CLUTSize); counter++)
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	61bb      	str	r3, [r7, #24]
 8002a80:	e041      	b.n	8002b06 <HAL_LTDC_ConfigCLUT+0xc2>
  {
    if(hltdc->LayerCfg[LayerIdx].PixelFormat == LTDC_PIXEL_FORMAT_AL44)
 8002a82:	68fa      	ldr	r2, [r7, #12]
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	2134      	movs	r1, #52	; 0x34
 8002a88:	fb01 f303 	mul.w	r3, r1, r3
 8002a8c:	4413      	add	r3, r2
 8002a8e:	3348      	adds	r3, #72	; 0x48
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	2b06      	cmp	r3, #6
 8002a94:	d114      	bne.n	8002ac0 <HAL_LTDC_ConfigCLUT+0x7c>
    {
      tmp  = (((counter + 16U*counter) << 24U) | ((uint32_t)(*pCLUT) & 0xFFU) | ((uint32_t)(*pCLUT) & 0xFF00U) | ((uint32_t)(*pCLUT) & 0xFF0000U));
 8002a96:	69ba      	ldr	r2, [r7, #24]
 8002a98:	4613      	mov	r3, r2
 8002a9a:	011b      	lsls	r3, r3, #4
 8002a9c:	4413      	add	r3, r2
 8002a9e:	061a      	lsls	r2, r3, #24
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	431a      	orrs	r2, r3
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8002ab0:	431a      	orrs	r2, r3
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002aba:	4313      	orrs	r3, r2
 8002abc:	61fb      	str	r3, [r7, #28]
 8002abe:	e010      	b.n	8002ae2 <HAL_LTDC_ConfigCLUT+0x9e>
    }
    else
    { 
      tmp  = ((counter << 24U) | ((uint32_t)(*pCLUT) & 0xFFU) | ((uint32_t)(*pCLUT) & 0xFF00U) | ((uint32_t)(*pCLUT) & 0xFF0000U));
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	061a      	lsls	r2, r3, #24
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	431a      	orrs	r2, r3
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8002ad4:	431a      	orrs	r2, r3
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	61fb      	str	r3, [r7, #28]
    }
    pcounter = (uint32_t)pCLUT + sizeof(*pCLUT);
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	3304      	adds	r3, #4
 8002ae6:	617b      	str	r3, [r7, #20]
    pCLUT = (uint32_t *)pcounter;
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	60bb      	str	r3, [r7, #8]

    /* Specifies the C-LUT address and RGB value */
    LTDC_LAYER(hltdc, LayerIdx)->CLUTWR  = tmp;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	461a      	mov	r2, r3
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	01db      	lsls	r3, r3, #7
 8002af6:	4413      	add	r3, r2
 8002af8:	3384      	adds	r3, #132	; 0x84
 8002afa:	461a      	mov	r2, r3
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	6413      	str	r3, [r2, #64]	; 0x40
  for(counter = 0U; (counter < CLUTSize); counter++)
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	3301      	adds	r3, #1
 8002b04:	61bb      	str	r3, [r7, #24]
 8002b06:	69ba      	ldr	r2, [r7, #24]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d3b9      	bcc.n	8002a82 <HAL_LTDC_ConfigCLUT+0x3e>
  }
  
  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2201      	movs	r2, #1
 8002b12:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);  
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3724      	adds	r7, #36	; 0x24
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <HAL_LTDC_EnableCLUT>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_EnableCLUT(LTDC_HandleTypeDef *hltdc, uint32_t LayerIdx)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d101      	bne.n	8002b44 <HAL_LTDC_EnableCLUT+0x18>
 8002b40:	2302      	movs	r3, #2
 8002b42:	e026      	b.n	8002b92 <HAL_LTDC_EnableCLUT+0x66>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2202      	movs	r2, #2
 8002b50:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable LTDC color lookup table by setting CLUTEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_CLUTEN;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	461a      	mov	r2, r3
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	01db      	lsls	r3, r3, #7
 8002b5e:	4413      	add	r3, r2
 8002b60:	3384      	adds	r3, #132	; 0x84
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	6812      	ldr	r2, [r2, #0]
 8002b68:	4611      	mov	r1, r2
 8002b6a:	683a      	ldr	r2, [r7, #0]
 8002b6c:	01d2      	lsls	r2, r2, #7
 8002b6e:	440a      	add	r2, r1
 8002b70:	3284      	adds	r2, #132	; 0x84
 8002b72:	f043 0310 	orr.w	r3, r3, #16
 8002b76:	6013      	str	r3, [r2, #0]

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY; 
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr

08002b9e <HAL_LTDC_SetAddress>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1).
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetAddress(LTDC_HandleTypeDef *hltdc, uint32_t Address, uint32_t LayerIdx)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b086      	sub	sp, #24
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	60f8      	str	r0, [r7, #12]
 8002ba6:	60b9      	str	r1, [r7, #8]
 8002ba8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d101      	bne.n	8002bb8 <HAL_LTDC_SetAddress+0x1a>
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	e024      	b.n	8002c02 <HAL_LTDC_SetAddress+0x64>
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2202      	movs	r2, #2
 8002bc4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2234      	movs	r2, #52	; 0x34
 8002bcc:	fb02 f303 	mul.w	r3, r2, r3
 8002bd0:	3338      	adds	r3, #56	; 0x38
 8002bd2:	68fa      	ldr	r2, [r7, #12]
 8002bd4:	4413      	add	r3, r2
 8002bd6:	617b      	str	r3, [r7, #20]

  /* Reconfigure the Address */
  pLayerCfg->FBStartAdress = Address;
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	68ba      	ldr	r2, [r7, #8]
 8002bdc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8002bde:	687a      	ldr	r2, [r7, #4]
 8002be0:	6979      	ldr	r1, [r7, #20]
 8002be2:	68f8      	ldr	r0, [r7, #12]
 8002be4:	f000 f840 	bl	8002c68 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2201      	movs	r2, #1
 8002bee:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3718      	adds	r7, #24
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <HAL_LTDC_Reload>:
  *                      LTDC_RELOAD_VERTICAL_BLANKING  : Reload in the next Vertical Blanking
  * @note   User application may resort to HAL_LTDC_ReloadEventCallback() at reload interrupt generation. 
  * @retval  HAL status
  */
HAL_StatusTypeDef  HAL_LTDC_Reload(LTDC_HandleTypeDef *hltdc, uint32_t ReloadType)
{
 8002c0a:	b480      	push	{r7}
 8002c0c:	b083      	sub	sp, #12
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
 8002c12:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LTDC_RELOAD(ReloadType));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d101      	bne.n	8002c22 <HAL_LTDC_Reload+0x18>
 8002c1e:	2302      	movs	r3, #2
 8002c20:	e01c      	b.n	8002c5c <HAL_LTDC_Reload+0x52>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2201      	movs	r2, #1
 8002c26:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;  
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2202      	movs	r2, #2
 8002c2e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
  
  /* Enable the Reload interrupt */  
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_RR);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f042 0208 	orr.w	r2, r2, #8
 8002c40:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Apply Reload type */
  hltdc->Instance->SRCR = ReloadType;        
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	683a      	ldr	r2, [r7, #0]
 8002c48:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
  
  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
  
  return HAL_OK;
 8002c5a:	2300      	movs	r3, #0
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b089      	sub	sp, #36	; 0x24
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8002c74:	2300      	movs	r3, #0
 8002c76:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1 = 0U;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp2 = 0U;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	617b      	str	r3, [r7, #20]

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	685a      	ldr	r2, [r3, #4]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	0c1b      	lsrs	r3, r3, #16
 8002c8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c90:	4413      	add	r3, r2
 8002c92:	041b      	lsls	r3, r3, #16
 8002c94:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	01db      	lsls	r3, r3, #7
 8002ca0:	4413      	add	r3, r2
 8002ca2:	3384      	adds	r3, #132	; 0x84
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	68fa      	ldr	r2, [r7, #12]
 8002ca8:	6812      	ldr	r2, [r2, #0]
 8002caa:	4611      	mov	r1, r2
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	01d2      	lsls	r2, r2, #7
 8002cb0:	440a      	add	r2, r1
 8002cb2:	3284      	adds	r2, #132	; 0x84
 8002cb4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8002cb8:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	0c1b      	lsrs	r3, r3, #16
 8002cc6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cca:	4413      	add	r3, r2
 8002ccc:	1c5a      	adds	r2, r3, #1
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4619      	mov	r1, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	01db      	lsls	r3, r3, #7
 8002cd8:	440b      	add	r3, r1
 8002cda:	3384      	adds	r3, #132	; 0x84
 8002cdc:	4619      	mov	r1, r3
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	68da      	ldr	r2, [r3, #12]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002cf2:	4413      	add	r3, r2
 8002cf4:	041b      	lsls	r3, r3, #16
 8002cf6:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	01db      	lsls	r3, r3, #7
 8002d02:	4413      	add	r3, r2
 8002d04:	3384      	adds	r3, #132	; 0x84
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	68fa      	ldr	r2, [r7, #12]
 8002d0a:	6812      	ldr	r2, [r2, #0]
 8002d0c:	4611      	mov	r1, r2
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	01d2      	lsls	r2, r2, #7
 8002d12:	440a      	add	r2, r1
 8002d14:	3284      	adds	r2, #132	; 0x84
 8002d16:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8002d1a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);  
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	689a      	ldr	r2, [r3, #8]
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002d2a:	4413      	add	r3, r2
 8002d2c:	1c5a      	adds	r2, r3, #1
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4619      	mov	r1, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	01db      	lsls	r3, r3, #7
 8002d38:	440b      	add	r3, r1
 8002d3a:	3384      	adds	r3, #132	; 0x84
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	461a      	mov	r2, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	01db      	lsls	r3, r3, #7
 8002d4e:	4413      	add	r3, r2
 8002d50:	3384      	adds	r3, #132	; 0x84
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	6812      	ldr	r2, [r2, #0]
 8002d58:	4611      	mov	r1, r2
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	01d2      	lsls	r2, r2, #7
 8002d5e:	440a      	add	r2, r1
 8002d60:	3284      	adds	r2, #132	; 0x84
 8002d62:	f023 0307 	bic.w	r3, r3, #7
 8002d66:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	01db      	lsls	r3, r3, #7
 8002d72:	4413      	add	r3, r2
 8002d74:	3384      	adds	r3, #132	; 0x84
 8002d76:	461a      	mov	r2, r3
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	691b      	ldr	r3, [r3, #16]
 8002d7c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8002d84:	021b      	lsls	r3, r3, #8
 8002d86:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8002d8e:	041b      	lsls	r3, r3, #16
 8002d90:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);  
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	061b      	lsls	r3, r3, #24
 8002d98:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	461a      	mov	r2, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	01db      	lsls	r3, r3, #7
 8002da4:	4413      	add	r3, r2
 8002da6:	3384      	adds	r3, #132	; 0x84
 8002da8:	699b      	ldr	r3, [r3, #24]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	461a      	mov	r2, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	01db      	lsls	r3, r3, #7
 8002db4:	4413      	add	r3, r2
 8002db6:	3384      	adds	r3, #132	; 0x84
 8002db8:	461a      	mov	r2, r3
 8002dba:	2300      	movs	r3, #0
 8002dbc:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	431a      	orrs	r2, r3
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	431a      	orrs	r2, r3
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	01db      	lsls	r3, r3, #7
 8002dd8:	440b      	add	r3, r1
 8002dda:	3384      	adds	r3, #132	; 0x84
 8002ddc:	4619      	mov	r1, r3
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	461a      	mov	r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	01db      	lsls	r3, r3, #7
 8002dee:	4413      	add	r3, r2
 8002df0:	3384      	adds	r3, #132	; 0x84
 8002df2:	695b      	ldr	r3, [r3, #20]
 8002df4:	68fa      	ldr	r2, [r7, #12]
 8002df6:	6812      	ldr	r2, [r2, #0]
 8002df8:	4611      	mov	r1, r2
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	01d2      	lsls	r2, r2, #7
 8002dfe:	440a      	add	r2, r1
 8002e00:	3284      	adds	r2, #132	; 0x84
 8002e02:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002e06:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	01db      	lsls	r3, r3, #7
 8002e12:	4413      	add	r3, r2
 8002e14:	3384      	adds	r3, #132	; 0x84
 8002e16:	461a      	mov	r2, r3
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	695b      	ldr	r3, [r3, #20]
 8002e1c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	461a      	mov	r2, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	01db      	lsls	r3, r3, #7
 8002e28:	4413      	add	r3, r2
 8002e2a:	3384      	adds	r3, #132	; 0x84
 8002e2c:	69db      	ldr	r3, [r3, #28]
 8002e2e:	68fa      	ldr	r2, [r7, #12]
 8002e30:	6812      	ldr	r2, [r2, #0]
 8002e32:	4611      	mov	r1, r2
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	01d2      	lsls	r2, r2, #7
 8002e38:	440a      	add	r2, r1
 8002e3a:	3284      	adds	r2, #132	; 0x84
 8002e3c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002e40:	f023 0307 	bic.w	r3, r3, #7
 8002e44:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	69da      	ldr	r2, [r3, #28]
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	6a1b      	ldr	r3, [r3, #32]
 8002e4e:	68f9      	ldr	r1, [r7, #12]
 8002e50:	6809      	ldr	r1, [r1, #0]
 8002e52:	4608      	mov	r0, r1
 8002e54:	6879      	ldr	r1, [r7, #4]
 8002e56:	01c9      	lsls	r1, r1, #7
 8002e58:	4401      	add	r1, r0
 8002e5a:	3184      	adds	r1, #132	; 0x84
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	461a      	mov	r2, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	01db      	lsls	r3, r3, #7
 8002e6a:	4413      	add	r3, r2
 8002e6c:	3384      	adds	r3, #132	; 0x84
 8002e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	461a      	mov	r2, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	01db      	lsls	r3, r3, #7
 8002e7a:	4413      	add	r3, r2
 8002e7c:	3384      	adds	r3, #132	; 0x84
 8002e7e:	461a      	mov	r2, r3
 8002e80:	2300      	movs	r3, #0
 8002e82:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	461a      	mov	r2, r3
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	01db      	lsls	r3, r3, #7
 8002e8e:	4413      	add	r3, r2
 8002e90:	3384      	adds	r3, #132	; 0x84
 8002e92:	461a      	mov	r2, r3
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e98:	6293      	str	r3, [r2, #40]	; 0x28

  if(pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	691b      	ldr	r3, [r3, #16]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d102      	bne.n	8002ea8 <LTDC_SetConfig+0x240>
  {
    tmp = 4U;
 8002ea2:	2304      	movs	r3, #4
 8002ea4:	61fb      	str	r3, [r7, #28]
 8002ea6:	e01b      	b.n	8002ee0 <LTDC_SetConfig+0x278>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	691b      	ldr	r3, [r3, #16]
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d102      	bne.n	8002eb6 <LTDC_SetConfig+0x24e>
  {
    tmp = 3U;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	61fb      	str	r3, [r7, #28]
 8002eb4:	e014      	b.n	8002ee0 <LTDC_SetConfig+0x278>
  }
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	691b      	ldr	r3, [r3, #16]
 8002eba:	2b04      	cmp	r3, #4
 8002ebc:	d00b      	beq.n	8002ed6 <LTDC_SetConfig+0x26e>
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	691b      	ldr	r3, [r3, #16]
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d007      	beq.n	8002ed6 <LTDC_SetConfig+0x26e>
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	691b      	ldr	r3, [r3, #16]
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8002eca:	2b03      	cmp	r3, #3
 8002ecc:	d003      	beq.n	8002ed6 <LTDC_SetConfig+0x26e>
        (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	691b      	ldr	r3, [r3, #16]
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8002ed2:	2b07      	cmp	r3, #7
 8002ed4:	d102      	bne.n	8002edc <LTDC_SetConfig+0x274>
  {
    tmp = 2U;
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	61fb      	str	r3, [r7, #28]
 8002eda:	e001      	b.n	8002ee0 <LTDC_SetConfig+0x278>
  }
  else
  {
    tmp = 1U;
 8002edc:	2301      	movs	r3, #1
 8002ede:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	01db      	lsls	r3, r3, #7
 8002eea:	4413      	add	r3, r2
 8002eec:	3384      	adds	r3, #132	; 0x84
 8002eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef0:	68fa      	ldr	r2, [r7, #12]
 8002ef2:	6812      	ldr	r2, [r2, #0]
 8002ef4:	4611      	mov	r1, r2
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	01d2      	lsls	r2, r2, #7
 8002efa:	440a      	add	r2, r1
 8002efc:	3284      	adds	r2, #132	; 0x84
 8002efe:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8002f02:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f08:	69fa      	ldr	r2, [r7, #28]
 8002f0a:	fb02 f303 	mul.w	r3, r2, r3
 8002f0e:	041a      	lsls	r2, r3, #16
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	6859      	ldr	r1, [r3, #4]
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	1acb      	subs	r3, r1, r3
 8002f1a:	69f9      	ldr	r1, [r7, #28]
 8002f1c:	fb01 f303 	mul.w	r3, r1, r3
 8002f20:	3303      	adds	r3, #3
 8002f22:	68f9      	ldr	r1, [r7, #12]
 8002f24:	6809      	ldr	r1, [r1, #0]
 8002f26:	4608      	mov	r0, r1
 8002f28:	6879      	ldr	r1, [r7, #4]
 8002f2a:	01c9      	lsls	r1, r1, #7
 8002f2c:	4401      	add	r1, r0
 8002f2e:	3184      	adds	r1, #132	; 0x84
 8002f30:	4313      	orrs	r3, r2
 8002f32:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	461a      	mov	r2, r3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	01db      	lsls	r3, r3, #7
 8002f3e:	4413      	add	r3, r2
 8002f40:	3384      	adds	r3, #132	; 0x84
 8002f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f44:	68fa      	ldr	r2, [r7, #12]
 8002f46:	6812      	ldr	r2, [r2, #0]
 8002f48:	4611      	mov	r1, r2
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	01d2      	lsls	r2, r2, #7
 8002f4e:	440a      	add	r2, r1
 8002f50:	3284      	adds	r2, #132	; 0x84
 8002f52:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002f56:	f023 0307 	bic.w	r3, r3, #7
 8002f5a:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	461a      	mov	r2, r3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	01db      	lsls	r3, r3, #7
 8002f66:	4413      	add	r3, r2
 8002f68:	3384      	adds	r3, #132	; 0x84
 8002f6a:	461a      	mov	r2, r3
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f70:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */  
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	461a      	mov	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	01db      	lsls	r3, r3, #7
 8002f7c:	4413      	add	r3, r2
 8002f7e:	3384      	adds	r3, #132	; 0x84
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	68fa      	ldr	r2, [r7, #12]
 8002f84:	6812      	ldr	r2, [r2, #0]
 8002f86:	4611      	mov	r1, r2
 8002f88:	687a      	ldr	r2, [r7, #4]
 8002f8a:	01d2      	lsls	r2, r2, #7
 8002f8c:	440a      	add	r2, r1
 8002f8e:	3284      	adds	r2, #132	; 0x84
 8002f90:	f043 0301 	orr.w	r3, r3, #1
 8002f94:	6013      	str	r3, [r2, #0]
}
 8002f96:	bf00      	nop
 8002f98:	3724      	adds	r7, #36	; 0x24
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
	...

08002fa4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002faa:	2300      	movs	r3, #0
 8002fac:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002fae:	2300      	movs	r3, #0
 8002fb0:	603b      	str	r3, [r7, #0]
 8002fb2:	4b20      	ldr	r3, [pc, #128]	; (8003034 <HAL_PWREx_EnableOverDrive+0x90>)
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb6:	4a1f      	ldr	r2, [pc, #124]	; (8003034 <HAL_PWREx_EnableOverDrive+0x90>)
 8002fb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fbc:	6413      	str	r3, [r2, #64]	; 0x40
 8002fbe:	4b1d      	ldr	r3, [pc, #116]	; (8003034 <HAL_PWREx_EnableOverDrive+0x90>)
 8002fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fc6:	603b      	str	r3, [r7, #0]
 8002fc8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002fca:	4b1b      	ldr	r3, [pc, #108]	; (8003038 <HAL_PWREx_EnableOverDrive+0x94>)
 8002fcc:	2201      	movs	r2, #1
 8002fce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002fd0:	f7ff f94e 	bl	8002270 <HAL_GetTick>
 8002fd4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002fd6:	e009      	b.n	8002fec <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002fd8:	f7ff f94a 	bl	8002270 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002fe6:	d901      	bls.n	8002fec <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e01f      	b.n	800302c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002fec:	4b13      	ldr	r3, [pc, #76]	; (800303c <HAL_PWREx_EnableOverDrive+0x98>)
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ff4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ff8:	d1ee      	bne.n	8002fd8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002ffa:	4b11      	ldr	r3, [pc, #68]	; (8003040 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003000:	f7ff f936 	bl	8002270 <HAL_GetTick>
 8003004:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003006:	e009      	b.n	800301c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003008:	f7ff f932 	bl	8002270 <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003016:	d901      	bls.n	800301c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e007      	b.n	800302c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800301c:	4b07      	ldr	r3, [pc, #28]	; (800303c <HAL_PWREx_EnableOverDrive+0x98>)
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003024:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003028:	d1ee      	bne.n	8003008 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800302a:	2300      	movs	r3, #0
}
 800302c:	4618      	mov	r0, r3
 800302e:	3708      	adds	r7, #8
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	40023800 	.word	0x40023800
 8003038:	420e0040 	.word	0x420e0040
 800303c:	40007000 	.word	0x40007000
 8003040:	420e0044 	.word	0x420e0044

08003044 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b086      	sub	sp, #24
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d101      	bne.n	8003056 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e25b      	b.n	800350e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	2b00      	cmp	r3, #0
 8003060:	d075      	beq.n	800314e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003062:	4ba3      	ldr	r3, [pc, #652]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	f003 030c 	and.w	r3, r3, #12
 800306a:	2b04      	cmp	r3, #4
 800306c:	d00c      	beq.n	8003088 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800306e:	4ba0      	ldr	r3, [pc, #640]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003076:	2b08      	cmp	r3, #8
 8003078:	d112      	bne.n	80030a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800307a:	4b9d      	ldr	r3, [pc, #628]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003082:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003086:	d10b      	bne.n	80030a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003088:	4b99      	ldr	r3, [pc, #612]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d05b      	beq.n	800314c <HAL_RCC_OscConfig+0x108>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d157      	bne.n	800314c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e236      	b.n	800350e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030a8:	d106      	bne.n	80030b8 <HAL_RCC_OscConfig+0x74>
 80030aa:	4b91      	ldr	r3, [pc, #580]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a90      	ldr	r2, [pc, #576]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 80030b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030b4:	6013      	str	r3, [r2, #0]
 80030b6:	e01d      	b.n	80030f4 <HAL_RCC_OscConfig+0xb0>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80030c0:	d10c      	bne.n	80030dc <HAL_RCC_OscConfig+0x98>
 80030c2:	4b8b      	ldr	r3, [pc, #556]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a8a      	ldr	r2, [pc, #552]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 80030c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030cc:	6013      	str	r3, [r2, #0]
 80030ce:	4b88      	ldr	r3, [pc, #544]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a87      	ldr	r2, [pc, #540]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 80030d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030d8:	6013      	str	r3, [r2, #0]
 80030da:	e00b      	b.n	80030f4 <HAL_RCC_OscConfig+0xb0>
 80030dc:	4b84      	ldr	r3, [pc, #528]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a83      	ldr	r2, [pc, #524]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 80030e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030e6:	6013      	str	r3, [r2, #0]
 80030e8:	4b81      	ldr	r3, [pc, #516]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a80      	ldr	r2, [pc, #512]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 80030ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d013      	beq.n	8003124 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030fc:	f7ff f8b8 	bl	8002270 <HAL_GetTick>
 8003100:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003102:	e008      	b.n	8003116 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003104:	f7ff f8b4 	bl	8002270 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	2b64      	cmp	r3, #100	; 0x64
 8003110:	d901      	bls.n	8003116 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e1fb      	b.n	800350e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003116:	4b76      	ldr	r3, [pc, #472]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d0f0      	beq.n	8003104 <HAL_RCC_OscConfig+0xc0>
 8003122:	e014      	b.n	800314e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003124:	f7ff f8a4 	bl	8002270 <HAL_GetTick>
 8003128:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800312a:	e008      	b.n	800313e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800312c:	f7ff f8a0 	bl	8002270 <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	2b64      	cmp	r3, #100	; 0x64
 8003138:	d901      	bls.n	800313e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e1e7      	b.n	800350e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800313e:	4b6c      	ldr	r3, [pc, #432]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003146:	2b00      	cmp	r3, #0
 8003148:	d1f0      	bne.n	800312c <HAL_RCC_OscConfig+0xe8>
 800314a:	e000      	b.n	800314e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800314c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d063      	beq.n	8003222 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800315a:	4b65      	ldr	r3, [pc, #404]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	f003 030c 	and.w	r3, r3, #12
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00b      	beq.n	800317e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003166:	4b62      	ldr	r3, [pc, #392]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800316e:	2b08      	cmp	r3, #8
 8003170:	d11c      	bne.n	80031ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003172:	4b5f      	ldr	r3, [pc, #380]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d116      	bne.n	80031ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800317e:	4b5c      	ldr	r3, [pc, #368]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0302 	and.w	r3, r3, #2
 8003186:	2b00      	cmp	r3, #0
 8003188:	d005      	beq.n	8003196 <HAL_RCC_OscConfig+0x152>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	68db      	ldr	r3, [r3, #12]
 800318e:	2b01      	cmp	r3, #1
 8003190:	d001      	beq.n	8003196 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e1bb      	b.n	800350e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003196:	4b56      	ldr	r3, [pc, #344]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	691b      	ldr	r3, [r3, #16]
 80031a2:	00db      	lsls	r3, r3, #3
 80031a4:	4952      	ldr	r1, [pc, #328]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 80031a6:	4313      	orrs	r3, r2
 80031a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031aa:	e03a      	b.n	8003222 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d020      	beq.n	80031f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031b4:	4b4f      	ldr	r3, [pc, #316]	; (80032f4 <HAL_RCC_OscConfig+0x2b0>)
 80031b6:	2201      	movs	r2, #1
 80031b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ba:	f7ff f859 	bl	8002270 <HAL_GetTick>
 80031be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031c0:	e008      	b.n	80031d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031c2:	f7ff f855 	bl	8002270 <HAL_GetTick>
 80031c6:	4602      	mov	r2, r0
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	2b02      	cmp	r3, #2
 80031ce:	d901      	bls.n	80031d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80031d0:	2303      	movs	r3, #3
 80031d2:	e19c      	b.n	800350e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031d4:	4b46      	ldr	r3, [pc, #280]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0302 	and.w	r3, r3, #2
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d0f0      	beq.n	80031c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031e0:	4b43      	ldr	r3, [pc, #268]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	691b      	ldr	r3, [r3, #16]
 80031ec:	00db      	lsls	r3, r3, #3
 80031ee:	4940      	ldr	r1, [pc, #256]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 80031f0:	4313      	orrs	r3, r2
 80031f2:	600b      	str	r3, [r1, #0]
 80031f4:	e015      	b.n	8003222 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031f6:	4b3f      	ldr	r3, [pc, #252]	; (80032f4 <HAL_RCC_OscConfig+0x2b0>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031fc:	f7ff f838 	bl	8002270 <HAL_GetTick>
 8003200:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003202:	e008      	b.n	8003216 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003204:	f7ff f834 	bl	8002270 <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	2b02      	cmp	r3, #2
 8003210:	d901      	bls.n	8003216 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003212:	2303      	movs	r3, #3
 8003214:	e17b      	b.n	800350e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003216:	4b36      	ldr	r3, [pc, #216]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 0302 	and.w	r3, r3, #2
 800321e:	2b00      	cmp	r3, #0
 8003220:	d1f0      	bne.n	8003204 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0308 	and.w	r3, r3, #8
 800322a:	2b00      	cmp	r3, #0
 800322c:	d030      	beq.n	8003290 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	695b      	ldr	r3, [r3, #20]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d016      	beq.n	8003264 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003236:	4b30      	ldr	r3, [pc, #192]	; (80032f8 <HAL_RCC_OscConfig+0x2b4>)
 8003238:	2201      	movs	r2, #1
 800323a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800323c:	f7ff f818 	bl	8002270 <HAL_GetTick>
 8003240:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003242:	e008      	b.n	8003256 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003244:	f7ff f814 	bl	8002270 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b02      	cmp	r3, #2
 8003250:	d901      	bls.n	8003256 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e15b      	b.n	800350e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003256:	4b26      	ldr	r3, [pc, #152]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 8003258:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800325a:	f003 0302 	and.w	r3, r3, #2
 800325e:	2b00      	cmp	r3, #0
 8003260:	d0f0      	beq.n	8003244 <HAL_RCC_OscConfig+0x200>
 8003262:	e015      	b.n	8003290 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003264:	4b24      	ldr	r3, [pc, #144]	; (80032f8 <HAL_RCC_OscConfig+0x2b4>)
 8003266:	2200      	movs	r2, #0
 8003268:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800326a:	f7ff f801 	bl	8002270 <HAL_GetTick>
 800326e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003270:	e008      	b.n	8003284 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003272:	f7fe fffd 	bl	8002270 <HAL_GetTick>
 8003276:	4602      	mov	r2, r0
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	2b02      	cmp	r3, #2
 800327e:	d901      	bls.n	8003284 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e144      	b.n	800350e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003284:	4b1a      	ldr	r3, [pc, #104]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 8003286:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003288:	f003 0302 	and.w	r3, r3, #2
 800328c:	2b00      	cmp	r3, #0
 800328e:	d1f0      	bne.n	8003272 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0304 	and.w	r3, r3, #4
 8003298:	2b00      	cmp	r3, #0
 800329a:	f000 80a0 	beq.w	80033de <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800329e:	2300      	movs	r3, #0
 80032a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032a2:	4b13      	ldr	r3, [pc, #76]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 80032a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d10f      	bne.n	80032ce <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032ae:	2300      	movs	r3, #0
 80032b0:	60bb      	str	r3, [r7, #8]
 80032b2:	4b0f      	ldr	r3, [pc, #60]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 80032b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b6:	4a0e      	ldr	r2, [pc, #56]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 80032b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032bc:	6413      	str	r3, [r2, #64]	; 0x40
 80032be:	4b0c      	ldr	r3, [pc, #48]	; (80032f0 <HAL_RCC_OscConfig+0x2ac>)
 80032c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032c6:	60bb      	str	r3, [r7, #8]
 80032c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032ca:	2301      	movs	r3, #1
 80032cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032ce:	4b0b      	ldr	r3, [pc, #44]	; (80032fc <HAL_RCC_OscConfig+0x2b8>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d121      	bne.n	800331e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032da:	4b08      	ldr	r3, [pc, #32]	; (80032fc <HAL_RCC_OscConfig+0x2b8>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a07      	ldr	r2, [pc, #28]	; (80032fc <HAL_RCC_OscConfig+0x2b8>)
 80032e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032e6:	f7fe ffc3 	bl	8002270 <HAL_GetTick>
 80032ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032ec:	e011      	b.n	8003312 <HAL_RCC_OscConfig+0x2ce>
 80032ee:	bf00      	nop
 80032f0:	40023800 	.word	0x40023800
 80032f4:	42470000 	.word	0x42470000
 80032f8:	42470e80 	.word	0x42470e80
 80032fc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003300:	f7fe ffb6 	bl	8002270 <HAL_GetTick>
 8003304:	4602      	mov	r2, r0
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	2b02      	cmp	r3, #2
 800330c:	d901      	bls.n	8003312 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	e0fd      	b.n	800350e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003312:	4b81      	ldr	r3, [pc, #516]	; (8003518 <HAL_RCC_OscConfig+0x4d4>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800331a:	2b00      	cmp	r3, #0
 800331c:	d0f0      	beq.n	8003300 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	689b      	ldr	r3, [r3, #8]
 8003322:	2b01      	cmp	r3, #1
 8003324:	d106      	bne.n	8003334 <HAL_RCC_OscConfig+0x2f0>
 8003326:	4b7d      	ldr	r3, [pc, #500]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 8003328:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800332a:	4a7c      	ldr	r2, [pc, #496]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 800332c:	f043 0301 	orr.w	r3, r3, #1
 8003330:	6713      	str	r3, [r2, #112]	; 0x70
 8003332:	e01c      	b.n	800336e <HAL_RCC_OscConfig+0x32a>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	2b05      	cmp	r3, #5
 800333a:	d10c      	bne.n	8003356 <HAL_RCC_OscConfig+0x312>
 800333c:	4b77      	ldr	r3, [pc, #476]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 800333e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003340:	4a76      	ldr	r2, [pc, #472]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 8003342:	f043 0304 	orr.w	r3, r3, #4
 8003346:	6713      	str	r3, [r2, #112]	; 0x70
 8003348:	4b74      	ldr	r3, [pc, #464]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 800334a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800334c:	4a73      	ldr	r2, [pc, #460]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 800334e:	f043 0301 	orr.w	r3, r3, #1
 8003352:	6713      	str	r3, [r2, #112]	; 0x70
 8003354:	e00b      	b.n	800336e <HAL_RCC_OscConfig+0x32a>
 8003356:	4b71      	ldr	r3, [pc, #452]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 8003358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800335a:	4a70      	ldr	r2, [pc, #448]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 800335c:	f023 0301 	bic.w	r3, r3, #1
 8003360:	6713      	str	r3, [r2, #112]	; 0x70
 8003362:	4b6e      	ldr	r3, [pc, #440]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 8003364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003366:	4a6d      	ldr	r2, [pc, #436]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 8003368:	f023 0304 	bic.w	r3, r3, #4
 800336c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d015      	beq.n	80033a2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003376:	f7fe ff7b 	bl	8002270 <HAL_GetTick>
 800337a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800337c:	e00a      	b.n	8003394 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800337e:	f7fe ff77 	bl	8002270 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	f241 3288 	movw	r2, #5000	; 0x1388
 800338c:	4293      	cmp	r3, r2
 800338e:	d901      	bls.n	8003394 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e0bc      	b.n	800350e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003394:	4b61      	ldr	r3, [pc, #388]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 8003396:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003398:	f003 0302 	and.w	r3, r3, #2
 800339c:	2b00      	cmp	r3, #0
 800339e:	d0ee      	beq.n	800337e <HAL_RCC_OscConfig+0x33a>
 80033a0:	e014      	b.n	80033cc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033a2:	f7fe ff65 	bl	8002270 <HAL_GetTick>
 80033a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033a8:	e00a      	b.n	80033c0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033aa:	f7fe ff61 	bl	8002270 <HAL_GetTick>
 80033ae:	4602      	mov	r2, r0
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	1ad3      	subs	r3, r2, r3
 80033b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d901      	bls.n	80033c0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	e0a6      	b.n	800350e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033c0:	4b56      	ldr	r3, [pc, #344]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 80033c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033c4:	f003 0302 	and.w	r3, r3, #2
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d1ee      	bne.n	80033aa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033cc:	7dfb      	ldrb	r3, [r7, #23]
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d105      	bne.n	80033de <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033d2:	4b52      	ldr	r3, [pc, #328]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 80033d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d6:	4a51      	ldr	r2, [pc, #324]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 80033d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033dc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	699b      	ldr	r3, [r3, #24]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	f000 8092 	beq.w	800350c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80033e8:	4b4c      	ldr	r3, [pc, #304]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f003 030c 	and.w	r3, r3, #12
 80033f0:	2b08      	cmp	r3, #8
 80033f2:	d05c      	beq.n	80034ae <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	699b      	ldr	r3, [r3, #24]
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d141      	bne.n	8003480 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033fc:	4b48      	ldr	r3, [pc, #288]	; (8003520 <HAL_RCC_OscConfig+0x4dc>)
 80033fe:	2200      	movs	r2, #0
 8003400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003402:	f7fe ff35 	bl	8002270 <HAL_GetTick>
 8003406:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003408:	e008      	b.n	800341c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800340a:	f7fe ff31 	bl	8002270 <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	2b02      	cmp	r3, #2
 8003416:	d901      	bls.n	800341c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	e078      	b.n	800350e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800341c:	4b3f      	ldr	r3, [pc, #252]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d1f0      	bne.n	800340a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	69da      	ldr	r2, [r3, #28]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	431a      	orrs	r2, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003436:	019b      	lsls	r3, r3, #6
 8003438:	431a      	orrs	r2, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800343e:	085b      	lsrs	r3, r3, #1
 8003440:	3b01      	subs	r3, #1
 8003442:	041b      	lsls	r3, r3, #16
 8003444:	431a      	orrs	r2, r3
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800344a:	061b      	lsls	r3, r3, #24
 800344c:	4933      	ldr	r1, [pc, #204]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 800344e:	4313      	orrs	r3, r2
 8003450:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003452:	4b33      	ldr	r3, [pc, #204]	; (8003520 <HAL_RCC_OscConfig+0x4dc>)
 8003454:	2201      	movs	r2, #1
 8003456:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003458:	f7fe ff0a 	bl	8002270 <HAL_GetTick>
 800345c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800345e:	e008      	b.n	8003472 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003460:	f7fe ff06 	bl	8002270 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	2b02      	cmp	r3, #2
 800346c:	d901      	bls.n	8003472 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e04d      	b.n	800350e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003472:	4b2a      	ldr	r3, [pc, #168]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d0f0      	beq.n	8003460 <HAL_RCC_OscConfig+0x41c>
 800347e:	e045      	b.n	800350c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003480:	4b27      	ldr	r3, [pc, #156]	; (8003520 <HAL_RCC_OscConfig+0x4dc>)
 8003482:	2200      	movs	r2, #0
 8003484:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003486:	f7fe fef3 	bl	8002270 <HAL_GetTick>
 800348a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800348c:	e008      	b.n	80034a0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800348e:	f7fe feef 	bl	8002270 <HAL_GetTick>
 8003492:	4602      	mov	r2, r0
 8003494:	693b      	ldr	r3, [r7, #16]
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	2b02      	cmp	r3, #2
 800349a:	d901      	bls.n	80034a0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	e036      	b.n	800350e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034a0:	4b1e      	ldr	r3, [pc, #120]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d1f0      	bne.n	800348e <HAL_RCC_OscConfig+0x44a>
 80034ac:	e02e      	b.n	800350c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	699b      	ldr	r3, [r3, #24]
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d101      	bne.n	80034ba <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e029      	b.n	800350e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80034ba:	4b18      	ldr	r3, [pc, #96]	; (800351c <HAL_RCC_OscConfig+0x4d8>)
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	69db      	ldr	r3, [r3, #28]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d11c      	bne.n	8003508 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034d8:	429a      	cmp	r2, r3
 80034da:	d115      	bne.n	8003508 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80034dc:	68fa      	ldr	r2, [r7, #12]
 80034de:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80034e2:	4013      	ands	r3, r2
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d10d      	bne.n	8003508 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d106      	bne.n	8003508 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003504:	429a      	cmp	r2, r3
 8003506:	d001      	beq.n	800350c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	e000      	b.n	800350e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800350c:	2300      	movs	r3, #0
}
 800350e:	4618      	mov	r0, r3
 8003510:	3718      	adds	r7, #24
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	40007000 	.word	0x40007000
 800351c:	40023800 	.word	0x40023800
 8003520:	42470060 	.word	0x42470060

08003524 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d101      	bne.n	8003538 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e0cc      	b.n	80036d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003538:	4b68      	ldr	r3, [pc, #416]	; (80036dc <HAL_RCC_ClockConfig+0x1b8>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 030f 	and.w	r3, r3, #15
 8003540:	683a      	ldr	r2, [r7, #0]
 8003542:	429a      	cmp	r2, r3
 8003544:	d90c      	bls.n	8003560 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003546:	4b65      	ldr	r3, [pc, #404]	; (80036dc <HAL_RCC_ClockConfig+0x1b8>)
 8003548:	683a      	ldr	r2, [r7, #0]
 800354a:	b2d2      	uxtb	r2, r2
 800354c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800354e:	4b63      	ldr	r3, [pc, #396]	; (80036dc <HAL_RCC_ClockConfig+0x1b8>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 030f 	and.w	r3, r3, #15
 8003556:	683a      	ldr	r2, [r7, #0]
 8003558:	429a      	cmp	r2, r3
 800355a:	d001      	beq.n	8003560 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e0b8      	b.n	80036d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0302 	and.w	r3, r3, #2
 8003568:	2b00      	cmp	r3, #0
 800356a:	d020      	beq.n	80035ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0304 	and.w	r3, r3, #4
 8003574:	2b00      	cmp	r3, #0
 8003576:	d005      	beq.n	8003584 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003578:	4b59      	ldr	r3, [pc, #356]	; (80036e0 <HAL_RCC_ClockConfig+0x1bc>)
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	4a58      	ldr	r2, [pc, #352]	; (80036e0 <HAL_RCC_ClockConfig+0x1bc>)
 800357e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003582:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 0308 	and.w	r3, r3, #8
 800358c:	2b00      	cmp	r3, #0
 800358e:	d005      	beq.n	800359c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003590:	4b53      	ldr	r3, [pc, #332]	; (80036e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	4a52      	ldr	r2, [pc, #328]	; (80036e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003596:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800359a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800359c:	4b50      	ldr	r3, [pc, #320]	; (80036e0 <HAL_RCC_ClockConfig+0x1bc>)
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	494d      	ldr	r1, [pc, #308]	; (80036e0 <HAL_RCC_ClockConfig+0x1bc>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0301 	and.w	r3, r3, #1
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d044      	beq.n	8003644 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d107      	bne.n	80035d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035c2:	4b47      	ldr	r3, [pc, #284]	; (80036e0 <HAL_RCC_ClockConfig+0x1bc>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d119      	bne.n	8003602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e07f      	b.n	80036d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d003      	beq.n	80035e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035de:	2b03      	cmp	r3, #3
 80035e0:	d107      	bne.n	80035f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035e2:	4b3f      	ldr	r3, [pc, #252]	; (80036e0 <HAL_RCC_ClockConfig+0x1bc>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d109      	bne.n	8003602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e06f      	b.n	80036d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035f2:	4b3b      	ldr	r3, [pc, #236]	; (80036e0 <HAL_RCC_ClockConfig+0x1bc>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0302 	and.w	r3, r3, #2
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d101      	bne.n	8003602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e067      	b.n	80036d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003602:	4b37      	ldr	r3, [pc, #220]	; (80036e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003604:	689b      	ldr	r3, [r3, #8]
 8003606:	f023 0203 	bic.w	r2, r3, #3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	4934      	ldr	r1, [pc, #208]	; (80036e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003610:	4313      	orrs	r3, r2
 8003612:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003614:	f7fe fe2c 	bl	8002270 <HAL_GetTick>
 8003618:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800361a:	e00a      	b.n	8003632 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800361c:	f7fe fe28 	bl	8002270 <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	f241 3288 	movw	r2, #5000	; 0x1388
 800362a:	4293      	cmp	r3, r2
 800362c:	d901      	bls.n	8003632 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e04f      	b.n	80036d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003632:	4b2b      	ldr	r3, [pc, #172]	; (80036e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f003 020c 	and.w	r2, r3, #12
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	429a      	cmp	r2, r3
 8003642:	d1eb      	bne.n	800361c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003644:	4b25      	ldr	r3, [pc, #148]	; (80036dc <HAL_RCC_ClockConfig+0x1b8>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 030f 	and.w	r3, r3, #15
 800364c:	683a      	ldr	r2, [r7, #0]
 800364e:	429a      	cmp	r2, r3
 8003650:	d20c      	bcs.n	800366c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003652:	4b22      	ldr	r3, [pc, #136]	; (80036dc <HAL_RCC_ClockConfig+0x1b8>)
 8003654:	683a      	ldr	r2, [r7, #0]
 8003656:	b2d2      	uxtb	r2, r2
 8003658:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800365a:	4b20      	ldr	r3, [pc, #128]	; (80036dc <HAL_RCC_ClockConfig+0x1b8>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 030f 	and.w	r3, r3, #15
 8003662:	683a      	ldr	r2, [r7, #0]
 8003664:	429a      	cmp	r2, r3
 8003666:	d001      	beq.n	800366c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	e032      	b.n	80036d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 0304 	and.w	r3, r3, #4
 8003674:	2b00      	cmp	r3, #0
 8003676:	d008      	beq.n	800368a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003678:	4b19      	ldr	r3, [pc, #100]	; (80036e0 <HAL_RCC_ClockConfig+0x1bc>)
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	4916      	ldr	r1, [pc, #88]	; (80036e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003686:	4313      	orrs	r3, r2
 8003688:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0308 	and.w	r3, r3, #8
 8003692:	2b00      	cmp	r3, #0
 8003694:	d009      	beq.n	80036aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003696:	4b12      	ldr	r3, [pc, #72]	; (80036e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	691b      	ldr	r3, [r3, #16]
 80036a2:	00db      	lsls	r3, r3, #3
 80036a4:	490e      	ldr	r1, [pc, #56]	; (80036e0 <HAL_RCC_ClockConfig+0x1bc>)
 80036a6:	4313      	orrs	r3, r2
 80036a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80036aa:	f000 f821 	bl	80036f0 <HAL_RCC_GetSysClockFreq>
 80036ae:	4601      	mov	r1, r0
 80036b0:	4b0b      	ldr	r3, [pc, #44]	; (80036e0 <HAL_RCC_ClockConfig+0x1bc>)
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	091b      	lsrs	r3, r3, #4
 80036b6:	f003 030f 	and.w	r3, r3, #15
 80036ba:	4a0a      	ldr	r2, [pc, #40]	; (80036e4 <HAL_RCC_ClockConfig+0x1c0>)
 80036bc:	5cd3      	ldrb	r3, [r2, r3]
 80036be:	fa21 f303 	lsr.w	r3, r1, r3
 80036c2:	4a09      	ldr	r2, [pc, #36]	; (80036e8 <HAL_RCC_ClockConfig+0x1c4>)
 80036c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80036c6:	4b09      	ldr	r3, [pc, #36]	; (80036ec <HAL_RCC_ClockConfig+0x1c8>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4618      	mov	r0, r3
 80036cc:	f7fe fd8c 	bl	80021e8 <HAL_InitTick>

  return HAL_OK;
 80036d0:	2300      	movs	r3, #0
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3710      	adds	r7, #16
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	40023c00 	.word	0x40023c00
 80036e0:	40023800 	.word	0x40023800
 80036e4:	080044dc 	.word	0x080044dc
 80036e8:	20012c04 	.word	0x20012c04
 80036ec:	20012c08 	.word	0x20012c08

080036f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80036f6:	2300      	movs	r3, #0
 80036f8:	607b      	str	r3, [r7, #4]
 80036fa:	2300      	movs	r3, #0
 80036fc:	60fb      	str	r3, [r7, #12]
 80036fe:	2300      	movs	r3, #0
 8003700:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003702:	2300      	movs	r3, #0
 8003704:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003706:	4b63      	ldr	r3, [pc, #396]	; (8003894 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f003 030c 	and.w	r3, r3, #12
 800370e:	2b04      	cmp	r3, #4
 8003710:	d007      	beq.n	8003722 <HAL_RCC_GetSysClockFreq+0x32>
 8003712:	2b08      	cmp	r3, #8
 8003714:	d008      	beq.n	8003728 <HAL_RCC_GetSysClockFreq+0x38>
 8003716:	2b00      	cmp	r3, #0
 8003718:	f040 80b4 	bne.w	8003884 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800371c:	4b5e      	ldr	r3, [pc, #376]	; (8003898 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800371e:	60bb      	str	r3, [r7, #8]
       break;
 8003720:	e0b3      	b.n	800388a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003722:	4b5e      	ldr	r3, [pc, #376]	; (800389c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003724:	60bb      	str	r3, [r7, #8]
      break;
 8003726:	e0b0      	b.n	800388a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003728:	4b5a      	ldr	r3, [pc, #360]	; (8003894 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003730:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003732:	4b58      	ldr	r3, [pc, #352]	; (8003894 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d04a      	beq.n	80037d4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800373e:	4b55      	ldr	r3, [pc, #340]	; (8003894 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	099b      	lsrs	r3, r3, #6
 8003744:	f04f 0400 	mov.w	r4, #0
 8003748:	f240 11ff 	movw	r1, #511	; 0x1ff
 800374c:	f04f 0200 	mov.w	r2, #0
 8003750:	ea03 0501 	and.w	r5, r3, r1
 8003754:	ea04 0602 	and.w	r6, r4, r2
 8003758:	4629      	mov	r1, r5
 800375a:	4632      	mov	r2, r6
 800375c:	f04f 0300 	mov.w	r3, #0
 8003760:	f04f 0400 	mov.w	r4, #0
 8003764:	0154      	lsls	r4, r2, #5
 8003766:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800376a:	014b      	lsls	r3, r1, #5
 800376c:	4619      	mov	r1, r3
 800376e:	4622      	mov	r2, r4
 8003770:	1b49      	subs	r1, r1, r5
 8003772:	eb62 0206 	sbc.w	r2, r2, r6
 8003776:	f04f 0300 	mov.w	r3, #0
 800377a:	f04f 0400 	mov.w	r4, #0
 800377e:	0194      	lsls	r4, r2, #6
 8003780:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003784:	018b      	lsls	r3, r1, #6
 8003786:	1a5b      	subs	r3, r3, r1
 8003788:	eb64 0402 	sbc.w	r4, r4, r2
 800378c:	f04f 0100 	mov.w	r1, #0
 8003790:	f04f 0200 	mov.w	r2, #0
 8003794:	00e2      	lsls	r2, r4, #3
 8003796:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800379a:	00d9      	lsls	r1, r3, #3
 800379c:	460b      	mov	r3, r1
 800379e:	4614      	mov	r4, r2
 80037a0:	195b      	adds	r3, r3, r5
 80037a2:	eb44 0406 	adc.w	r4, r4, r6
 80037a6:	f04f 0100 	mov.w	r1, #0
 80037aa:	f04f 0200 	mov.w	r2, #0
 80037ae:	0262      	lsls	r2, r4, #9
 80037b0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80037b4:	0259      	lsls	r1, r3, #9
 80037b6:	460b      	mov	r3, r1
 80037b8:	4614      	mov	r4, r2
 80037ba:	4618      	mov	r0, r3
 80037bc:	4621      	mov	r1, r4
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f04f 0400 	mov.w	r4, #0
 80037c4:	461a      	mov	r2, r3
 80037c6:	4623      	mov	r3, r4
 80037c8:	f7fc fd10 	bl	80001ec <__aeabi_uldivmod>
 80037cc:	4603      	mov	r3, r0
 80037ce:	460c      	mov	r4, r1
 80037d0:	60fb      	str	r3, [r7, #12]
 80037d2:	e049      	b.n	8003868 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037d4:	4b2f      	ldr	r3, [pc, #188]	; (8003894 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	099b      	lsrs	r3, r3, #6
 80037da:	f04f 0400 	mov.w	r4, #0
 80037de:	f240 11ff 	movw	r1, #511	; 0x1ff
 80037e2:	f04f 0200 	mov.w	r2, #0
 80037e6:	ea03 0501 	and.w	r5, r3, r1
 80037ea:	ea04 0602 	and.w	r6, r4, r2
 80037ee:	4629      	mov	r1, r5
 80037f0:	4632      	mov	r2, r6
 80037f2:	f04f 0300 	mov.w	r3, #0
 80037f6:	f04f 0400 	mov.w	r4, #0
 80037fa:	0154      	lsls	r4, r2, #5
 80037fc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003800:	014b      	lsls	r3, r1, #5
 8003802:	4619      	mov	r1, r3
 8003804:	4622      	mov	r2, r4
 8003806:	1b49      	subs	r1, r1, r5
 8003808:	eb62 0206 	sbc.w	r2, r2, r6
 800380c:	f04f 0300 	mov.w	r3, #0
 8003810:	f04f 0400 	mov.w	r4, #0
 8003814:	0194      	lsls	r4, r2, #6
 8003816:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800381a:	018b      	lsls	r3, r1, #6
 800381c:	1a5b      	subs	r3, r3, r1
 800381e:	eb64 0402 	sbc.w	r4, r4, r2
 8003822:	f04f 0100 	mov.w	r1, #0
 8003826:	f04f 0200 	mov.w	r2, #0
 800382a:	00e2      	lsls	r2, r4, #3
 800382c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003830:	00d9      	lsls	r1, r3, #3
 8003832:	460b      	mov	r3, r1
 8003834:	4614      	mov	r4, r2
 8003836:	195b      	adds	r3, r3, r5
 8003838:	eb44 0406 	adc.w	r4, r4, r6
 800383c:	f04f 0100 	mov.w	r1, #0
 8003840:	f04f 0200 	mov.w	r2, #0
 8003844:	02a2      	lsls	r2, r4, #10
 8003846:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800384a:	0299      	lsls	r1, r3, #10
 800384c:	460b      	mov	r3, r1
 800384e:	4614      	mov	r4, r2
 8003850:	4618      	mov	r0, r3
 8003852:	4621      	mov	r1, r4
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f04f 0400 	mov.w	r4, #0
 800385a:	461a      	mov	r2, r3
 800385c:	4623      	mov	r3, r4
 800385e:	f7fc fcc5 	bl	80001ec <__aeabi_uldivmod>
 8003862:	4603      	mov	r3, r0
 8003864:	460c      	mov	r4, r1
 8003866:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003868:	4b0a      	ldr	r3, [pc, #40]	; (8003894 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	0c1b      	lsrs	r3, r3, #16
 800386e:	f003 0303 	and.w	r3, r3, #3
 8003872:	3301      	adds	r3, #1
 8003874:	005b      	lsls	r3, r3, #1
 8003876:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003878:	68fa      	ldr	r2, [r7, #12]
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003880:	60bb      	str	r3, [r7, #8]
      break;
 8003882:	e002      	b.n	800388a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003884:	4b04      	ldr	r3, [pc, #16]	; (8003898 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003886:	60bb      	str	r3, [r7, #8]
      break;
 8003888:	bf00      	nop
    }
  }
  return sysclockfreq;
 800388a:	68bb      	ldr	r3, [r7, #8]
}
 800388c:	4618      	mov	r0, r3
 800388e:	3714      	adds	r7, #20
 8003890:	46bd      	mov	sp, r7
 8003892:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003894:	40023800 	.word	0x40023800
 8003898:	00f42400 	.word	0x00f42400
 800389c:	007a1200 	.word	0x007a1200

080038a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b086      	sub	sp, #24
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038a8:	2300      	movs	r3, #0
 80038aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80038ac:	2300      	movs	r3, #0
 80038ae:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0301 	and.w	r3, r3, #1
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d10b      	bne.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d105      	bne.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d075      	beq.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80038d4:	4bad      	ldr	r3, [pc, #692]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80038da:	f7fe fcc9 	bl	8002270 <HAL_GetTick>
 80038de:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038e0:	e008      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80038e2:	f7fe fcc5 	bl	8002270 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d901      	bls.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e18b      	b.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038f4:	4ba6      	ldr	r3, [pc, #664]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d1f0      	bne.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0301 	and.w	r3, r3, #1
 8003908:	2b00      	cmp	r3, #0
 800390a:	d009      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	019a      	lsls	r2, r3, #6
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	071b      	lsls	r3, r3, #28
 8003918:	499d      	ldr	r1, [pc, #628]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800391a:	4313      	orrs	r3, r2
 800391c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0302 	and.w	r3, r3, #2
 8003928:	2b00      	cmp	r3, #0
 800392a:	d01f      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800392c:	4b98      	ldr	r3, [pc, #608]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800392e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003932:	0f1b      	lsrs	r3, r3, #28
 8003934:	f003 0307 	and.w	r3, r3, #7
 8003938:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	019a      	lsls	r2, r3, #6
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	061b      	lsls	r3, r3, #24
 8003946:	431a      	orrs	r2, r3
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	071b      	lsls	r3, r3, #28
 800394c:	4990      	ldr	r1, [pc, #576]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800394e:	4313      	orrs	r3, r2
 8003950:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003954:	4b8e      	ldr	r3, [pc, #568]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003956:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800395a:	f023 021f 	bic.w	r2, r3, #31
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	69db      	ldr	r3, [r3, #28]
 8003962:	3b01      	subs	r3, #1
 8003964:	498a      	ldr	r1, [pc, #552]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003966:	4313      	orrs	r3, r2
 8003968:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003974:	2b00      	cmp	r3, #0
 8003976:	d00d      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	019a      	lsls	r2, r3, #6
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	061b      	lsls	r3, r3, #24
 8003984:	431a      	orrs	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	071b      	lsls	r3, r3, #28
 800398c:	4980      	ldr	r1, [pc, #512]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800398e:	4313      	orrs	r3, r2
 8003990:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003994:	4b7d      	ldr	r3, [pc, #500]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8003996:	2201      	movs	r2, #1
 8003998:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800399a:	f7fe fc69 	bl	8002270 <HAL_GetTick>
 800399e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039a0:	e008      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80039a2:	f7fe fc65 	bl	8002270 <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d901      	bls.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e12b      	b.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80039b4:	4b76      	ldr	r3, [pc, #472]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d0f0      	beq.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0304 	and.w	r3, r3, #4
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d105      	bne.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d079      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80039d8:	4b6e      	ldr	r3, [pc, #440]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80039da:	2200      	movs	r2, #0
 80039dc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80039de:	f7fe fc47 	bl	8002270 <HAL_GetTick>
 80039e2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80039e4:	e008      	b.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80039e6:	f7fe fc43 	bl	8002270 <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d901      	bls.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e109      	b.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80039f8:	4b65      	ldr	r3, [pc, #404]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a00:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a04:	d0ef      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0304 	and.w	r3, r3, #4
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d020      	beq.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003a12:	4b5f      	ldr	r3, [pc, #380]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a18:	0f1b      	lsrs	r3, r3, #28
 8003a1a:	f003 0307 	and.w	r3, r3, #7
 8003a1e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	691b      	ldr	r3, [r3, #16]
 8003a24:	019a      	lsls	r2, r3, #6
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	061b      	lsls	r3, r3, #24
 8003a2c:	431a      	orrs	r2, r3
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	071b      	lsls	r3, r3, #28
 8003a32:	4957      	ldr	r1, [pc, #348]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003a34:	4313      	orrs	r3, r2
 8003a36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003a3a:	4b55      	ldr	r3, [pc, #340]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003a3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a40:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6a1b      	ldr	r3, [r3, #32]
 8003a48:	3b01      	subs	r3, #1
 8003a4a:	021b      	lsls	r3, r3, #8
 8003a4c:	4950      	ldr	r1, [pc, #320]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 0308 	and.w	r3, r3, #8
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d01e      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003a60:	4b4b      	ldr	r3, [pc, #300]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a66:	0e1b      	lsrs	r3, r3, #24
 8003a68:	f003 030f 	and.w	r3, r3, #15
 8003a6c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	019a      	lsls	r2, r3, #6
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	061b      	lsls	r3, r3, #24
 8003a78:	431a      	orrs	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	071b      	lsls	r3, r3, #28
 8003a80:	4943      	ldr	r1, [pc, #268]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003a82:	4313      	orrs	r3, r2
 8003a84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003a88:	4b41      	ldr	r3, [pc, #260]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003a8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a8e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a96:	493e      	ldr	r1, [pc, #248]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003a9e:	4b3d      	ldr	r3, [pc, #244]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003aa4:	f7fe fbe4 	bl	8002270 <HAL_GetTick>
 8003aa8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003aaa:	e008      	b.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003aac:	f7fe fbe0 	bl	8002270 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e0a6      	b.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003abe:	4b34      	ldr	r3, [pc, #208]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ac6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003aca:	d1ef      	bne.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0320 	and.w	r3, r3, #32
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	f000 808d 	beq.w	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ada:	2300      	movs	r3, #0
 8003adc:	60fb      	str	r3, [r7, #12]
 8003ade:	4b2c      	ldr	r3, [pc, #176]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae2:	4a2b      	ldr	r2, [pc, #172]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003ae4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ae8:	6413      	str	r3, [r2, #64]	; 0x40
 8003aea:	4b29      	ldr	r3, [pc, #164]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003af2:	60fb      	str	r3, [r7, #12]
 8003af4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003af6:	4b28      	ldr	r3, [pc, #160]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a27      	ldr	r2, [pc, #156]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003afc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b00:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b02:	f7fe fbb5 	bl	8002270 <HAL_GetTick>
 8003b06:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003b08:	e008      	b.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003b0a:	f7fe fbb1 	bl	8002270 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d901      	bls.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e077      	b.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003b1c:	4b1e      	ldr	r3, [pc, #120]	; (8003b98 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d0f0      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b28:	4b19      	ldr	r3, [pc, #100]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b30:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d039      	beq.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b3c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b40:	693a      	ldr	r2, [r7, #16]
 8003b42:	429a      	cmp	r2, r3
 8003b44:	d032      	beq.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b46:	4b12      	ldr	r3, [pc, #72]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003b48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b4e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b50:	4b12      	ldr	r3, [pc, #72]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8003b52:	2201      	movs	r2, #1
 8003b54:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b56:	4b11      	ldr	r3, [pc, #68]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8003b58:	2200      	movs	r2, #0
 8003b5a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003b5c:	4a0c      	ldr	r2, [pc, #48]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003b62:	4b0b      	ldr	r3, [pc, #44]	; (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003b64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d11e      	bne.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003b6e:	f7fe fb7f 	bl	8002270 <HAL_GetTick>
 8003b72:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b74:	e014      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b76:	f7fe fb7b 	bl	8002270 <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d90b      	bls.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e03f      	b.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8003b8c:	42470068 	.word	0x42470068
 8003b90:	40023800 	.word	0x40023800
 8003b94:	42470070 	.word	0x42470070
 8003b98:	40007000 	.word	0x40007000
 8003b9c:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ba0:	4b1c      	ldr	r3, [pc, #112]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003ba2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ba4:	f003 0302 	and.w	r3, r3, #2
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d0e4      	beq.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bb0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bb4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003bb8:	d10d      	bne.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x336>
 8003bba:	4b16      	ldr	r3, [pc, #88]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bc6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003bca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bce:	4911      	ldr	r1, [pc, #68]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	608b      	str	r3, [r1, #8]
 8003bd4:	e005      	b.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8003bd6:	4b0f      	ldr	r3, [pc, #60]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	4a0e      	ldr	r2, [pc, #56]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003bdc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003be0:	6093      	str	r3, [r2, #8]
 8003be2:	4b0c      	ldr	r3, [pc, #48]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003be4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bee:	4909      	ldr	r1, [pc, #36]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0310 	and.w	r3, r3, #16
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d004      	beq.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8003c06:	4b04      	ldr	r3, [pc, #16]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8003c08:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8003c0a:	2300      	movs	r3, #0
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	3718      	adds	r7, #24
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	40023800 	.word	0x40023800
 8003c18:	424711e0 	.word	0x424711e0

08003c1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d101      	bne.n	8003c2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e056      	b.n	8003cdc <HAL_SPI_Init+0xc0>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d106      	bne.n	8003c4e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c48:	6878      	ldr	r0, [r7, #4]
 8003c4a:	f7fe f9d1 	bl	8001ff0 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2202      	movs	r2, #2
 8003c52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c64:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	685a      	ldr	r2, [r3, #4]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	431a      	orrs	r2, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	431a      	orrs	r2, r3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	691b      	ldr	r3, [r3, #16]
 8003c7a:	431a      	orrs	r2, r3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	695b      	ldr	r3, [r3, #20]
 8003c80:	431a      	orrs	r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	699b      	ldr	r3, [r3, #24]
 8003c86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c8a:	431a      	orrs	r2, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	69db      	ldr	r3, [r3, #28]
 8003c90:	431a      	orrs	r2, r3
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a1b      	ldr	r3, [r3, #32]
 8003c96:	ea42 0103 	orr.w	r1, r2, r3
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	430a      	orrs	r2, r1
 8003ca4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	699b      	ldr	r3, [r3, #24]
 8003caa:	0c1b      	lsrs	r3, r3, #16
 8003cac:	f003 0104 	and.w	r1, r3, #4
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	69da      	ldr	r2, [r3, #28]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003cca:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3708      	adds	r7, #8
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}

08003ce4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b08a      	sub	sp, #40	; 0x28
 8003ce8:	af02      	add	r7, sp, #8
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	60b9      	str	r1, [r7, #8]
 8003cee:	603b      	str	r3, [r7, #0]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d101      	bne.n	8003d0a <HAL_SPI_Transmit+0x26>
 8003d06:	2302      	movs	r3, #2
 8003d08:	e125      	b.n	8003f56 <HAL_SPI_Transmit+0x272>
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d12:	f7fe faad 	bl	8002270 <HAL_GetTick>
 8003d16:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d002      	beq.n	8003d2a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003d24:	2302      	movs	r3, #2
 8003d26:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003d28:	e10c      	b.n	8003f44 <HAL_SPI_Transmit+0x260>
  }

  if((pData == NULL ) || (Size == 0))
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d002      	beq.n	8003d36 <HAL_SPI_Transmit+0x52>
 8003d30:	88fb      	ldrh	r3, [r7, #6]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d102      	bne.n	8003d3c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003d3a:	e103      	b.n	8003f44 <HAL_SPI_Transmit+0x260>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2203      	movs	r2, #3
 8003d40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2200      	movs	r2, #0
 8003d48:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	68ba      	ldr	r2, [r7, #8]
 8003d4e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	88fa      	ldrh	r2, [r7, #6]
 8003d54:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	88fa      	ldrh	r2, [r7, #6]
 8003d5a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2200      	movs	r2, #0
 8003d66:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2200      	movs	r2, #0
 8003d72:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2200      	movs	r2, #0
 8003d78:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d82:	d107      	bne.n	8003d94 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d92:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d9e:	2b40      	cmp	r3, #64	; 0x40
 8003da0:	d007      	beq.n	8003db2 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003db0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003dba:	d147      	bne.n	8003e4c <HAL_SPI_Transmit+0x168>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d004      	beq.n	8003dce <HAL_SPI_Transmit+0xea>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d138      	bne.n	8003e40 <HAL_SPI_Transmit+0x15c>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	881a      	ldrh	r2, [r3, #0]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	3302      	adds	r3, #2
 8003ddc:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	3b01      	subs	r3, #1
 8003de6:	b29a      	uxth	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003dec:	e028      	b.n	8003e40 <HAL_SPI_Transmit+0x15c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	f003 0302 	and.w	r3, r3, #2
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d10f      	bne.n	8003e1c <HAL_SPI_Transmit+0x138>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	881a      	ldrh	r2, [r3, #0]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	3302      	adds	r3, #2
 8003e0a:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	3b01      	subs	r3, #1
 8003e14:	b29a      	uxth	r2, r3
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	86da      	strh	r2, [r3, #54]	; 0x36
 8003e1a:	e011      	b.n	8003e40 <HAL_SPI_Transmit+0x15c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d00b      	beq.n	8003e3a <HAL_SPI_Transmit+0x156>
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e28:	d00a      	beq.n	8003e40 <HAL_SPI_Transmit+0x15c>
 8003e2a:	f7fe fa21 	bl	8002270 <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	69bb      	ldr	r3, [r7, #24]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	683a      	ldr	r2, [r7, #0]
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d802      	bhi.n	8003e40 <HAL_SPI_Transmit+0x15c>
        {
          errorcode = HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003e3e:	e081      	b.n	8003f44 <HAL_SPI_Transmit+0x260>
    while (hspi->TxXferCount > 0U)
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1d1      	bne.n	8003dee <HAL_SPI_Transmit+0x10a>
 8003e4a:	e048      	b.n	8003ede <HAL_SPI_Transmit+0x1fa>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d004      	beq.n	8003e5e <HAL_SPI_Transmit+0x17a>
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d13a      	bne.n	8003ed4 <HAL_SPI_Transmit+0x1f0>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	330c      	adds	r3, #12
 8003e64:	68ba      	ldr	r2, [r7, #8]
 8003e66:	7812      	ldrb	r2, [r2, #0]
 8003e68:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	3301      	adds	r3, #1
 8003e6e:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	3b01      	subs	r3, #1
 8003e78:	b29a      	uxth	r2, r3
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003e7e:	e029      	b.n	8003ed4 <HAL_SPI_Transmit+0x1f0>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	f003 0302 	and.w	r3, r3, #2
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	d110      	bne.n	8003eb0 <HAL_SPI_Transmit+0x1cc>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	330c      	adds	r3, #12
 8003e94:	68ba      	ldr	r2, [r7, #8]
 8003e96:	7812      	ldrb	r2, [r2, #0]
 8003e98:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	b29a      	uxth	r2, r3
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	86da      	strh	r2, [r3, #54]	; 0x36
 8003eae:	e011      	b.n	8003ed4 <HAL_SPI_Transmit+0x1f0>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d00b      	beq.n	8003ece <HAL_SPI_Transmit+0x1ea>
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ebc:	d00a      	beq.n	8003ed4 <HAL_SPI_Transmit+0x1f0>
 8003ebe:	f7fe f9d7 	bl	8002270 <HAL_GetTick>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	1ad3      	subs	r3, r2, r3
 8003ec8:	683a      	ldr	r2, [r7, #0]
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d802      	bhi.n	8003ed4 <HAL_SPI_Transmit+0x1f0>
        {
          errorcode = HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003ed2:	e037      	b.n	8003f44 <HAL_SPI_Transmit+0x260>
    while (hspi->TxXferCount > 0U)
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1d0      	bne.n	8003e80 <HAL_SPI_Transmit+0x19c>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8003ede:	69bb      	ldr	r3, [r7, #24]
 8003ee0:	9300      	str	r3, [sp, #0]
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	2102      	movs	r1, #2
 8003ee8:	68f8      	ldr	r0, [r7, #12]
 8003eea:	f000 f838 	bl	8003f5e <SPI_WaitFlagStateUntilTimeout>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d002      	beq.n	8003efa <HAL_SPI_Transmit+0x216>
  {
    errorcode = HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003ef8:	e024      	b.n	8003f44 <HAL_SPI_Transmit+0x260>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8003efa:	69ba      	ldr	r2, [r7, #24]
 8003efc:	6839      	ldr	r1, [r7, #0]
 8003efe:	68f8      	ldr	r0, [r7, #12]
 8003f00:	f000 f896 	bl	8004030 <SPI_CheckFlag_BSY>
 8003f04:	4603      	mov	r3, r0
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d005      	beq.n	8003f16 <HAL_SPI_Transmit+0x232>
  {
    errorcode = HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2220      	movs	r2, #32
 8003f12:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003f14:	e016      	b.n	8003f44 <HAL_SPI_Transmit+0x260>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d10a      	bne.n	8003f34 <HAL_SPI_Transmit+0x250>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f1e:	2300      	movs	r3, #0
 8003f20:	617b      	str	r3, [r7, #20]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	617b      	str	r3, [r7, #20]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	617b      	str	r3, [r7, #20]
 8003f32:	697b      	ldr	r3, [r7, #20]
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d002      	beq.n	8003f42 <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	77fb      	strb	r3, [r7, #31]
 8003f40:	e000      	b.n	8003f44 <HAL_SPI_Transmit+0x260>
  }

error:
 8003f42:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003f54:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3720      	adds	r7, #32
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}

08003f5e <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8003f5e:	b580      	push	{r7, lr}
 8003f60:	b084      	sub	sp, #16
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	60f8      	str	r0, [r7, #12]
 8003f66:	60b9      	str	r1, [r7, #8]
 8003f68:	607a      	str	r2, [r7, #4]
 8003f6a:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8003f6c:	e04d      	b.n	800400a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f74:	d049      	beq.n	800400a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d007      	beq.n	8003f8c <SPI_WaitFlagStateUntilTimeout+0x2e>
 8003f7c:	f7fe f978 	bl	8002270 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	683a      	ldr	r2, [r7, #0]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d83e      	bhi.n	800400a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	685a      	ldr	r2, [r3, #4]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003f9a:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fa4:	d111      	bne.n	8003fca <SPI_WaitFlagStateUntilTimeout+0x6c>
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fae:	d004      	beq.n	8003fba <SPI_WaitFlagStateUntilTimeout+0x5c>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fb8:	d107      	bne.n	8003fca <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fc8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fd2:	d110      	bne.n	8003ff6 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	6819      	ldr	r1, [r3, #0]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8003fe2:	400b      	ands	r3, r1
 8003fe4:	6013      	str	r3, [r2, #0]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ff4:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e00e      	b.n	8004028 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	689a      	ldr	r2, [r3, #8]
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	4013      	ands	r3, r2
 8004014:	68ba      	ldr	r2, [r7, #8]
 8004016:	429a      	cmp	r2, r3
 8004018:	d101      	bne.n	800401e <SPI_WaitFlagStateUntilTimeout+0xc0>
 800401a:	2201      	movs	r2, #1
 800401c:	e000      	b.n	8004020 <SPI_WaitFlagStateUntilTimeout+0xc2>
 800401e:	2200      	movs	r2, #0
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	429a      	cmp	r2, r3
 8004024:	d1a3      	bne.n	8003f6e <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	3710      	adds	r7, #16
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}

08004030 <SPI_CheckFlag_BSY>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b086      	sub	sp, #24
 8004034:	af02      	add	r7, sp, #8
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	9300      	str	r3, [sp, #0]
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	2200      	movs	r2, #0
 8004044:	2180      	movs	r1, #128	; 0x80
 8004046:	68f8      	ldr	r0, [r7, #12]
 8004048:	f7ff ff89 	bl	8003f5e <SPI_WaitFlagStateUntilTimeout>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d007      	beq.n	8004062 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004056:	f043 0220 	orr.w	r2, r3, #32
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e000      	b.n	8004064 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8004062:	2300      	movs	r3, #0
}
 8004064:	4618      	mov	r0, r3
 8004066:	3710      	adds	r7, #16
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}

0800406c <__libc_init_array>:
 800406c:	b570      	push	{r4, r5, r6, lr}
 800406e:	4e0d      	ldr	r6, [pc, #52]	; (80040a4 <__libc_init_array+0x38>)
 8004070:	4c0d      	ldr	r4, [pc, #52]	; (80040a8 <__libc_init_array+0x3c>)
 8004072:	1ba4      	subs	r4, r4, r6
 8004074:	10a4      	asrs	r4, r4, #2
 8004076:	2500      	movs	r5, #0
 8004078:	42a5      	cmp	r5, r4
 800407a:	d109      	bne.n	8004090 <__libc_init_array+0x24>
 800407c:	4e0b      	ldr	r6, [pc, #44]	; (80040ac <__libc_init_array+0x40>)
 800407e:	4c0c      	ldr	r4, [pc, #48]	; (80040b0 <__libc_init_array+0x44>)
 8004080:	f000 f820 	bl	80040c4 <_init>
 8004084:	1ba4      	subs	r4, r4, r6
 8004086:	10a4      	asrs	r4, r4, #2
 8004088:	2500      	movs	r5, #0
 800408a:	42a5      	cmp	r5, r4
 800408c:	d105      	bne.n	800409a <__libc_init_array+0x2e>
 800408e:	bd70      	pop	{r4, r5, r6, pc}
 8004090:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004094:	4798      	blx	r3
 8004096:	3501      	adds	r5, #1
 8004098:	e7ee      	b.n	8004078 <__libc_init_array+0xc>
 800409a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800409e:	4798      	blx	r3
 80040a0:	3501      	adds	r5, #1
 80040a2:	e7f2      	b.n	800408a <__libc_init_array+0x1e>
 80040a4:	080044f4 	.word	0x080044f4
 80040a8:	080044f4 	.word	0x080044f4
 80040ac:	080044f4 	.word	0x080044f4
 80040b0:	080044f8 	.word	0x080044f8

080040b4 <memset>:
 80040b4:	4402      	add	r2, r0
 80040b6:	4603      	mov	r3, r0
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d100      	bne.n	80040be <memset+0xa>
 80040bc:	4770      	bx	lr
 80040be:	f803 1b01 	strb.w	r1, [r3], #1
 80040c2:	e7f9      	b.n	80040b8 <memset+0x4>

080040c4 <_init>:
 80040c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040c6:	bf00      	nop
 80040c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040ca:	bc08      	pop	{r3}
 80040cc:	469e      	mov	lr, r3
 80040ce:	4770      	bx	lr

080040d0 <_fini>:
 80040d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040d2:	bf00      	nop
 80040d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040d6:	bc08      	pop	{r3}
 80040d8:	469e      	mov	lr, r3
 80040da:	4770      	bx	lr
