Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/stephen/altera/soc_hps/sockit_audio/nios_core.qsys --synthesis=VERILOG --output-directory=/home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading sockit_audio/nios_core.qsys
Progress: Reading input file
Progress: Adding audio [AUDIO_IF 1.0]
Progress: Parameterizing module audio
Progress: Adding clk_50 [clock_source 17.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge [altera_clock_bridge 17.1]
Progress: Parameterizing module clock_bridge
Progress: Adding cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu
Progress: Adding cpu_peripheral_bridge [altera_avalon_mm_clock_crossing_bridge 17.1]
Progress: Parameterizing module cpu_peripheral_bridge
Progress: Adding data_buffer [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module data_buffer
Progress: Adding ddr3 [altera_mem_if_ddr3_emif 17.1]
Progress: Parameterizing module ddr3
Progress: Adding i2c_scl [altera_avalon_pio 17.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 17.1]
Progress: Parameterizing module i2c_sda
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_key [altera_avalon_pio 17.1]
Progress: Parameterizing module pio_key
Progress: Adding pio_led [altera_avalon_pio 17.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_sw [altera_avalon_pio 17.1]
Progress: Parameterizing module pio_sw
Progress: Adding pll_audio [altera_pll 17.1]
Progress: Parameterizing module pll_audio
Progress: Adding pll_sys [altera_pll 17.1]
Progress: Parameterizing module pll_sys
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 17.1]
Progress: Parameterizing module timer
Progress: Adding vga_pll [altera_pll 17.1]
Progress: Parameterizing module vga_pll
Progress: Adding vpg [vpg 1.0]
Progress: Parameterizing module vpg
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: nios_core.ddr3.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: nios_core.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_core.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_core.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_core.pio_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_core.pll_audio: The legal reference clock frequency is 50.0 MHz..800.0 MHz
Info: nios_core.pll_audio: Able to implement PLL with user settings
Info: nios_core.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: nios_core.pll_sys: Able to implement PLL with user settings
Info: nios_core.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_core.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: nios_core.vga_pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: nios_core.vga_pll: Able to implement PLL - Actual settings differ from Requested settings
Info: nios_core: Generating nios_core "nios_core" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: audio: "nios_core" instantiated AUDIO_IF "audio"
Info: cpu: "nios_core" instantiated altera_nios2_gen2 "cpu"
Info: cpu_peripheral_bridge: "nios_core" instantiated altera_avalon_mm_clock_crossing_bridge "cpu_peripheral_bridge"
Info: data_buffer: Starting RTL generation for module 'nios_core_data_buffer'
Info: data_buffer:   Generation command is [exec /opt/intelFPGA/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/quartus/linux64/perl/lib -I /opt/intelFPGA/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/quartus/sopc_builder/bin -I /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_core_data_buffer --dir=/tmp/alt7624_2911523012282104719.dir/0066_data_buffer_gen/ --quartus_dir=/opt/intelFPGA/quartus --verilog --config=/tmp/alt7624_2911523012282104719.dir/0066_data_buffer_gen//nios_core_data_buffer_component_configuration.pl  --do_build_sim=0  ]
Info: data_buffer: Done RTL generation for module 'nios_core_data_buffer'
Info: data_buffer: "nios_core" instantiated altera_avalon_onchip_memory2 "data_buffer"
Info: ddr3: "nios_core" instantiated altera_mem_if_ddr3_emif "ddr3"
Info: i2c_scl: Starting RTL generation for module 'nios_core_i2c_scl'
Info: i2c_scl:   Generation command is [exec /opt/intelFPGA/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/quartus/linux64/perl/lib -I /opt/intelFPGA/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/quartus/sopc_builder/bin -I /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_core_i2c_scl --dir=/tmp/alt7624_2911523012282104719.dir/0067_i2c_scl_gen/ --quartus_dir=/opt/intelFPGA/quartus --verilog --config=/tmp/alt7624_2911523012282104719.dir/0067_i2c_scl_gen//nios_core_i2c_scl_component_configuration.pl  --do_build_sim=0  ]
Info: i2c_scl: Done RTL generation for module 'nios_core_i2c_scl'
Info: i2c_scl: "nios_core" instantiated altera_avalon_pio "i2c_scl"
Info: i2c_sda: Starting RTL generation for module 'nios_core_i2c_sda'
Info: i2c_sda:   Generation command is [exec /opt/intelFPGA/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/quartus/linux64/perl/lib -I /opt/intelFPGA/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/quartus/sopc_builder/bin -I /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_core_i2c_sda --dir=/tmp/alt7624_2911523012282104719.dir/0068_i2c_sda_gen/ --quartus_dir=/opt/intelFPGA/quartus --verilog --config=/tmp/alt7624_2911523012282104719.dir/0068_i2c_sda_gen//nios_core_i2c_sda_component_configuration.pl  --do_build_sim=0  ]
Info: i2c_sda: Done RTL generation for module 'nios_core_i2c_sda'
Info: i2c_sda: "nios_core" instantiated altera_avalon_pio "i2c_sda"
Info: jtag_uart: Starting RTL generation for module 'nios_core_jtag_uart'
Info: jtag_uart:   Generation command is [exec /opt/intelFPGA/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/quartus/linux64/perl/lib -I /opt/intelFPGA/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/quartus/sopc_builder/bin -I /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_core_jtag_uart --dir=/tmp/alt7624_2911523012282104719.dir/0069_jtag_uart_gen/ --quartus_dir=/opt/intelFPGA/quartus --verilog --config=/tmp/alt7624_2911523012282104719.dir/0069_jtag_uart_gen//nios_core_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_core_jtag_uart'
Info: jtag_uart: "nios_core" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory: Starting RTL generation for module 'nios_core_onchip_memory'
Info: onchip_memory:   Generation command is [exec /opt/intelFPGA/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/quartus/linux64/perl/lib -I /opt/intelFPGA/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/quartus/sopc_builder/bin -I /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_core_onchip_memory --dir=/tmp/alt7624_2911523012282104719.dir/0070_onchip_memory_gen/ --quartus_dir=/opt/intelFPGA/quartus --verilog --config=/tmp/alt7624_2911523012282104719.dir/0070_onchip_memory_gen//nios_core_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'nios_core_onchip_memory'
Info: onchip_memory: "nios_core" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pio_key: Starting RTL generation for module 'nios_core_pio_key'
Info: pio_key:   Generation command is [exec /opt/intelFPGA/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/quartus/linux64/perl/lib -I /opt/intelFPGA/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/quartus/sopc_builder/bin -I /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_core_pio_key --dir=/tmp/alt7624_2911523012282104719.dir/0071_pio_key_gen/ --quartus_dir=/opt/intelFPGA/quartus --verilog --config=/tmp/alt7624_2911523012282104719.dir/0071_pio_key_gen//nios_core_pio_key_component_configuration.pl  --do_build_sim=0  ]
Info: pio_key: Done RTL generation for module 'nios_core_pio_key'
Info: pio_key: "nios_core" instantiated altera_avalon_pio "pio_key"
Info: pio_led: Starting RTL generation for module 'nios_core_pio_led'
Info: pio_led:   Generation command is [exec /opt/intelFPGA/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/quartus/linux64/perl/lib -I /opt/intelFPGA/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/quartus/sopc_builder/bin -I /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_core_pio_led --dir=/tmp/alt7624_2911523012282104719.dir/0072_pio_led_gen/ --quartus_dir=/opt/intelFPGA/quartus --verilog --config=/tmp/alt7624_2911523012282104719.dir/0072_pio_led_gen//nios_core_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'nios_core_pio_led'
Info: pio_led: "nios_core" instantiated altera_avalon_pio "pio_led"
Info: pll_audio: "nios_core" instantiated altera_pll "pll_audio"
Info: pll_sys: "nios_core" instantiated altera_pll "pll_sys"
Info: sysid_qsys: "nios_core" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer: Starting RTL generation for module 'nios_core_timer'
Info: timer:   Generation command is [exec /opt/intelFPGA/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/quartus/linux64//perl/lib -I /opt/intelFPGA/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/quartus/sopc_builder/bin -I /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_core_timer --dir=/tmp/alt7624_2911523012282104719.dir/0076_timer_gen/ --quartus_dir=/opt/intelFPGA/quartus --verilog --config=/tmp/alt7624_2911523012282104719.dir/0076_timer_gen//nios_core_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'nios_core_timer'
Info: timer: "nios_core" instantiated altera_avalon_timer "timer"
Info: vga_pll: "nios_core" instantiated altera_pll "vga_pll"
Info: vpg: "nios_core" instantiated vpg "vpg"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_core" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "nios_core" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "nios_core" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "nios_core" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "nios_core" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_core_cpu_cpu'
Info: cpu:   Generation command is [exec /opt/intelFPGA/quartus/linux64//eperlcmd -I /opt/intelFPGA/quartus/linux64//perl/lib -I /opt/intelFPGA/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/quartus/sopc_builder/bin -I /opt/intelFPGA/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_core_cpu_cpu --dir=/tmp/alt7624_2911523012282104719.dir/0082_cpu_gen/ --quartus_bindir=/opt/intelFPGA/quartus/linux64/ --verilog --config=/tmp/alt7624_2911523012282104719.dir/0082_cpu_gen//nios_core_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.04.03 12:23:40 (*) Starting Nios II generation
Info: cpu: # 2018.04.03 12:23:40 (*)   Checking for plaintext license.
Info: cpu: # 2018.04.03 12:23:41 (*)   Plaintext license not found.
Info: cpu: # 2018.04.03 12:23:41 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.04.03 12:23:41 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2018.04.03 12:23:41 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.04.03 12:23:41 (*)   Creating all objects for CPU
Info: cpu: # 2018.04.03 12:23:41 (*)     Testbench
Info: cpu: # 2018.04.03 12:23:42 (*)     Instruction decoding
Info: cpu: # 2018.04.03 12:23:42 (*)       Instruction fields
Info: cpu: # 2018.04.03 12:23:42 (*)       Instruction decodes
Info: cpu: # 2018.04.03 12:23:42 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.04.03 12:23:42 (*)       Instruction controls
Info: cpu: # 2018.04.03 12:23:42 (*)     Pipeline frontend
Info: cpu: # 2018.04.03 12:23:42 (*)     Pipeline backend
Info: cpu: # 2018.04.03 12:23:45 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.04.03 12:23:47 (*)   Creating encrypted RTL
Info: cpu: # 2018.04.03 12:23:48 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_core_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: pll0: "ddr3" instantiated altera_mem_if_ddr3_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating nios_core_ddr3_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the nios_core_ddr3_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "ddr3" instantiated altera_mem_if_ddr3_phy_core "p0"
Info: m0: "ddr3" instantiated altera_mem_if_ddr3_afi_mux "m0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "ddr3" instantiated altera_mem_if_ddr3_qseq "s0"
Info: c0: "ddr3" instantiated altera_mem_if_nextgen_ddr3_controller "c0"
Info: oct0: "ddr3" instantiated altera_mem_if_oct "oct0"
Info: dll0: "ddr3" instantiated altera_mem_if_dll "dll0"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: Reusing file /home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis/submodules/altera_merlin_master_translator.sv
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: Reusing file /home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis/submodules/altera_merlin_slave_translator.sv
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: Reusing file /home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis/submodules/altera_merlin_master_agent.sv
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: Reusing file /home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file /home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: Reusing file /home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file /home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis/submodules/altera_avalon_sc_fifo.v
Info: vpg_avalon_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "vpg_avalon_slave_burst_adapter"
Info: Reusing file /home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file /home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ddr3_avl_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ddr3_avl_cmd_width_adapter"
Info: Reusing file /home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file /home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/stephen/altera/soc_hps/sockit_audio/nios_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ng0: "c0" instantiated altera_mem_if_nextgen_ddr3_controller_core "ng0"
Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: nios_core: Done "nios_core" with 71 modules, 236 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
