$date
	Tue Apr 30 17:30:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mooreFSM_testbench $end
$var wire 1 ! out $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module M $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ CLK $end
$var wire 1 % RST $end
$var parameter 32 & S_res0 $end
$var parameter 32 ' S_res1 $end
$var parameter 32 ( S_res2 $end
$var parameter 32 ) S_res3 $end
$var reg 2 * CurrentState [1:0] $end
$var reg 2 + NextState [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 )
b10 (
b1 '
b0 &
$end
#0
$dumpvars
bx +
bx *
1%
0$
x#
x"
x!
$end
#2
0!
bz +
b0 *
1$
#4
b11 +
0$
1#
1"
0%
#6
b10 +
b11 *
1$
#8
b0 +
0$
0"
#10
b1 +
b0 *
1$
#12
0$
#14
1!
b10 +
b1 *
1$
#16
b11 +
0$
0#
1"
#18
0!
b1 +
b11 *
1$
#20
b10 +
0$
1#
#22
b1 +
b10 *
1$
#24
0$
#26
1!
b0 +
b1 *
1$
#28
0$
