<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<title>src/ddr3_model_parameters.vh page 3</title>
<link rel="Stylesheet" title="v2html stylesheet" media="Screen" href="v2html.css">
</head>
<script language="JavaScript" type="text/javascript"><!--
var agt=navigator.userAgent.toLowerCase(); 
var is_nav  = ((agt.indexOf('mozilla')!=-1) &&
(agt.indexOf('spoofer')==-1) &&
(agt.indexOf('compatible') == -1) &&
(agt.indexOf('opera')==-1) &&
(agt.indexOf('webtv')==-1)); 
var is_major = parseInt(navigator.appVersion); 
var is_nav4up = (is_nav && (is_major >= 4)); 
var is_ie     = (agt.indexOf("msie") != -1); 
var is_ie4up  = (is_ie  && (is_major >= 4)); 
var is_nav5up = (is_nav && (is_major >= 5));
var dirSep = (window.location.pathname.indexOf('\\') != -1) ? '\\' : '/' ;
function setbuttons (wndw) {
var i;
var sl=wndw.loc[ wndw.document.forms[0].elements[0].selectedIndex ];
for (i=0;i<sl.length;i++) {
if(sl[i]) wndw.document.images[i].src='v2html-b1.gif';
else      wndw.document.images[i].src='v2html-b2.gif';
}
if ( wndw.document.forms[0].elements[0].options[ 
wndw.document.forms[0].elements[0].selectedIndex ].text != '-') {
wndw.document.images[i  ].src='v2html-b1.gif';
wndw.document.images[i+1].src='v2html-b1.gif';
}
else {
wndw.document.images[i  ].src='v2html-b2.gif';
wndw.document.images[i+1].src='v2html-b2.gif';
}
}
// Unindented and uncommented to save spave - look in v2html for a prettier version
var disabled=1;
if (!is_nav4up) {
var event=false; 
}
var last_link=0;     
var last_class=null; 
function qs(e,t,extra_info_index) {
var inc=0,bnum=0,i,j;
if (disabled) return false;
var sig_buttons = [ "Definition" , "Local Driver" , 
"Up to Input Driver" , "Find Source" , "Index"];
if (is_nav4up || is_ie4up) {
if (((e.which==2) && (!(e.modifiers&Event.SHIFT_MASK))) ||
((e.which==1) &&  (e.modifiers&Event.CONTROL_MASK)))   inc = 1;
else if (((e.which==2) && (e.modifiers&Event.SHIFT_MASK)) ||
((e.which==1) && (e.modifiers&Event.SHIFT_MASK))) inc = -1;
if (inc == 0 && extra_info_index == 0) { 
return true;  
}
var linkText = is_nav4up ? t.text : t.innerText;
var linkY    = is_nav4up && ! is_nav5up ? t.y    : t.offsetTop;
window.status="Searching...";
if ((last_link==-1) || (document.links[last_link]!=t)) 
for (last_link=0;last_link<document.links.length;last_link++) 
if (document.links[last_link] == t)  
break;
if (inc != 0) { 
return search(linkText,linkY,last_link,inc,1);
}
else { 
window.status="";
extra_info_index--; 
if (extra_info[extra_info_index][0] != 'S') { 
return true;
}
var w = window.open('','SignalPopUp','width=200,height=235');
if (null != w.document.forms[0]) {
if ((window.location.pathname.substring(0,window.location.pathname.lastIndexOf(dirSep)))!=
(w.pn.substring(0,w.pn.lastIndexOf(dirSep)))) {
w.close();
w = window.open('','SignalPopUp','width=200,height=235');
}
}
w.focus(); 
if (null == w.document.forms[0]) { 
var Text = '<html><head></head>';
if (is_nav4up) { 
w.loc = new Array(10);
w.sel = null;
w.pn  = window.location.pathname;
}
else {     
Text += '<script>var loc = new Array(10);<\/script>\n';
Text += '<script>var sel;<\/script>\n';
Text += '<script>var pn = opener.location.pathname;<\/script>\n';
}
Text += '<body bgcolor="white">\n';
Text += '<form>';
Text += '  <select onchange="opener.setbuttons(window);">\n';
Text += '  <option>---------------------------</option>\n';
for (j=0;j<9;j++) Text += '  <option>-</option>\n';
Text += '  </select>\n';
Text += '</form>';
Text += '<table cellspacing=0 cellpadding=0>\n';
for (var i=0;i<(extra_info[extra_info_index].length-1);i++) {
Text += hbutton(sig_buttons[i], 
'opener.location=loc[sel.selectedIndex]['+i+'];',
bnum++);
}
Text += hbutton("Search Backwards", 
'opener.search(sel.options[ sel.selectedIndex ].text,' +
'0,opener.last_link,-1,0);',bnum++);
Text += hbutton("Search Forwards",
'opener.search(sel.options[ sel.selectedIndex ].text,' +
'0,opener.last_link, 1,0);',bnum++);
Text += hbutton("Close","window.close();",bnum++);
Text += '</table>\n';
Text += '</body></html>\n';
w.document.open();
w.document.write(Text);
w.document.close();
w.document.forms[0].elements[0].options[0].text  = linkText;
w.sel = w.document.forms[0].elements[0]; 
for (j=0;j<10;j++) w.loc[j] = new Array(sig_buttons.length);  
copy_into_loc0(w,extra_info_index);
}
else {
var opts = w.document.forms[0].elements[0].options;
if ( opts.length<10 ) { 
w.loc[opts.length] = new Array;
opts.length++; 
}
for (i=opts.length-2;i>=0;i--) {
opts[i+1].text=opts[i].text;
for (var j=0;j<w.loc[i].length;j++) w.loc[i+1][j] = w.loc[i][j];
}
opts[0].text  = linkText;
copy_into_loc0(w,extra_info_index);
}
return false; 
}
}
return true;
}
function hbutton (text,action,bnum) {
return '  <tr><td><a href="" '+
'onmousedown="'+
'if (images['+bnum+'].src.match(/v2html-b2.gif/)) return false; ' +
'images['+bnum+'].src=\'v2html-b3.gif\';" '+
'onmouseup="'+
'if (images['+bnum+'].src.match(/v2html-b2.gif/)) return false; ' +
'images['+bnum+'].src=\'v2html-b1.gif\';" '+
'onclick="'+
'if (images['+bnum+'].src.match(/v2html-b2.gif/)) return false; ' +
action + 
' return false;">'+
'<img border=0 src="v2html-b1.gif"></a></td>' +
'<td style="font-family:sans-serif; font-weight:bold; font-size:14px;"> '+text+'</td></tr>\n';
}
function copy_into_loc0 (w,extra_info_index) {
for (var i=1;i<extra_info[extra_info_index].length;i++) {
w.loc[0][i-1] = extra_info[extra_info_index][i];
}
w.document.forms[0].elements[0].selectedIndex=1;
w.document.forms[0].elements[0].selectedIndex=0;
setbuttons(w);
}
function search(text,y,i,inc,relative) {
var nextpage,wrappage,linkText,linkY;
window.status="Searching...";
if (last_class) document.links[i].className=last_class;
while (1) {
for (i+=inc;i<document.links.length && i>=0;i+=inc) {
linkText = is_nav4up ? document.links[i].text : document.links[i].innerText;
linkY    = is_nav4up && ! is_nav5up ? document.links[i].y    : document.links[i].offsetTop;
if ((linkText == text) && (linkY != y)) {
window.status="";
if (is_nav4up) 
if (relative) window.scrollBy(0,linkY - y);
else          window.scrollTo(0,linkY); 
else if (is_ie4up)
document.links[i].scrollIntoView(true); 
last_link=i;
last_class=document.links[i].className;
document.links[i].className='HI';
return false;
}
}
nextpage = (inc==1) ? next_page() : prev_page();
wrappage = (inc==1) ? first_page() : last_page();
if (nextpage!="" || wrappage!="") {
if (nextpage=="") { 
if (!confirm(text + " not found. Search again from "+((inc==1)?"first":"last")+" page?"))
return false;
nextpage=wrappage;
}
location=nextpage+ "?" + escape(text) + "&" + ( y - window.pageYOffset ) + "&" + inc;
return false;
}
if (confirm(text + " not found. Search again from "+((inc==1)?"start":"end")+"?")) {
if (inc==1) i=-1;
else i=document.links.length;
} else return false;
}
return true;
}
function loadqs() {
var opt=location.search, text="", s="", y=0, si=0, inc=1;
if (opt.length==0) return true;  
for (var i=1;i<opt.length;i++) { 
if (opt.charAt(i) != "&") 
s += opt.charAt(i);
else {
if (text=="") text=unescape(s);
else             y=s;
s="";
}
}
if (text=="") return true;
if (s == "-1") { si=document.links.length-1; inc=-1; }
window.scrollTo(0,0);
search(text,y,si,inc);
return true;
}
// -->
</script>
<body onload='loadqs();'>
<script language="JavaScript"type="text/javascript"><!--
function prev_page() { return "ddr3_model_parameters.vh.p2.html"; }
function last_page() { return "ddr3_model_parameters.vh.p4.html"; }
// -->
</script>
<center><table class=NB cols=7 ><tr><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy.html';"><a target="_top" href="hierarchy.html">Hierarchy</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-f.html';"><a target="_top" href="hierarchy-f.html">Files</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-m.html';"><a target="_top" href="hierarchy-m.html">Modules</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html';"><a target="_top" href="hierarchy-s.html">Signals</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-t.html';"><a target="_top" href="hierarchy-t.html">Tasks</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-fn.html';"><a target="_top" href="hierarchy-fn.html">Functions</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='http://www.burbleland.com/v2html/help_7_30.html?';"><a target="_top" href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></td></tr></table></center>
<center><table class=NB cols=5 ><tr><td align="center" width="20%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='ddr3_model_parameters.vh.p2.html#bottom_of_page';"><a target="_top" href="ddr3_model_parameters.vh.p2.html#bottom_of_page">Prev</a></td><td align="center" width="20%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='ddr3_model_parameters.vh.html';"><a target="_top" href="ddr3_model_parameters.vh.html">1</a></td><td align="center" width="20%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='ddr3_model_parameters.vh.p2.html';"><a target="_top" href="ddr3_model_parameters.vh.p2.html">2</a></td><td align="center" width="20%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';" ><font color="#808080">3</font></td><td align="center" width="20%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='ddr3_model_parameters.vh.p4.html';"><a target="_top" href="ddr3_model_parameters.vh.p4.html">4</a></td></tr></table></center>
<pre>
<span class=P>      parameter TXP              =    7500; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    7500; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     400; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     325; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     325; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    9000; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   12500; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   12500; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `else </span><span class=P>//`define sg25                        // sg25 is equivalent to the JEDEC DDR3-800E (6-6-6) speed bin
</span><span class=P>      parameter TCK_MIN          =    2500; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =     100; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     200; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =     147; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     175; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     194; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     209; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     222; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     232; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     241; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     249; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     257; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     263; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     269; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =     125; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =     150; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =     200; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.25; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.20; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.20; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     400; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.38; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.38; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     600; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     900; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =     350; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     275; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   37500; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   52500; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   15000; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   15000; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    7500; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    7500; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     400; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     325; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     325; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    9000; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   15000; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   15000; </span><span class=P>// CL         ps    Minimum CAS Latency
</span>  <span class=M>`endif</span>
  
<a name="2051"></a>    <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2051">TDQSCK_DLLDIS</a>    =  <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p2.html#1830">TDQSCK</a>; <span class=C>// tDQSCK     ps    for DLLDIS mode, timing not guaranteed
</span>
  <span class=M>`ifdef</span> <a  onClick="return qs(event,this,0)"  class=D href="ddr3_model.sv.html#101">x16</a>
<span class=P>    `ifdef sg093
</span><span class=P>      parameter TRRD             =    6000; </span><span class=P>// tRRD       ps     (2KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   35000; </span><span class=P>// tFAW       ps     (2KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg093E
</span><span class=P>      parameter TRRD             =    6000; </span><span class=P>// tRRD       ps     (2KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   35000; </span><span class=P>// tFAW       ps     (2KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg093F
</span><span class=P>      parameter TRRD             =    6000; </span><span class=P>// tRRD       ps     (2KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   35000; </span><span class=P>// tFAW       ps     (2KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg107
</span><span class=P>      parameter TRRD             =    6000; </span><span class=P>// tRRD       ps     (2KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   35000; </span><span class=P>// tFAW       ps     (2KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg107E
</span><span class=P>      parameter TRRD             =    6000; </span><span class=P>// tRRD       ps     (2KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   35000; </span><span class=P>// tFAW       ps     (2KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg107F
</span><span class=P>      parameter TRRD             =    6000; </span><span class=P>// tRRD       ps     (2KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   35000; </span><span class=P>// tFAW       ps     (2KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg125E
</span><span class=P>      parameter TRRD             =    7500; </span><span class=P>// tRRD       ps     (2KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   40000; </span><span class=P>// tFAW       ps     (2KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg125
</span><span class=P>      parameter TRRD             =    7500; </span><span class=P>// tRRD       ps     (2KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   40000; </span><span class=P>// tFAW       ps     (2KB page size) Four Bank Activate window
</span>    <span class=M>`elsif</span> sg15E
<a name="2079"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2079">TRRD</a>             =    7500; <span class=C>// tRRD       ps     (2KB page size) Active bank a to Active bank b command time
</span><a name="2080"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2080">TFAW</a>             =   45000; <span class=C>// tFAW       ps     (2KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg15
</span><span class=P>      parameter TRRD             =    7500; </span><span class=P>// tRRD       ps     (2KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   45000; </span><span class=P>// tFAW       ps     (2KB page size) Four Bank Activate window
</span><span class=P>    `else </span><span class=P>// sg187E, sg187, sg25, sg25E
</span><span class=P>      parameter TRRD             =   10000; </span><span class=P>// tRRD       ps     (2KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   50000; </span><span class=P>// tFAW       ps     (2KB page size) Four Bank Activate window
</span>    <span class=M>`endif</span>
<span class=P>  `else </span><span class=P>// x4, x8
</span><span class=P>    `ifdef sg093
</span><span class=P>      parameter TRRD             =    5000; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   25000; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg093E
</span><span class=P>      parameter TRRD             =    5000; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   25000; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg093F
</span><span class=P>      parameter TRRD             =    5000; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   25000; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg107
</span><span class=P>      parameter TRRD             =    5000; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   25000; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg107E
</span><span class=P>      parameter TRRD             =    5000; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   25000; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg107F
</span><span class=P>      parameter TRRD             =    5000; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   25000; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg125E
</span><span class=P>      parameter TRRD             =    6000; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   30000; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg125
</span><span class=P>      parameter TRRD             =    6000; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   30000; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg15E
</span><span class=P>      parameter TRRD             =    6000; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   30000; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg15
</span><span class=P>      parameter TRRD             =    6000; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   30000; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg187E
</span><span class=P>      parameter TRRD             =    7500; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   37500; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>    `elsif sg187
</span><span class=P>      parameter TRRD             =    7500; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   37500; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>    `else </span><span class=P>// sg25, sg25E
</span><span class=P>      parameter TRRD             =   10000; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>      parameter TFAW             =   40000; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>    `endif
</span>  <span class=M>`endif</span>
  
      <span class=C>// Timing Parameters
</span>  
      <span class=C>// Mode Register
</span><a name="2134"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2134">CL_MIN</a>           =       5; <span class=C>// CL         tCK   Minimum CAS Latency
</span><a name="2135"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2135">CL_MAX</a>           =      14; <span class=C>// CL         tCK   Maximum CAS Latency
</span><a name="2136"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2136">AL_MIN</a>           =       0; <span class=C>// AL         tCK   Minimum Additive Latency
</span><a name="2137"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2137">AL_MAX</a>           =       2; <span class=C>// AL         tCK   Maximum Additive Latency
</span><a name="2138"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2138">WR_MIN</a>           =       5; <span class=C>// WR         tCK   Minimum Write Recovery
</span><a name="2139"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2139">WR_MAX</a>           =      16; <span class=C>// WR         tCK   Maximum Write Recovery
</span><a name="2140"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2140">BL_MIN</a>           =       4; <span class=C>// BL         tCK   Minimum Burst Length
</span><a name="2141"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2141">BL_MAX</a>           =       8; <span class=C>// BL         tCK   Minimum Burst Length
</span><a name="2142"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2142">CWL_MIN</a>          =       5; <span class=C>// CWL        tCK   Minimum CAS Write Latency
</span><a name="2143"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2143">CWL_MAX</a>          =      10; <span class=C>// CWL        tCK   Maximum CAS Write Latency
</span>  
      <span class=C>// Clock
</span><a name="2146"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2146">TCK_MAX</a>          =    3300; <span class=C>// tCK        ps    Maximum Clock Cycle Time
</span><a name="2147"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2147">TCH_AVG_MIN</a>      =    0.47; <span class=C>// tCH        tCK   Minimum Clock High-Level Pulse Width
</span><a name="2148"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2148">TCL_AVG_MIN</a>      =    0.47; <span class=C>// tCL        tCK   Minimum Clock Low-Level Pulse Width
</span><a name="2149"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2149">TCH_AVG_MAX</a>      =    0.53; <span class=C>// tCH        tCK   Maximum Clock High-Level Pulse Width
</span><a name="2150"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2150">TCL_AVG_MAX</a>      =    0.53; <span class=C>// tCL        tCK   Maximum Clock Low-Level Pulse Width
</span><a name="2151"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2151">TCH_ABS_MIN</a>      =    0.43; <span class=C>// tCH        tCK   Minimum Clock High-Level Pulse Width
</span><a name="2152"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2152">TCL_ABS_MIN</a>      =    0.43; <span class=C>// tCL        tCK   Maximum Clock Low-Level Pulse Width
</span><a name="2153"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2153">TCKE_TCK</a>         =       3; <span class=C>// tCKE       tCK   CKE minimum high or low pulse width
</span><a name="2154"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2154">TAA_MAX</a>          =   20000; <span class=C>// TAA        ps    Internal READ command to first data
</span>      
      <span class=C>// Data OUT
</span><a name="2157"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2157">TQH</a>              =    0.38; <span class=C>// tQH        ps    DQ output hold time from DQS, DQS#
</span>      <span class=C>// Data Strobe OUT
</span><a name="2159"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2159">TRPRE</a>            =    0.90; <span class=C>// tRPRE      tCK   DQS Read Preamble
</span><a name="2160"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2160">TRPST</a>            =    0.30; <span class=C>// tRPST      tCK   DQS Read Postamble
</span>      <span class=C>// Data Strobe IN
</span><a name="2162"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2162">TDQSH</a>            =    0.45; <span class=C>// tDQSH      tCK   DQS input High Pulse Width
</span><a name="2163"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2163">TDQSL</a>            =    0.45; <span class=C>// tDQSL      tCK   DQS input Low Pulse Width
</span><a name="2164"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2164">TWPRE</a>            =    0.90; <span class=C>// tWPRE      tCK   DQS Write Preamble
</span><a name="2165"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2165">TWPST</a>            =    0.30; <span class=C>// tWPST      tCK   DQS Write Postamble
</span>      <span class=C>// Command and Address
</span><a name="2167"></a>      <span class=K>integer</span> <a  onClick="return qs(event,this,0)"  class=SIT href="ddr3_model.sv.html#532">TZQCS</a>;                        <span class=C>// tZQCS      tCK   ZQ Cal (Short) time
</span><a name="2168"></a>      <span class=K>integer</span> <a  onClick="return qs(event,this,0)"  class=SIT href="ddr3_model_parameters.vh.p3.html#2168">TZQINIT</a>            =  max(512, <a  onClick="return qs(event,this,0)"  class=F href="ddr3_model.sv.html#ddr3_model_ceil">ceil</a>(640000/<a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p2.html#1810">TCK_MIN</a>)); <span class=C>// tZQinit    tCK   ZQ Cal (Long) time
</span><a name="2169"></a>      <span class=K>integer</span> <a  onClick="return qs(event,this,0)"  class=SIT href="ddr3_model_parameters.vh.p3.html#2169">TZQOPER</a>            =  max(256, <a  onClick="return qs(event,this,0)"  class=F href="ddr3_model.sv.html#ddr3_model_ceil">ceil</a>(320000/<a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p2.html#1810">TCK_MIN</a>)); <span class=C>// tZQoper    tCK   ZQ Cal (Long) time
</span><a name="2170"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2170">TCCD</a>             =       4; <span class=C>// tCCD       tCK   Cas to Cas command delay
</span><a name="2171"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2171">TCCD_DG</a>          =       2; <span class=C>// tCCD_DG    tCK   Cas to Cas command delay to different group
</span><a name="2172"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2172">TRAS_MAX</a>         =    60e9; <span class=C>// tRAS       ps    Maximum Active to Precharge command time
</span><a name="2173"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2173">TWR</a>              =   15000; <span class=C>// tWR        ps    Write recovery time
</span><a name="2174"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2174">TMRD</a>             =       4; <span class=C>// tMRD       tCK   Load Mode Register command cycle time
</span><a name="2175"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2175">TMOD</a>             =   15000; <span class=C>// tMOD       ps    LOAD MODE to non-LOAD MODE command cycle time
</span><a name="2176"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2176">TMOD_TCK</a>         =      12; <span class=C>// tMOD       tCK   LOAD MODE to non-LOAD MODE command cycle time
</span><a name="2177"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2177">TRRD_TCK</a>         =       4; <span class=C>// tRRD       tCK   Active bank a to Active bank b command time
</span><a name="2178"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2178">TRRD_DG</a>          =    3000; <span class=C>// tRRD_DG    ps     Active bank a to Active bank b command time to different group
</span><a name="2179"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2179">TRRD_DG_TCK</a>      =       2; <span class=C>// tRRD_DG    tCK   Active bank a to Active bank b command time to different group
</span><a name="2180"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2180">TRTP</a>             =    7500; <span class=C>// tRTP       ps    Read to Precharge command delay
</span><a name="2181"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2181">TRTP_TCK</a>         =       4; <span class=C>// tRTP       tCK   Read to Precharge command delay
</span><a name="2182"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2182">TWTR</a>             =    7500; <span class=C>// tWTR       ps    Write to Read command delay
</span><a name="2183"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2183">TWTR_DG</a>          =    3750; <span class=C>// tWTR_DG    ps    Write to Read command delay to different group
</span><a name="2184"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2184">TWTR_TCK</a>         =       4; <span class=C>// tWTR       tCK   Write to Read command delay
</span><a name="2185"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2185">TWTR_DG_TCK</a>      =       2; <span class=C>// tWTR_DG    tCK   Write to Read command delay to different group
</span><a name="2186"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2186">TDLLK</a>            =     512; <span class=C>// tDLLK      tCK   DLL locking time
</span>      <span class=C>// Refresh - 2Gb
</span><a name="2188"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2188">TRFC_MIN</a>         =  160000; <span class=C>// tRFC       ps    Refresh to Refresh Command interval minimum value
</span><a name="2189"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2189">TRFC_MAX</a>         =70200000; <span class=C>// tRFC       ps    Refresh to Refresh Command Interval maximum value
</span>      <span class=C>// Power Down
</span><a name="2191"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2191">TXP_TCK</a>          =       3; <span class=C>// tXP        tCK   Exit power down to a valid command
</span><a name="2192"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2192">TXPDLL</a>           =   24000; <span class=C>// tXPDLL     ps    Exit precharge power down to READ or WRITE command (DLL-off mode)
</span><a name="2193"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2193">TXPDLL_TCK</a>       =      10; <span class=C>// tXPDLL     tCK   Exit precharge power down to READ or WRITE command (DLL-off mode)
</span><a name="2194"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2194">TACTPDEN</a>         =       1; <span class=C>// tACTPDEN   tCK   Timing of last ACT command to power down entry
</span><a name="2195"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2195">TPRPDEN</a>          =       1; <span class=C>// tPREPDEN   tCK   Timing of last PRE command to power down entry
</span><a name="2196"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2196">TREFPDEN</a>         =       1; <span class=C>// tARPDEN    tCK   Timing of last REFRESH command to power down entry
</span><a name="2197"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2197">TCPDED</a>           =       1; <span class=C>// tCPDED     tCK   Command pass disable/enable delay
</span><a name="2198"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2198">TPD_MAX</a>          =<a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2189">TRFC_MAX</a>; <span class=C>// tPD        ps    Power-down entry-to-exit timing
</span><a name="2199"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2199">TXPR</a>             =  170000; <span class=C>// tXPR       ps    Exit Reset from CKE assertion to a valid command
</span><a name="2200"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2200">TXPR_TCK</a>         =       5; <span class=C>// tXPR       tCK   Exit Reset from CKE assertion to a valid command
</span>      <span class=C>// Self Refresh
</span><a name="2202"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2202">TXS</a>              =  170000; <span class=C>// tXS        ps    Exit self refesh to a non-read or write command
</span><a name="2203"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2203">TXS_TCK</a>          =       5; <span class=C>// tXS        tCK   Exit self refesh to a non-read or write command
</span><a name="2204"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2204">TXSDLL</a>           =   <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2186">TDLLK</a>; <span class=C>// tXSRD      tCK   Exit self refresh to a read or write command
</span><a name="2205"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2205">TISXR</a>            =     <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p2.html#1835">TIS</a>; <span class=C>// tISXR      ps    CKE setup time during self refresh exit.
</span><a name="2206"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2206">TCKSRE</a>           =   10000; <span class=C>// tCKSRE     ps    Valid Clock requirement after self refresh entry (SRE)
</span><a name="2207"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2207">TCKSRE_TCK</a>       =       5; <span class=C>// tCKSRE     tCK   Valid Clock requirement after self refresh entry (SRE)
</span><a name="2208"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2208">TCKSRX</a>           =   10000; <span class=C>// tCKSRX     ps    Valid Clock requirement prior to self refresh exit (SRX)
</span><a name="2209"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2209">TCKSRX_TCK</a>       =       5; <span class=C>// tCKSRX     tCK   Valid Clock requirement prior to self refresh exit (SRX)
</span><a name="2210"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2210">TCKESR_TCK</a>       =       4; <span class=C>// tCKESR     tCK   Minimum CKE low width for Self Refresh entry to exit timing
</span>      <span class=C>// ODT
</span><a name="2212"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2212">TAOF</a>             =     0.7; <span class=C>// tAOF       tCK   RTT turn-off from ODTLoff reference
</span><a name="2213"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2213">TAONPD</a>           =    8500; <span class=C>// tAONPD     ps    Asynchronous RTT turn-on delay (Power-Down with DLL frozen)
</span><a name="2214"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2214">TAOFPD</a>           =    8500; <span class=C>// tAONPD     ps    Asynchronous RTT turn-off delay (Power-Down with DLL frozen)
</span><a name="2215"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2215">ODTH4</a>            =       4; <span class=C>// ODTH4      tCK   ODT minimum HIGH time after ODT assertion or write (BL4)
</span><a name="2216"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2216">ODTH8</a>            =       6; <span class=C>// ODTH8      tCK   ODT minimum HIGH time after write (BL8)
</span><a name="2217"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2217">TADC</a>             =     0.7; <span class=C>// tADC       tCK   RTT dynamic change skew
</span>      <span class=C>// Write Levelization
</span><a name="2219"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2219">TWLMRD</a>           =      40; <span class=C>// tWLMRD     tCK   First DQS pulse rising edge after tDQSS margining mode is programmed
</span><a name="2220"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2220">TWLDQSEN</a>         =      25; <span class=C>// tWLDQSEN   tCK   DQS/DQS delay after tDQSS margining mode is programmed
</span><a name="2221"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2221">TWLOE</a>            =    2000; <span class=C>// tWLOE      ps    Write levelization output error
</span>  
      <span class=C>// Size Parameters based on Part Width
</span>  
<span class=P>  `ifdef x4
</span><span class=P>      parameter DM_BITS          =       1; </span><span class=P>// Set this parameter to control how many Data Mask bits are used
</span><span class=P>      parameter ADDR_BITS        =      15; </span><span class=P>// MAX Address Bits
</span><span class=P>      parameter ROW_BITS         =      15; </span><span class=P>// Set this parameter to control how many Address bits are used
</span><span class=P>      parameter COL_BITS         =      11; </span><span class=P>// Set this parameter to control how many Column bits are used
</span><span class=P>      parameter DQ_BITS          =       4; </span><span class=P>// Set this parameter to control how many Data bits are used       **Same as part bit width**
</span><span class=P>      parameter DQS_BITS         =       1; </span><span class=P>// Set this parameter to control how many Dqs bits are used
</span><span class=P>  `elsif x8
</span><span class=P>      parameter DM_BITS          =       1; </span><span class=P>// Set this parameter to control how many Data Mask bits are used
</span><span class=P>      parameter ADDR_BITS        =      15; </span><span class=P>// MAX Address Bits
</span><span class=P>      parameter ROW_BITS         =      15; </span><span class=P>// Set this parameter to control how many Address bits are used
</span><span class=P>      parameter COL_BITS         =      10; </span><span class=P>// Set this parameter to control how many Column bits are used
</span><span class=P>      parameter DQ_BITS          =       8; </span><span class=P>// Set this parameter to control how many Data bits are used       **Same as part bit width**
</span><span class=P>      parameter DQS_BITS         =       1; </span><span class=P>// Set this parameter to control how many Dqs bits are used
</span>  <span class=M>`else</span> <span class=C>//`define x16
</span><a name="2240"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2240">DM_BITS</a>          =       2; <span class=C>// Set this parameter to control how many Data Mask bits are used
</span><a name="2241"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2241">ADDR_BITS</a>        =      14; <span class=C>// MAX Address Bits
</span><a name="2242"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2242">ROW_BITS</a>         =      14; <span class=C>// Set this parameter to control how many Address bits are used
</span><a name="2243"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2243">COL_BITS</a>         =      10; <span class=C>// Set this parameter to control how many Column bits are used
</span><a name="2244"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2244">DQ_BITS</a>          =      16; <span class=C>// Set this parameter to control how many Data bits are used       **Same as part bit width**
</span><a name="2245"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2245">DQS_BITS</a>         =       2; <span class=C>// Set this parameter to control how many Dqs bits are used
</span>  <span class=M>`endif</span>
  
      <span class=C>// Size Parameters
</span><a name="2249"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2249">BA_BITS</a>          =       3; <span class=C>// Set this parmaeter to control how many Bank Address bits are used
</span><a name="2250"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2250">MEM_BITS</a>         =      15; <span class=C>// Set this parameter to control how many write data bursts can be stored in memory.  The default is 2^10=1024.
</span><a name="2251"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2251">AP</a>               =      10; <span class=C>// the address bit that controls auto-precharge and precharge-all
</span><a name="2252"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2252">BC</a>               =      12; <span class=C>// the address bit that controls burst chop
</span><a name="2253"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2253">BL_BITS</a>          =       3; <span class=C>// the number of bits required to count to BL_MAX
</span><a name="2254"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2254">BO_BITS</a>          =       2; <span class=C>// the number of Burst Order Bits
</span>  
<span class=P>  `ifdef QUAD_RANK
</span><span class=P>      `define DUAL_RANK </span><span class=P>// also define DUAL_RANK
</span><span class=P>      parameter CS_BITS          =       4; </span><span class=P>// Number of Chip Select Bits
</span><span class=P>      parameter RANKS            =       4; </span><span class=P>// Number of Chip Selects
</span><span class=P>  `elsif DUAL_RANK
</span><span class=P>      parameter CS_BITS          =       2; </span><span class=P>// Number of Chip Select Bits
</span><span class=P>      parameter RANKS            =       2; </span><span class=P>// Number of Chip Selects
</span>  <span class=M>`else</span>
<a name="2264"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2264">CS_BITS</a>          =       1; <span class=C>// Number of Chip Select Bits
</span><a name="2265"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2265">RANKS</a>            =       1; <span class=C>// Number of Chip Selects
</span>  <span class=M>`endif</span>
  
      <span class=C>// Simulation parameters
</span><a name="2269"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2269">RZQ</a>              =     240; <span class=C>// termination resistance
</span><a name="2270"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2270">PRE_DEF_PAT</a>      =   8'hAA; <span class=C>// value returned during mpr pre-defined pattern readout
</span><a name="2271"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2271">STOP_ON_ERROR</a>    =       1; <span class=C>// If set to 1, the model will halt on command sequence/major errors
</span><a name="2272"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2272">DEBUG</a>            =       1; <span class=C>// Turn on Debug messages
</span><a name="2273"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2273">BUS_DELAY</a>        =       0; <span class=C>// delay in nanoseconds
</span><a name="2274"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2274">RANDOM_OUT_DELAY</a> =       0; <span class=C>// If set to 1, the model will put a random amount of delay on DQ/DQS during reads
</span><a name="2275"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2275">RANDOM_SEED</a>      =   31913; <span class=C>//seed value for random generator.
</span>  
<a name="2277"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2277">RDQSEN_PRE</a>       =       2; <span class=C>// DQS driving time prior to first read strobe
</span><a name="2278"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2278">RDQSEN_PST</a>       =       1; <span class=C>// DQS driving time after last read strobe
</span><a name="2279"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2279">RDQS_PRE</a>         =       2; <span class=C>// DQS low time prior to first read strobe
</span><a name="2280"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2280">RDQS_PST</a>         =       1; <span class=C>// DQS low time after last read strobe
</span><a name="2281"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2281">RDQEN_PRE</a>        =       0; <span class=C>// DQ/DM driving time prior to first read data
</span><a name="2282"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2282">RDQEN_PST</a>        =       0; <span class=C>// DQ/DM driving time after last read data
</span><a name="2283"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2283">WDQS_PRE</a>         =       2; <span class=C>// DQS half clock periods prior to first write strobe
</span><a name="2284"></a>      <span class=K>parameter</span> <a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2284">WDQS_PST</a>         =       1; <span class=C>// DQS half clock periods after last write strobe
</span>  
  <span class=C>// check for legal cas latency based on the cas write latency
</span><a name="ddr3_model_valid_cl"></a>  <span class=K>function</span> <a  onClick="return qs(event,this,0)"  class=F href="ddr3_model_parameters.vh.p3.html#ddr3_model_valid_cl">valid_cl</a>;
<a name="2288"></a>      <span class=K>input</span> [3:0] <a  onClick="return qs(event,this,0)"  class=SI href="ddr3_model_parameters.vh.p3.html#2288">cl</a>;
<a name="2289"></a>      <span class=K>input</span> [3:0] <a  onClick="return qs(event,this,0)"  class=SI href="ddr3_model_parameters.vh.p3.html#2289">cwl</a>;
  
      <span class=K>case</span> ({<a  onClick="return qs(event,this,0)"  class=SI href="ddr3_model_parameters.vh.p3.html#2289">cwl</a>, <a  onClick="return qs(event,this,0)"  class=SI href="ddr3_model_parameters.vh.p3.html#2288">cl</a>})
<span class=P>  `ifdef sg093
</span><span class=P>        {4'd5 , 4'd5 },
</span><span class=P>          {4'd5, 4'd6 },
</span><span class=P>          {4'd6, 4'd7 },
</span><span class=P>          {4'd6, 4'd8 },
</span><span class=P>          {4'd7, 4'd9 },
</span><span class=P>          {4'd7, 4'd10},
</span><span class=P>          {4'd8, 4'd11},
</span><span class=P>          {4'd9, 4'd13},
</span><span class=P>          {4'd10, 4'd14}: valid_cl = 1;
</span><span class=P>  `elsif sg093E
</span><span class=P>          {4'd5, 4'd5 },
</span><span class=P>          {4'd5, 4'd6 },
</span><span class=P>          {4'd6, 4'd7 },
</span><span class=P>          {4'd6, 4'd8 },
</span><span class=P>          {4'd7, 4'd9 },
</span><span class=P>          {4'd7, 4'd10},
</span><span class=P>          {4'd8, 4'd10},
</span><span class=P>          {4'd8, 4'd11},
</span><span class=P>          {4'd9, 4'd12},
</span><span class=P>          {4'd9, 4'd13},
</span><span class=P>          {4'd10, 4'd13},
</span><span class=P>          {4'd10, 4'd14}: valid_cl = 1;
</span><span class=P>  `elsif sg093F
</span><span class=P>          {4'd5, 4'd5 },
</span><span class=P>          {4'd5, 4'd6 },
</span><span class=P>          {4'd6, 4'd6 },
</span><span class=P>          {4'd6, 4'd7 },
</span><span class=P>          {4'd6, 4'd8 },
</span><span class=P>          {4'd7, 4'd8 },
</span><span class=P>          {4'd7, 4'd9 },
</span><span class=P>          {4'd7, 4'd10},
</span><span class=P>          {4'd8, 4'd9 },
</span><span class=P>          {4'd8, 4'd10},
</span><span class=P>          {4'd8, 4'd11},
</span><span class=P>          {4'd9, 4'd11},
</span><span class=P>          {4'd9, 4'd12},
</span><span class=P>          {4'd9, 4'd13},
</span><span class=P>          {4'd10, 4'd12},
</span><span class=P>          {4'd10, 4'd13},
</span><span class=P>          {4'd10, 4'd14}: valid_cl = 1;
</span><span class=P>  `elsif sg107
</span><span class=P>          {4'd5, 4'd5 },
</span><span class=P>          {4'd5, 4'd6 },
</span><span class=P>          {4'd6, 4'd7 },
</span><span class=P>          {4'd6, 4'd8 },
</span><span class=P>          {4'd7, 4'd9 },
</span><span class=P>          {4'd7, 4'd10},
</span><span class=P>          {4'd8, 4'd11},
</span><span class=P>          {4'd9, 4'd13}: valid_cl = 1;
</span><span class=P>  `elsif sg107E
</span><span class=P>          {4'd5, 4'd5 },
</span><span class=P>          {4'd5, 4'd6 },
</span><span class=P>          {4'd6, 4'd7 },
</span><span class=P>          {4'd6, 4'd8 },
</span><span class=P>          {4'd7, 4'd9 },
</span><span class=P>          {4'd7, 4'd10},
</span><span class=P>          {4'd8, 4'd11},
</span><span class=P>          {4'd9, 4'd12},
</span><span class=P>          {4'd9, 4'd13}: valid_cl = 1;
</span><span class=P>  `elsif sg107F
</span><span class=P>          {4'd5, 4'd5 },
</span><span class=P>          {4'd5, 4'd6 },
</span><span class=P>          {4'd6, 4'd7 },
</span><span class=P>          {4'd6, 4'd8 },
</span><span class=P>          {4'd7, 4'd8 },
</span><span class=P>          {4'd7, 4'd9 },
</span><span class=P>          {4'd7, 4'd10},
</span><span class=P>          {4'd8, 4'd10},
</span><span class=P>          {4'd8, 4'd11},
</span><span class=P>          {4'd9, 4'd11},
</span><span class=P>          {4'd9, 4'd12},
</span><span class=P>          {4'd9, 4'd13}: valid_cl = 1;
</span><span class=P>  `elsif sg125E
</span><span class=P>          {4'd5, 4'd5 },
</span><span class=P>          {4'd5, 4'd6 },
</span><span class=P>          {4'd6, 4'd7 },
</span><span class=P>          {4'd6, 4'd8 },
</span><span class=P>          {4'd7, 4'd9 },
</span><span class=P>          {4'd7, 4'd10},
</span><span class=P>          {4'd8, 4'd10},
</span><span class=P>          {4'd8, 4'd11}: valid_cl = 1;
</span><span class=P>  `elsif sg125
</span><span class=P>          {4'd5, 4'd5 },
</span><span class=P>          {4'd5, 4'd6 },
</span><span class=P>          {4'd6, 4'd7 },
</span><span class=P>          {4'd6, 4'd8 },
</span><span class=P>          {4'd7, 4'd9 },
</span><span class=P>          {4'd7, 4'd10},
</span><span class=P>          {4'd8, 4'd11}: valid_cl = 1;
</span>  <span class=M>`elsif</span> sg15E
          {4'd5, 4'd5 },
          {4'd5, 4'd6 },
          {4'd6, 4'd7 },
          {4'd6, 4'd8 },
          {4'd7, 4'd9 },
          {4'd7, 4'd10}: <a  onClick="return qs(event,this,0)"  class=F href="ddr3_model_parameters.vh.p3.html#ddr3_model_valid_cl">valid_cl</a> = 1;
<span class=P>  `elsif sg15
</span><span class=P>          {4'd5, 4'd5 },
</span><span class=P>          {4'd5, 4'd6 },
</span><span class=P>          {4'd6, 4'd8 },
</span><span class=P>          {4'd7, 4'd10}: valid_cl = 1;
</span><span class=P>  `elsif sg187E
</span><span class=P>          {4'd5, 4'd5 },
</span><span class=P>          {4'd5, 4'd6 },
</span><span class=P>          {4'd6, 4'd7 },
</span><span class=P>          {4'd6, 4'd8 }: valid_cl = 1;
</span><span class=P>  `elsif sg187
</span><span class=P>          {4'd5, 4'd5 },
</span><span class=P>          {4'd5, 4'd6 },
</span><span class=P>          {4'd6, 4'd8 }: valid_cl = 1;
</span><span class=P>  `elsif sg25E
</span><span class=P>          {4'd5, 4'd5 },
</span><span class=P>          {4'd5, 4'd6 }: valid_cl = 1;
</span><span class=P>  `elsif sg25
</span><span class=P>          {4'd5, 4'd5 },
</span><span class=P>          {4'd5, 4'd6 }: valid_cl = 1;
</span>  <span class=M>`endif</span>
          <span class=K>default</span> : <a  onClick="return qs(event,this,0)"  class=F href="ddr3_model_parameters.vh.p3.html#ddr3_model_valid_cl">valid_cl</a> = 0;
      <span class=K>endcase</span>
  <span class=K>endfunction</span>
  
  <span class=C>// find the minimum valid cas write latency
</span><a name="ddr3_model_min_cwl"></a>  <span class=K>function</span> [3:0] <a  onClick="return qs(event,this,0)"  class=F href="ddr3_model_parameters.vh.p3.html#ddr3_model_min_cwl">min_cwl</a>;
<a name="2416"></a>      <span class=K>input</span> <a  onClick="return qs(event,this,0)"  class=SI href="ddr3_model_parameters.vh.p3.html#2416">period</a>;
      <span class=K>real</span> <a  onClick="return qs(event,this,0)"  class=SI href="ddr3_model_parameters.vh.p3.html#2416">period</a>;
      <a  onClick="return qs(event,this,0)"  class=F href="ddr3_model_parameters.vh.p3.html#ddr3_model_min_cwl">min_cwl</a> = (<a  onClick="return qs(event,this,0)"  class=SI href="ddr3_model_parameters.vh.p3.html#2416">period</a> &gt;= 2500.0) ? 5:
                (<a  onClick="return qs(event,this,0)"  class=SI href="ddr3_model_parameters.vh.p3.html#2416">period</a> &gt;= 1875.0) ? 6:
                (<a  onClick="return qs(event,this,0)"  class=SI href="ddr3_model_parameters.vh.p3.html#2416">period</a> &gt;= 1500.0) ? 7:
                (<a  onClick="return qs(event,this,0)"  class=SI href="ddr3_model_parameters.vh.p3.html#2416">period</a> &gt;= 1250.0) ? 8:
                (<a  onClick="return qs(event,this,0)"  class=SI href="ddr3_model_parameters.vh.p3.html#2416">period</a> &gt;= 1071.0) ? 9:
                10; <span class=C>// (period &gt;= 938)
</span>  <span class=K>endfunction</span>
  
  <span class=C>// find the minimum valid cas latency
</span><a name="ddr3_model_min_cl"></a>  <span class=K>function</span> [3:0] <a  onClick="return qs(event,this,0)"  class=F href="ddr3_model_parameters.vh.p3.html#ddr3_model_min_cl">min_cl</a>;
<a name="2428"></a>      <span class=K>input</span> <a  onClick="return qs(event,this,0)"  class=SI href="ddr3_model_parameters.vh.p3.html#2428">period</a>;
      <span class=K>real</span> <a  onClick="return qs(event,this,0)"  class=SI href="ddr3_model_parameters.vh.p3.html#2428">period</a>;
<a name="2430"></a>      <span class=K>reg</span> [3:0] <a  onClick="return qs(event,this,0)"  class=SR href="ddr3_model_parameters.vh.p3.html#2433">cwl</a>;
<a name="2431"></a>      <span class=K>reg</span> [3:0] <a  onClick="return qs(event,this,0)"  class=SR href="ddr3_model_parameters.vh.p3.html#2431">cl</a>;
      <span class=K>begin</span>
<a name="2433"></a>          <a  onClick="return qs(event,this,0)"  class=SR href="ddr3_model_parameters.vh.p3.html#2430">cwl</a> = <a  onClick="return qs(event,this,0)"  class=F href="ddr3_model_parameters.vh.p3.html#ddr3_model_min_cwl">min_cwl</a>(<a  onClick="return qs(event,this,0)"  class=SI href="ddr3_model_parameters.vh.p3.html#2428">period</a>);
          <span class=K>for</span> (<a  onClick="return qs(event,this,0)"  class=SR href="ddr3_model_parameters.vh.p3.html#2431">cl</a>=<a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2135">CL_MAX</a>; <a  onClick="return qs(event,this,0)"  class=SR href="ddr3_model_parameters.vh.p3.html#2431">cl</a>&gt;=<a  onClick="return qs(event,this,0)"  class=PA href="ddr3_model_parameters.vh.p3.html#2134">CL_MIN</a>; <a  onClick="return qs(event,this,0)"  class=SR href="ddr3_model_parameters.vh.p3.html#2431">cl</a>=<a  onClick="return qs(event,this,0)"  class=SR href="ddr3_model_parameters.vh.p3.html#2431">cl</a>-1) <span class=K>begin</span>
              <span class=K>if</span> (<a  onClick="return qs(event,this,0)"  class=F href="ddr3_model_parameters.vh.p3.html#ddr3_model_valid_cl">valid_cl</a>(<a  onClick="return qs(event,this,0)"  class=SR href="ddr3_model_parameters.vh.p3.html#2431">cl</a>, <a  onClick="return qs(event,this,0)"  class=SR href="ddr3_model_parameters.vh.p3.html#2433">cwl</a>)) <span class=K>begin</span>
                  <a  onClick="return qs(event,this,0)"  class=F href="ddr3_model_parameters.vh.p3.html#ddr3_model_min_cl">min_cl</a> = <a  onClick="return qs(event,this,0)"  class=SR href="ddr3_model_parameters.vh.p3.html#2431">cl</a>;
              <span class=K>end</span>
          <span class=K>end</span>
      <span class=K>end</span>
  <span class=K>endfunction</span>


<span class=P>`else </span><span class=P>//`define x1Gb // 1Gb parts
</span>
                                            <span class=P>// SYMBOL     UNITS DESCRIPTION
</span>                                            <span class=P>// ------     ----- -----------
</span><span class=P>  `ifdef sg093                              </span><span class=P>// sg093  is equivalent to the JEDEC DDR3-2133 (14-14-14) speed bin
</span><span class=P>      parameter TCK_MIN          =     938; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      50; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     100; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =      74; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =      87; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =      97; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     105; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     111; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     116; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     121; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     125; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     128; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     132; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     134; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =       5; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      20; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =      70; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     180; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     280; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     470; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =      35; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =      75; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   33000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   46130; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   13090; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   13090; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     180; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     122; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     122; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   13090; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   13090; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg093E                             </span><span class=P>// sg093E is equivalent to the JEDEC DDR3-2133 (13-13-13) speed bin
</span><span class=P>      parameter TCK_MIN          =     935; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      50; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     100; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =      74; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =      87; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =      97; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     105; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     111; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     116; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     121; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     125; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     128; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     132; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     134; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =       5; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      20; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =      70; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     175; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     280; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     470; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =      35; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =      75; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   33000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   47155; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   12155; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   12155; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     180; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     122; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     122; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   12155; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   12155; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg093F                             </span><span class=P>// sg093F is equivalent to the JEDEC DDR3-2133 (12-12-12) speed bin
</span><span class=P>      parameter TCK_MIN          =     935; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      50; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     100; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =      74; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =      87; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =      97; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     105; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     111; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     116; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     121; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     125; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     128; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     132; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     134; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =       5; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      20; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =      70; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     175; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     280; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     470; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =      35; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =      75; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   33000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   46220; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   11220; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   11220; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     180; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     122; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     122; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   11220; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   11220; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg107                              </span><span class=P>// sg107 is equivalent to the JEDEC DDR3-1866 (13-13-13) speed bin
</span><span class=P>      parameter TCK_MIN          =    1071; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      60; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     120; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =      88; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     105; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     117; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     126; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     133; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     139; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     145; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     150; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     154; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     158; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     161; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =      10; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      20; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =      80; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     200; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     320; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     535; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =      50; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     100; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   34000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   48910; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   13910; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   13910; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     200; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     140; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     140; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   13910; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   13910; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg107E                             </span><span class=P>// sg107E is equivalent to the JEDEC DDR3-1866 (12-12-12) speed bin
</span><span class=P>      parameter TCK_MIN          =    1070; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      60; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     120; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =      88; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     105; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     117; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     126; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     133; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     139; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     145; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     150; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     154; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     158; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     161; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =      10; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      20; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =      80; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     200; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     320; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     535; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =      50; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     100; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   34000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   47840; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   12840; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   12840; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     200; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     140; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     140; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   12840; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   12840; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg107F                             </span><span class=P>// sg107F  is equivalent to the JEDEC DDR3-1866 (11-11-11) speed bin
</span><span class=P>      parameter TCK_MIN          =    1070; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      60; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     120; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =      88; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     105; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     117; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     126; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     133; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     139; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     145; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     150; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     154; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     158; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     161; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =      10; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      20; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =      80; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     200; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     320; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     535; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =      50; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     100; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   34000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   46770; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   11770; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   11770; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     200; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     140; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     140; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   11770; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   11770; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg125E                             </span><span class=P>// sg125E is equivalent to the JEDEC DDR3-1600 (10-10-10) speed bin
</span><span class=P>      parameter TCK_MIN          =    1250; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      70; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     140; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =     103; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     122; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     136; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     147; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     155; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     163; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     169; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     175; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     180; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     184; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     188; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =      10; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      45; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =     100; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     225; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     360; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     560; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =     170; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     120; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   35000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   47500; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   12500; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   12500; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     250; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     165; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     165; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   12500; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   12500; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg125                              </span><span class=P>// sg125 is equivalent to the JEDEC DDR3-1600 (11-11-11) speed bin
</span><span class=P>      parameter TCK_MIN          =    1250; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      70; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     140; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =     103; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     122; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     136; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     147; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     155; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     163; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     169; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     175; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     180; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     184; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     188; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =      10; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      45; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =     100; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     225; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     360; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     560; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =     170; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     120; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   35000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   48750; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   13750; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   13750; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     250; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     165; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     165; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   13750; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   13750; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg15E                              </span><span class=P>// sg15E is equivalent to the JEDEC DDR3-1333H (9-9-9) speed bin
</span><span class=P>      parameter TCK_MIN          =    1500; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      80; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     160; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =     118; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     140; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     155; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     168; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     177; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     186; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     193; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     200; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     205; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     210; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     215; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =      30; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      65; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =     125; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.25; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.20; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.20; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     255; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     400; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     620; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =     190; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     140; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   36000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   49500; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   13500; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   13500; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5625; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     250; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     195; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     195; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    9000; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   13500; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   13500; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg15                               </span><span class=P>// sg15 is equivalent to the JEDEC DDR3-1333J (10-10-10) speed bin
</span><span class=P>      parameter TCK_MIN          =    1500; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      80; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     160; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =     118; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     140; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     155; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     168; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     177; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     186; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     193; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     200; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     205; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     210; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     215; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =      30; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      65; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =     125; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.25; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.20; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.20; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     255; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     400; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     620; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =     190; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     140; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   36000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   51000; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   15000; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   15000; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5625; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     250; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     195; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     195; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    9000; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   15000; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   15000; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg187E                             </span><span class=P>// sg187E is equivalent to the JEDEC DDR3-1066F (7-7-7) speed bin
</span><span class=P>      parameter TCK_MIN          =    1875; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      90; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     180; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =     132; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     157; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     175; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     188; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     200; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     209; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     217; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     224; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     231; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     237; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     242; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =      75; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =     100; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =     150; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.25; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.20; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.20; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     300; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.38; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.38; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     490; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     780; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =     275; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     200; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   37500; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   50625; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   13125; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   13125; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    7500; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5625; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     300; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     245; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     245; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    9000; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   13125; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   13125; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg187                              </span><span class=P>// sg187  is equivalent to the JEDEC DDR3-1066G (8-8-8) speed bin
</span><span class=P>      parameter TCK_MIN          =    1875; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      90; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     180; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =     132; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     157; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     175; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     188; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     200; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     209; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     217; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     224; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     231; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     237; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     242; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =      75; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =     100; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =     150; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.25; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.20; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.20; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     300; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.38; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.38; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     490; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     780; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =     275; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     200; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   37500; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   52500; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   15000; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   15000; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    7500; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5625; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     300; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     245; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     245; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    9000; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   15000; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   15000; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg25E                              </span><span class=P>// sg25E is equivalent to the JEDEC DDR3-800E (5-5-5) speed bin
</span><span class=P>      parameter TCK_MIN          =    2500; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =     100; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     200; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =     147; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     175; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     194; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     209; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     222; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     232; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     241; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     249; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     257; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     263; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     269; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =     125; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =     150; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =     200; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.25; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.20; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.20; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     400; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.38; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.38; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     600; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     900; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =     350; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     275; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   37500; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   50000; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   12500; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   12500; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    7500; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    7500; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     400; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     325; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     325; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    9000; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   12500; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   12500; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `else </span><span class=P>//`define sg25                        // sg25 is equivalent to the JEDEC DDR3-800 (6-6-6) speed bin
</span><span class=P>      parameter TCK_MIN          =    2500; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =     100; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     200; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =     147; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     175; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     194; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     209; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     222; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     232; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     241; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     249; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     257; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     263; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     269; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =     125; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =     150; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =     200; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.25; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.20; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.20; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     400; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.38; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.38; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     600; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     900; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =     350; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     275; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   37500; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   52500; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   15000; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   15000; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    7500; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    7500; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span></pre>
<center><table class=NB cols=5 ><tr><td align="center" width="20%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='ddr3_model_parameters.vh.p4.html';"><a target="_top" href="ddr3_model_parameters.vh.p4.html">Next</a></td><td align="center" width="20%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='ddr3_model_parameters.vh.html';"><a target="_top" href="ddr3_model_parameters.vh.html">1</a></td><td align="center" width="20%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='ddr3_model_parameters.vh.p2.html';"><a target="_top" href="ddr3_model_parameters.vh.p2.html">2</a></td><td align="center" width="20%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';" ><font color="#808080">3</font></td><td align="center" width="20%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='ddr3_model_parameters.vh.p4.html';"><a target="_top" href="ddr3_model_parameters.vh.p4.html">4</a></td></tr></table></center>
<center><table class=NB cols=7 ><tr><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy.html';"><a target="_top" href="hierarchy.html">Hierarchy</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-f.html';"><a target="_top" href="hierarchy-f.html">Files</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-m.html';"><a target="_top" href="hierarchy-m.html">Modules</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html';"><a target="_top" href="hierarchy-s.html">Signals</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-t.html';"><a target="_top" href="hierarchy-t.html">Tasks</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-fn.html';"><a target="_top" href="hierarchy-fn.html">Functions</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='http://www.burbleland.com/v2html/help_7_30.html?';"><a target="_top" href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></td></tr></table></center>
<script language="JavaScript"type="text/javascript"><!--
function next_page() { return "ddr3_model_parameters.vh.p4.html"; }
function first_page() { return ""; }
var extra_info = [
[]
];
disabled=0;
// -->
</script>
<hr>
<table>
 <tr><td><i>This page:</i></td>
  <td><i>Created:</i></td><td><i>Fri Feb 11 15:35:03 2022</i></td></tr>
<tr>
 <td> </td>
 <td><i>From:</i></td><td><i>
src/ddr3_model_parameters.vh</i></td></tr>
</table>
<hr>
<table width="100%"><tr><td><i>Verilog converted to html by  <a target="_top" href="http://www.burbleland.com/v2html/v2html.html">  v2html 7.30.1.3</a> 
 (written by <a href="mailto:v2html730@burbleland.com">Costas Calamvokis</a>).</i></td><td align="right"><b><a href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></b></td></tr></table><table height="90%"><tr><td></td></tr></table>
</body>
</html>
