STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   Date "Thu Jan 27 08:09:02 2022";
   Source "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   History {
      Ann {*  Incoming_Date "Thu Jan 27 08:08:50 2022"  *}
      Ann {*  Incoming_Src "Minimal STIL for design `async_fifo'"  *}
      Ann {*  Incoming_Date "Mon Jan 24 06:00:42 2022"  *}
      Ann {*  Incoming_Src "DFT Compiler O-2018.06-SP1"  *}
      Ann {*    Collapsed Transition Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT       3888 *}
      Ann {*   detected_by_simulation         DS      (1866) *}
      Ann {*   detected_by_implication        DI      (1240) *}
      Ann {*   transition-partially_detected   TP       (782) *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD         20 *}
      Ann {*   undetectable-tied              UT        (18) *}
      Ann {*   undetectable-redundant         UR         (2) *}
      Ann {* ATPG untestable                  AU       1052 *}
      Ann {*   atpg_untestable-not_detected   AN      (1052) *}
      Ann {* Not detected                     ND         32 *}
      Ann {*   not-observed                   NO        (32) *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                              4992 *}
      Ann {* test coverage                            78.20% *}
      Ann {* fault coverage                           77.88% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                         285 *}
      Ann {*     #basic_scan patterns                     1 *}
      Ann {*     #fast_sequential patterns              284 *}
      Ann {*          # 2-cycle patterns                284 *}
      Ann {*          # 1-load patterns                 284 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* B7    warning       16  undriven module output pin *}
      Ann {* B8    warning       10  unconnected module input pin *}
      Ann {* B9    warning       12  undriven module internal net *}
      Ann {* B10   warning       34  unconnected module internal net *}
      Ann {* S19   warning       23  nonscan cell disturb *}
      Ann {* C3    warning        1  no latch transparency when clocks off *}
      Ann {* V6    warning        1  unused item *}
      Ann {* V14   warning        4  missing state *}
      Ann {* R10   warning       36  two chains always have the same unload signature *}
      Ann {* R11   warning      136  X on chain affects observability of other chains *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* wclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* rclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_wclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_rclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* wrst_n             1    *}
      Ann {* rrst_n             1    *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* wrst_n              1 *}
      Ann {* wen                 1 *}
      Ann {* wptr_clr            0 *}
      Ann {* rrst_n              1 *}
      Ann {* ren                 1 *}
      Ann {* rptr_clr            0 *}
      Ann {* test_se             0 *}
      Ann {* atpg_mode           1 *}
      Ann {* test_mode           1 *}
      Ann {* occ_rst             0 *}
      Ann {* occ_mode            1 *}
      Ann {* pll_bypass          1 *}
      Ann {* test_mode1          1 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = async_fifo *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
   }
}
Signals {
   "wclk" In; "wrst_n" In; "wen" In; "wptr_clr" In; "wdata[7]" In; "wdata[6]" In;
   "wdata[5]" In; "wdata[4]" In; "wdata[3]" In; "wdata[2]" In; "wdata[1]" In; "wdata[0]" In;
   "rclk" In; "rrst_n" In; "ren" In; "rptr_clr" In; "near_full_mrgn[4]" In; "near_full_mrgn[3]" In;
   "near_full_mrgn[2]" In; "near_full_mrgn[1]" In; "near_full_mrgn[0]" In; "near_empty_mrgn[4]" In;
   "near_empty_mrgn[3]" In; "near_empty_mrgn[2]" In; "near_empty_mrgn[1]" In; 
   "near_empty_mrgn[0]" In; "test_si" In { ScanIn; } "test_se" In; "atpg_mode" In;
   "test_mode" In; "ate_wclk" In; "ate_rclk" In; "occ_rst" In; "occ_mode" In; "pll_bypass" In;
   "test_mode1" In; "test_si_1" In { ScanIn; } "test_si_2" In { ScanIn; } "test_si_3" In
   { ScanIn; } "rdata[7]" Out; "rdata[6]" Out; "rdata[5]" Out; "rdata[4]" Out; "rdata[3]" Out;
   "rdata[2]" Out; "rdata[1]" Out; "rdata[0]" Out; "full" Out; "empty" Out; "near_full" Out;
   "near_empty" Out; "over_flow" Out; "under_flow" Out; "test_so" Out { ScanOut; }
   "test_so_1" Out { ScanOut; } "test_so_2" Out { ScanOut; } "test_so_3" Out { ScanOut;
   } "fifo_mem/U256/Z" Pseudo { ScanIn; } "fifo_mem/U202/Z" Pseudo { ScanIn; } 
   "sync_rst_r/dff2_reg/Q" Pseudo { ScanOut; } "fifo_mem/mem_reg_15__7_/Q" Pseudo
   { ScanOut; } "fifo_mem/U277/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_6__7_/Q" Pseudo
   { ScanOut; } "fifo_mem/U418/Z" Pseudo { ScanIn; } "fifo_mem/U229/Z" Pseudo { ScanIn;
   } "occ_wclk/U2/Z" Pseudo; "fifo_mem/mem_reg_12__7_/Q" Pseudo { ScanOut; } 
   "fifo_mem/U276/Z" Pseudo { ScanIn; } "sync_w2r/U5/Z" Pseudo { ScanIn; } 
   "fifo_mem/mem_reg_3__7_/Q" Pseudo { ScanOut; } "fifo_mem/U265/Z" Pseudo { ScanIn;
   } "fifo_mem/U417/Z" Pseudo { ScanIn; } "fifo_mem/U211/Z" Pseudo { ScanIn; } 
   "fifo_mem/U275/Z" Pseudo { ScanIn; } "occ_rclk/fast_clk_clkgt/U2/A2" Pseudo; 
   "fifo_mem/mem_reg_7__7_/Q" Pseudo { ScanOut; } "fifo_mem/mem_reg_0__7_/Q" Pseudo
   { ScanOut; } "fifo_mem/U238/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_13__7_/Q" Pseudo
   { ScanOut; } "occ_wclk/fast_clk_clkgt/U2/A2" Pseudo; "fifo_mem/U274/Z" Pseudo {
   ScanIn; } "sync_w2r/U3/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_4__7_/Q" Pseudo
   { ScanOut; } "fifo_mem/U220/Z" Pseudo { ScanIn; } "U203/Z" Pseudo { ScanIn; } 
   "sync_r2w/U5/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_10__7_/Q" Pseudo { ScanOut;
   } "snps_clk_chain_0/U_shftreg_0_ff_0_q_reg/Q" Pseudo { ScanOut; } 
   "fifo_mem/mem_reg_8__7_/Q" Pseudo { ScanOut; } "fifo_mem/mem_reg_1__7_/Q" Pseudo
   { ScanOut; } "snps_clk_chain_1/U_shftreg_0_ff_0_q_reg/Q" Pseudo { ScanOut; } "R_2/Q" Pseudo
   { ScanOut; } "fifo_mem/U247/Z" Pseudo { ScanIn; } "wptr_full_wbin_reg_0_/Q" Pseudo
   { ScanOut; } "U199/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_14__7_/Q" Pseudo { ScanOut;
   } "occ_rclk/U2/Z" Pseudo; "fifo_mem/mem_reg_5__7_/Q" Pseudo { ScanOut; } 
   "sync_w2r/sync_out_reg_3_/Q" Pseudo { ScanOut; } "rptr_empty_rbin_reg_3_/Q" Pseudo
   { ScanOut; } "U201/Z" Pseudo { ScanIn; } "U198/Z" Pseudo { ScanIn; } 
   "fifo_mem/mem_reg_11__7_/Q" Pseudo { ScanOut; } "wptr_full_wptr_reg_3_/Q" Pseudo
   { ScanOut; } "sync_r2w/U3/Z" Pseudo { ScanIn; } "fifo_mem/U193/Z" Pseudo { ScanIn;
   } "fifo_mem/U419/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_9__7_/Q" Pseudo { ScanOut;
   } "fifo_mem/mem_reg_2__7_/Q" Pseudo { ScanOut; }
}
SignalGroups {
   "_pi" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_inputs" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_outputs" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=57
   "_in" = '"wclk" + "wrst_n" + "wen" + "wptr_clr" + "wdata[7]" + "wdata[6]" +
   "wdata[5]" + "wdata[4]" + "wdata[3]" + "wdata[2]" + "wdata[1]" + "wdata[0]" +
   "rclk" + "rrst_n" + "ren" + "rptr_clr" + "near_full_mrgn[4]" +
   "near_full_mrgn[3]" + "near_full_mrgn[2]" + "near_full_mrgn[1]" +
   "near_full_mrgn[0]" + "near_empty_mrgn[4]" + "near_empty_mrgn[3]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[1]" + "near_empty_mrgn[0]" +
   "test_si" + "test_se" + "atpg_mode" + "test_mode" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_clk" = '"rclk" + "rrst_n" + "wclk" + "wrst_n" + "ate_wclk" + "ate_rclk"'; // #signals=6
   "_so" = '"test_so" + "test_so_1" + "test_so_2" + "test_so_3"' { ScanOut; } // #signals=4
   "_po" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_out" = '"rdata[7]" + "rdata[6]" + "rdata[5]" + "rdata[4]" + "rdata[3]" +
   "rdata[2]" + "rdata[1]" + "rdata[0]" + "full" + "empty" + "near_full" +
   "near_empty" + "over_flow" + "under_flow" + "test_so" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_si" = '"test_si" + "test_si_1" + "test_si_2" + "test_si_3"' { ScanIn; } // #signals=4
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "ate_rclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '1ns' X; } }
         "all_outputs" { H { '0ns' X; '1ns' H; } }
         "all_outputs" { T { '0ns' X; '1ns' T; } }
         "all_outputs" { L { '0ns' X; '1ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '2ns' U; '4ns' D; } }
         "ate_rclk" { P { '0ns' D; '4ns' U; '6ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 8;
      ScanIn "U199/Z";
      ScanOut "snps_clk_chain_0/U_shftreg_0_ff_0_q_reg/Q";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "2" {
      ScanLength 8;
      ScanIn "U198/Z";
      ScanOut "snps_clk_chain_1/U_shftreg_0_ff_0_q_reg/Q";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "3" {
      ScanLength 9;
      ScanIn "sync_r2w/U3/Z";
      ScanOut "R_2/Q";
      ScanInversion 0;
      ScanCells "async_fifo.sync_r2w.temp_reg_0_.SD" "async_fifo.sync_r2w.sync_out_reg_0_.D" 
      "async_fifo.sync_r2w.temp_reg_1_.SD" "async_fifo.sync_r2w.sync_out_reg_1_.D" 
      "async_fifo.sync_r2w.temp_reg_2_.SD" "async_fifo.sync_r2w.sync_out_reg_2_.D" 
      "async_fifo.R_0.SD" "async_fifo.R_1.SD" "async_fifo.R_2.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "4" {
      ScanLength 8;
      ScanIn "fifo_mem/U193/Z";
      ScanOut "fifo_mem/mem_reg_0__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_0__0_.SD" "async_fifo.fifo_mem.mem_reg_0__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__2_.SD" "async_fifo.fifo_mem.mem_reg_0__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__4_.SD" "async_fifo.fifo_mem.mem_reg_0__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__6_.SD" "async_fifo.fifo_mem.mem_reg_0__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "5" {
      ScanLength 8;
      ScanIn "fifo_mem/U202/Z";
      ScanOut "fifo_mem/mem_reg_1__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_1__0_.SD" "async_fifo.fifo_mem.mem_reg_1__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__2_.SD" "async_fifo.fifo_mem.mem_reg_1__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__4_.SD" "async_fifo.fifo_mem.mem_reg_1__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__6_.SD" "async_fifo.fifo_mem.mem_reg_1__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "6" {
      ScanLength 8;
      ScanIn "fifo_mem/U211/Z";
      ScanOut "fifo_mem/mem_reg_2__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_2__0_.SD" "async_fifo.fifo_mem.mem_reg_2__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__2_.SD" "async_fifo.fifo_mem.mem_reg_2__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__4_.SD" "async_fifo.fifo_mem.mem_reg_2__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__6_.SD" "async_fifo.fifo_mem.mem_reg_2__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "7" {
      ScanLength 8;
      ScanIn "fifo_mem/U220/Z";
      ScanOut "fifo_mem/mem_reg_3__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_3__0_.SD" "async_fifo.fifo_mem.mem_reg_3__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__2_.SD" "async_fifo.fifo_mem.mem_reg_3__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__4_.SD" "async_fifo.fifo_mem.mem_reg_3__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__6_.SD" "async_fifo.fifo_mem.mem_reg_3__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "8" {
      ScanLength 8;
      ScanIn "fifo_mem/U229/Z";
      ScanOut "fifo_mem/mem_reg_4__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_4__0_.SD" "async_fifo.fifo_mem.mem_reg_4__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__2_.SD" "async_fifo.fifo_mem.mem_reg_4__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__4_.SD" "async_fifo.fifo_mem.mem_reg_4__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__6_.SD" "async_fifo.fifo_mem.mem_reg_4__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "9" {
      ScanLength 8;
      ScanIn "fifo_mem/U238/Z";
      ScanOut "fifo_mem/mem_reg_5__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_5__0_.SD" "async_fifo.fifo_mem.mem_reg_5__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__2_.SD" "async_fifo.fifo_mem.mem_reg_5__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__4_.SD" "async_fifo.fifo_mem.mem_reg_5__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__6_.SD" "async_fifo.fifo_mem.mem_reg_5__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "10" {
      ScanLength 8;
      ScanIn "fifo_mem/U247/Z";
      ScanOut "fifo_mem/mem_reg_6__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_6__0_.SD" "async_fifo.fifo_mem.mem_reg_6__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__2_.SD" "async_fifo.fifo_mem.mem_reg_6__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__4_.SD" "async_fifo.fifo_mem.mem_reg_6__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__6_.SD" "async_fifo.fifo_mem.mem_reg_6__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "11" {
      ScanLength 8;
      ScanIn "fifo_mem/U256/Z";
      ScanOut "fifo_mem/mem_reg_7__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_7__0_.SD" "async_fifo.fifo_mem.mem_reg_7__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__2_.SD" "async_fifo.fifo_mem.mem_reg_7__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__4_.SD" "async_fifo.fifo_mem.mem_reg_7__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__6_.SD" "async_fifo.fifo_mem.mem_reg_7__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "12" {
      ScanLength 8;
      ScanIn "fifo_mem/U265/Z";
      ScanOut "fifo_mem/mem_reg_8__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_8__0_.SD" "async_fifo.fifo_mem.mem_reg_8__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__2_.SD" "async_fifo.fifo_mem.mem_reg_8__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__4_.SD" "async_fifo.fifo_mem.mem_reg_8__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__6_.SD" "async_fifo.fifo_mem.mem_reg_8__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "13" {
      ScanLength 8;
      ScanIn "fifo_mem/U274/Z";
      ScanOut "fifo_mem/mem_reg_9__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_9__0_.SD" "async_fifo.fifo_mem.mem_reg_9__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__2_.SD" "async_fifo.fifo_mem.mem_reg_9__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__4_.SD" "async_fifo.fifo_mem.mem_reg_9__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__6_.SD" "async_fifo.fifo_mem.mem_reg_9__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "14" {
      ScanLength 8;
      ScanIn "fifo_mem/U275/Z";
      ScanOut "fifo_mem/mem_reg_10__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_10__0_.SD" "async_fifo.fifo_mem.mem_reg_10__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__2_.SD" "async_fifo.fifo_mem.mem_reg_10__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__4_.SD" "async_fifo.fifo_mem.mem_reg_10__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__6_.SD" "async_fifo.fifo_mem.mem_reg_10__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "15" {
      ScanLength 8;
      ScanIn "fifo_mem/U276/Z";
      ScanOut "fifo_mem/mem_reg_11__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_11__0_.SD" "async_fifo.fifo_mem.mem_reg_11__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__2_.SD" "async_fifo.fifo_mem.mem_reg_11__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__4_.SD" "async_fifo.fifo_mem.mem_reg_11__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__6_.SD" "async_fifo.fifo_mem.mem_reg_11__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "16" {
      ScanLength 8;
      ScanIn "fifo_mem/U277/Z";
      ScanOut "fifo_mem/mem_reg_12__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_12__0_.SD" "async_fifo.fifo_mem.mem_reg_12__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__2_.SD" "async_fifo.fifo_mem.mem_reg_12__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__4_.SD" "async_fifo.fifo_mem.mem_reg_12__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__6_.SD" "async_fifo.fifo_mem.mem_reg_12__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "17" {
      ScanLength 8;
      ScanIn "fifo_mem/U417/Z";
      ScanOut "fifo_mem/mem_reg_13__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_13__0_.SD" "async_fifo.fifo_mem.mem_reg_13__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__2_.SD" "async_fifo.fifo_mem.mem_reg_13__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__4_.SD" "async_fifo.fifo_mem.mem_reg_13__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__6_.SD" "async_fifo.fifo_mem.mem_reg_13__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "18" {
      ScanLength 8;
      ScanIn "fifo_mem/U418/Z";
      ScanOut "fifo_mem/mem_reg_14__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_14__0_.SD" "async_fifo.fifo_mem.mem_reg_14__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__2_.SD" "async_fifo.fifo_mem.mem_reg_14__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__4_.SD" "async_fifo.fifo_mem.mem_reg_14__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__6_.SD" "async_fifo.fifo_mem.mem_reg_14__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "19" {
      ScanLength 8;
      ScanIn "fifo_mem/U419/Z";
      ScanOut "fifo_mem/mem_reg_15__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_15__0_.SD" "async_fifo.fifo_mem.mem_reg_15__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__2_.SD" "async_fifo.fifo_mem.mem_reg_15__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__4_.SD" "async_fifo.fifo_mem.mem_reg_15__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__6_.SD" "async_fifo.fifo_mem.mem_reg_15__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "20" {
      ScanLength 8;
      ScanIn "sync_r2w/U5/Z";
      ScanOut "wptr_full_wbin_reg_0_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.sync_r2w.temp_reg_3_.SD" "async_fifo.sync_r2w.temp_reg_4_.SD" 
      "async_fifo.sync_rst_w.dff1_reg.SD" "async_fifo.sync_rst_w.dff2_reg.SD" 
      "async_fifo.wptr_full_full_reg.SD" "async_fifo.wptr_full_near_full_reg.SD" 
      "async_fifo.wptr_full_over_flow_reg.SD" "async_fifo.wptr_full_wbin_reg_0_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "21" {
      ScanLength 8;
      ScanIn "U201/Z";
      ScanOut "wptr_full_wptr_reg_3_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.wptr_full_wbin_reg_1_.SD" "async_fifo.wptr_full_wbin_reg_2_.SD" 
      "async_fifo.wptr_full_wbin_reg_3_.SD" "async_fifo.wptr_full_wbin_reg_4_.SD" 
      "async_fifo.wptr_full_wptr_reg_0_.SD" "async_fifo.wptr_full_wptr_reg_1_.SD" 
      "async_fifo.wptr_full_wptr_reg_2_.SD" "async_fifo.wptr_full_wptr_reg_3_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "22" {
      ScanLength 8;
      ScanIn "sync_w2r/U3/Z";
      ScanOut "sync_w2r/sync_out_reg_3_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.sync_w2r.temp_reg_0_.SD" "async_fifo.sync_w2r.sync_out_reg_0_.D" 
      "async_fifo.sync_w2r.temp_reg_1_.SD" "async_fifo.sync_w2r.sync_out_reg_1_.D" 
      "async_fifo.sync_w2r.temp_reg_2_.SD" "async_fifo.sync_w2r.sync_out_reg_2_.D" 
      "async_fifo.sync_w2r.temp_reg_3_.SD" "async_fifo.sync_w2r.sync_out_reg_3_.D" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "23" {
      ScanLength 8;
      ScanIn "sync_w2r/U5/Z";
      ScanOut "rptr_empty_rbin_reg_3_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.sync_w2r.temp_reg_4_.SD" "async_fifo.sync_w2r.sync_out_reg_4_.D" 
      "async_fifo.rptr_empty_empty_reg.SD" "async_fifo.rptr_empty_near_empty_reg.SD" 
      "async_fifo.rptr_empty_rbin_reg_0_.SD" "async_fifo.rptr_empty_rbin_reg_1_.SD" 
      "async_fifo.rptr_empty_rbin_reg_2_.SD" "async_fifo.rptr_empty_rbin_reg_3_.SD" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "24" {
      ScanLength 8;
      ScanIn "U203/Z";
      ScanOut "sync_rst_r/dff2_reg/Q";
      ScanInversion 0;
      ScanCells "async_fifo.rptr_empty_rbin_reg_4_.SD" "async_fifo.rptr_empty_rptr_reg_0_.SD" 
      "async_fifo.rptr_empty_rptr_reg_1_.SD" "async_fifo.rptr_empty_rptr_reg_2_.SD" 
      "async_fifo.rptr_empty_rptr_reg_3_.SD" "async_fifo.rptr_empty_under_flow_reg.SD" 
      "async_fifo.sync_rst_r.dff1_reg.SD" "async_fifo.sync_rst_r.dff2_reg.SD" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "sccompin0" {
      ScanLength 10; // compressor length
      ScanIn "test_si";
   }
   ScanChain "sccompin1" {
      ScanLength 10; // compressor length
      ScanIn "test_si_1";
   }
   ScanChain "sccompout0" {
      ScanLength 10; // compressor length
      ScanOut "test_so";
   }
   ScanChain "sccompout1" {
      ScanLength 10; // compressor length
      ScanOut "test_so_1";
   }
   ScanChain "sccompout2" {
      ScanLength 10; // compressor length
      ScanOut "test_so_2";
   }
   ScanChain "sccompout3" {
      ScanLength 10; // compressor length
      ScanOut "test_so_3";
   }
   ScanChain "sccompin2" {
      ScanLength 10; // compressor length
      ScanIn "test_si_2";
   }
   ScanChain "sccompin3" {
      ScanLength 10; // compressor length
      ScanIn "test_si_3";
   }
   ScanChainGroups {
      "core_group" { "1"; "2"; "3"; "4"; "5"; "6"; "7"; "8"; "9"; "10"; "11"; "12"; "13"; "14"; 
         "15"; "16"; "17"; "18"; "19"; "20"; "21"; "22"; "23"; "24"; }
      "load_group" { "sccompin0"; "sccompin1"; }
      "unload_group" { "sccompout0"; "sccompout1"; "sccompout2"; "sccompout3"; }
      "mode_group" { "sccompin2"; "sccompin3"; }
   }
}
PatternBurst "TM4_occ_bypass" {
   MacroDefs "TM4_occ_bypass";
   Procedures "TM4_occ_bypass";
   PatList { "_pattern_" {
   }
}}
PatternExec "TM4_occ_bypass" {
   PatternBurst "TM4_occ_bypass";
}
UserKeywords CompressorStructures;
CompressorStructures {
   Compressor "async_fifo_U_decompressor_TM4" {
      ModeGroup "mode_group";
      LoadGroup "load_group";
      CoreGroup "core_group";
      Modes 4;
      Mode 0 {
         ModeControls { "test_si_2"=0; "test_si_3"=0; }
         Connection 0 "2" "4" "6" "8" "10" ! "11" "13" "15" "18" "19" "21" !
         "24";
         Connection 1 "1" "3" "5" "7" "9" ! "12" "14" "16" "17" "20" "22" ! "23";
      }
      Mode 1 {
         ModeControls { "test_si_2"=0; "test_si_3"=1; }
         Connection 0 "2" "4" "5" "7" "10" "12" "14" ! "15" "18" "19" ! "22" "24";
         Connection 1 "1" "3" "6" "8" "9" "11" "13" ! "16" "17" "20" ! "21" "23";
      }
      Mode 2 {
         ModeControls { "test_si_2"=1; "test_si_3"=0; }
         Connection 0 "2" "3" "5" "8" "10" "12" ! "13" "16" ! "18" ! "20" "22" "24";
         Connection 1 "1" "4" "6" "7" "9" "11" ! "14" "15" ! "17" ! "19" "21" "23";
      }
      Mode 3 {
         ModeControls { "test_si_2"=1; "test_si_3"=1; }
         Connection 0 "2" "3" ! "5" "7" ! "9" "11" "13" "15" ! "18" "19" "21" "23";
         Connection 1 "1" "4" ! "6" "8" ! "10" "12" "14" "16" ! "17" "20" "22" "24";
      }
   }
   Compressor "async_fifo_U_compressor_TM4" {
      UnloadGroup "unload_group";
      CoreGroup "core_group";
      Mode {
         Connection "1" 0 1;
         Connection "2" 2;
         Connection "3" 3;
         Connection "4" 0;
         Connection "5" 1;
         Connection "6" 2;
         Connection "7" 3;
         Connection "8" 0;
         Connection "9" 1;
         Connection "10" 2;
         Connection "11" 3;
         Connection "12" 0;
         Connection "13" 1;
         Connection "14" 2;
         Connection "15" 3;
         Connection "16" 0;
         Connection "17" 1;
         Connection "18" 2 3;
         Connection "19" 0 1;
         Connection "20" 2 3;
         Connection "21" 0 1;
         Connection "22" 2 3;
         Connection "23" 0 1;
         Connection "24" 2 3;
      }
   }
}
Procedures "TM4_occ_bypass" {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wrst_n"=1; "wen"=1; "wptr_clr"=0; "rrst_n"=1; "ren"=1; "rptr_clr"=0; "test_se"=0; "atpg_mode"=1; 
          "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wrst_n"=1; "wen"=1; "wptr_clr"=0; "rrst_n"=1; "ren"=1; "rptr_clr"=0; "test_se"=0; "atpg_mode"=1; 
          "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wrst_n"=1; "wen"=1; "wptr_clr"=0; "rrst_n"=1; "ren"=1; "rptr_clr"=0; "test_se"=0; "atpg_mode"=1; 
          "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wrst_n"=1; "wen"=1; "wptr_clr"=0; "rrst_n"=1; "ren"=1; "rptr_clr"=0; "test_se"=0; "atpg_mode"=1; 
          "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "atpg_mode"=1; "near_empty_mrgn[0]"=N; "near_empty_mrgn[1]"=N; "near_empty_mrgn[2]"=N; 
         "near_empty_mrgn[3]"=N; "near_empty_mrgn[4]"=N; "near_full_mrgn[0]"=N; "near_full_mrgn[1]"=N; 
         "near_full_mrgn[2]"=N; "near_full_mrgn[3]"=N; "near_full_mrgn[4]"=N; "rclk"=0; 
         "ren"=N; "rptr_clr"=N; "rrst_n"=1; "test_mode"=1; "test_se"=0; "test_si"=N; "wclk"=0; "wdata[0]"=N; 
         "wdata[1]"=N; "wdata[2]"=N; "wdata[3]"=N; "wdata[4]"=N; "wdata[5]"=N; "wdata[6]"=N; "wdata[7]"=N; 
         "wen"=N; "wptr_clr"=N; "wrst_n"=1; "empty"=X; "full"=X; "near_empty"=X; "near_full"=X; "over_flow"=X; 
         "rdata[0]"=X; "rdata[1]"=X; "rdata[2]"=X; "rdata[3]"=X; "rdata[4]"=X; "rdata[5]"=X; "rdata[6]"=X; 
         "rdata[7]"=X; "test_so"=X; "under_flow"=X; "ate_wclk"=0; "ate_rclk"=0; "occ_rst"=0; "occ_mode"=1; 
         "pll_bypass"=1; "test_mode1"=1; "test_si_1"=N; "test_so_1"=X; "test_si_2"=N; "test_so_2"=X; 
         "test_si_3"=N; "test_so_3"=X; }
      "TM4_occ_bypass_pre_shift": V { "test_se"=1; }
      Shift { ActiveScanChains "mode_group" "unload_group" "load_group" "core_group";
         W "_default_WFT_";
         V { "_clk"=P1P1PP; "_si"=####; "_so"=####; }
      }
   }
}
MacroDefs "TM4_occ_bypass" {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r39 N ; "all_outputs"=\r18 X ; }
      V { "atpg_mode"=1; "rclk"=0; "rrst_n"=1; "test_mode"=1; "wclk"=0; "wrst_n"=1; "ate_wclk"=0; "ate_rclk"=0; 
         "occ_mode"=1; "test_mode1"=1; }
      V { "test_se"=0; "occ_rst"=0; "pll_bypass"=1; "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r39 0 ; "_po"=\r18 X ; }
   Macro "test_setup";
   Ann {* chain_test *}
   "pattern 0": Call "load_unload" { 
      "test_si_2"=1010101010; "test_si_3"=0001101001; "test_si"=0011001100; 
      "test_si_1"=0011001100; }
   Call "multiclock_capture" { 
      "_pi"=110010011000101101011111010101000111011; "_po"=LLHLHLHHLLHHLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 1": Call "load_unload" { 
      "test_so"=HLLLLLHLHL; "test_so_1"=HHHHHHHHHH; "test_so_2"=HHHHHHHHHH; 
      "test_so_3"=HLLLLLHLHH; "test_si_2"=1101000100; "test_si_3"=1010111011; 
      "test_si"=1101100001; "test_si_1"=0001100100; }
   Call "allclock_launch" { 
      "_pi"=111110000010101101000000000101P00111100; }
   Call "allclock_capture" { 
      "_pi"=100100000100101101011111111101P00111101; "_po"=HLLHLHLLLLHHLHHLLH; }
   Ann {* fast_sequential *}
   "pattern 2": Call "load_unload" { 
      "test_so"=LHLLLLLLHH; "test_so_1"=HHHHHHHLHH; "test_so_2"=HHHHLLLLHH; 
      "test_so_3"=LLLLHLHLLL; "test_si_2"=0000100001; "test_si_3"=1110010010; 
      "test_si"=0100000010; "test_si_1"=1001100101; }
   Call "allclock_launch" { 
      "_pi"=100010000100101100010111111101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=100001110010101101001000000101PP0111101; "_po"=LLLHLHHHLLHHLHLLLH; }
   Ann {* fast_sequential *}
   "pattern 3": Call "load_unload" { 
      "test_so"=LLLHLHXXLL; "test_so_1"=HLHLHHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001000101; "test_si_3"=0001101011; 
      "test_si"=1001101011; "test_si_1"=1110101100; }
   Call "allclock_launch" { 
      "_pi"=111000111010101101001110101101P00111011; }
   Call "allclock_capture" { 
      "_pi"=100101110100101100010001010101P00111101; "_po"=HLHLLHLHHHHHHLHLHL; }
   Ann {* fast_sequential *}
   "pattern 4": Call "load_unload" { 
      "test_so"=LLHLLHHLLL; "test_so_1"=LHHLLHLHHL; "test_so_2"=LHLLHHHLHL; 
      "test_so_3"=LHHLLHHHHH; "test_si_2"=1010010001; "test_si_3"=0001010000; 
      "test_si"=1101101000; "test_si_1"=0010111011; }
   Call "allclock_launch" { 
      "_pi"=101110000000101100011110111101P00111101; }
   Call "allclock_capture" { 
      "_pi"=111001001100101101000001000101P00111001; "_po"=HLLLHLLHLHLHLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 5": Call "load_unload" { 
      "test_so"=LHLHLLHHLL; "test_so_1"=HHHHHHHLHL; "test_so_2"=LHHLHLHHHL; 
      "test_so_3"=LLHLLLLHLH; "test_si_2"=0011011001; "test_si_3"=1000010000; 
      "test_si"=1100110111; "test_si_1"=1001011111; }
   Call "allclock_launch" { 
      "_pi"=1000001101001011000111100001010P0111010; }
   Call "allclock_capture" { 
      "_pi"=1100001001001011010100101101010P0111100; "_po"=LHLLHHLLLHHLLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 6": Call "load_unload" { 
      "test_so"=LHHLLLHHHL; "test_so_1"=LLHHHHLHHL; "test_so_2"=LLHLHHLHHL; 
      "test_so_3"=HLHHLHHLLH; "test_si_2"=1011001001; "test_si_3"=0000010001; 
      "test_si"=1100010111; "test_si_1"=1011101011; }
   Call "allclock_launch" { 
      "_pi"=100100100110101100010111000101P00111001; }
   Call "allclock_capture" { 
      "_pi"=110111000010101100001000111101P00111101; "_po"=HLHHLHHLLHHLLHHLLH; }
   Ann {* fast_sequential *}
   "pattern 7": Call "load_unload" { 
      "test_so"=HHHLHLLLHL; "test_so_1"=LLLHHHHLHH; "test_so_2"=HLHLHHHHHH; 
      "test_so_3"=LHLLHHHLHH; "test_si_2"=0001110101; "test_si_3"=1001001000; 
      "test_si"=1110011101; "test_si_1"=0110001100; }
   Call "allclock_launch" { 
      "_pi"=101001111100101100011111101101P00111000; }
   Call "allclock_capture" { 
      "_pi"=101110100100101101000000010101P00111010; "_po"=HLHHLLLHHLLLHLLHLL; }
   Ann {* fast_sequential *}
   "pattern 8": Call "load_unload" { 
      "test_so"=LHLLLHLHHH; "test_so_1"=HLLLHLLHHH; "test_so_2"=LLHLLLLHHH; 
      "test_so_3"=LLHHLHLLHH; "test_si_2"=1110001000; "test_si_3"=0001100010; 
      "test_si"=0110010001; "test_si_1"=0100100000; }
   Call "allclock_launch" { 
      "_pi"=101101000100101101001111111101P00111000; }
   Call "allclock_capture" { 
      "_pi"=101111100100101101010000001101P00111110; "_po"=HHLLLLLLLLLLLLLHLH; }
   Ann {* fast_sequential *}
   "pattern 9": Call "load_unload" { 
      "test_so"=LLHHHLLLHL; "test_so_1"=HHHHHHHLHH; "test_so_2"=LHLLLHLHHH; 
      "test_so_3"=HHLLLLHLLH; "test_si_2"=0010110100; "test_si_3"=1110001011; 
      "test_si"=0010110111; "test_si_1"=1001110000; }
   Call "allclock_launch" { 
      "_pi"=1110111010001011000000001111010P0111100; }
   Call "allclock_capture" { 
      "_pi"=1101101011101011000010011101010P0111111; "_po"=LLHLHHHHHHHHLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 10": Call "load_unload" { 
      "test_so"=HHLHLLLLHL; "test_so_1"=HHLHHHLLHH; "test_so_2"=HLHHHHLLHH; 
      "test_so_3"=HLLLHLHLHL; "test_si_2"=1110101001; "test_si_3"=0010110001; 
      "test_si"=1011100100; "test_si_1"=1110001101; }
   Call "allclock_launch" { 
      "_pi"=1101010100001011010000011101010P0111010; }
   Call "allclock_capture" { 
      "_pi"=1001100111001011010100111001010P0111011; "_po"=LLHLLLLHLLHHHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 11": Call "load_unload" { 
      "test_so"=HHLLLLLLLH; "test_so_1"=LHLHHHHLHH; "test_so_2"=HLLHLHHLHH; 
      "test_so_3"=LHLHLHHHHL; "test_si_2"=0010010101; "test_si_3"=1110010011; 
      "test_si"=1101100110; "test_si_1"=1000101010; }
   Call "allclock_launch" { 
      "_pi"=110101101100101100011111101101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=101000100010101100000000010101PP0111110; "_po"=LLLHLHHLHHHLHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 12": Call "load_unload" { 
      "test_so"=HLHLHHXXLL; "test_so_1"=LLHHHLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1010100100; "test_si_3"=0011010000; 
      "test_si"=1110000000; "test_si_1"=0001100000; }
   Call "allclock_launch" { 
      "_pi"=110100000110101100001000000101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=100011111100101101010111111101PP0111000; "_po"=HLLLLLLHLLLLHLLLHH; }
   Ann {* fast_sequential *}
   "pattern 13": Call "load_unload" { 
      "test_so"=LHHHLHXXLH; "test_so_1"=HLLHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0101100110; "test_si_3"=1001101011; 
      "test_si"=0011100101; "test_si_1"=0001101010; }
   Call "allclock_launch" { 
      "_pi"=101000101100101101010101110101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=100110111100101100001010001101PP0111100; "_po"=LLLHLHHLLLHHHLLLLH; }
   Ann {* fast_sequential *}
   "pattern 14": Call "load_unload" { 
      "test_so"=LHHLHLXXLH; "test_so_1"=LLLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1110010001; "test_si_3"=0100100100; 
      "test_si"=1000000100; "test_si_1"=0100110101; }
   Call "allclock_launch" { 
      "_pi"=101110011110101101001000001101P00111100; }
   Call "allclock_capture" { 
      "_pi"=111111101010101101010000111101P00111001; "_po"=HLHHHHHHHHHHLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 15": Call "load_unload" { 
      "test_so"=HHLHLLHHHH; "test_so_1"=HLLLHHLLHH; "test_so_2"=LHLLLHHLHH; 
      "test_so_3"=LHLLLHHHLL; "test_si_2"=1000100011; "test_si_3"=1110000100; 
      "test_si"=1110000001; "test_si_1"=0000101110; }
   Call "allclock_launch" { 
      "_pi"=111100101110101100001111100101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=111111000100101101000000011101PP0111100; "_po"=LLHLLLHHHHHHLLHLLL; }
   Ann {* fast_sequential *}
   "pattern 16": Call "load_unload" { 
      "test_so"=HLHHLLXXHL; "test_so_1"=LLLHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1010110101; "test_si_3"=1000001000; 
      "test_si"=0100111110; "test_si_1"=1111001010; }
   Call "allclock_launch" { 
      "_pi"=100110010010101100011111100101P00111011; }
   Call "allclock_capture" { 
      "_pi"=101100000100101100000000011101P00111101; "_po"=LLHLLLLHHHHLLHHHLH; }
   Ann {* fast_sequential *}
   "pattern 17": Call "load_unload" { 
      "test_so"=HHLLLLLLLL; "test_so_1"=HLLLHLHHHL; "test_so_2"=LLHLLHHHHL; 
      "test_so_3"=LLLHLLHLLL; "test_si_2"=1000110110; "test_si_3"=1001010111; 
      "test_si"=1000110011; "test_si_1"=1111000110; }
   Call "allclock_launch" { 
      "_pi"=110011101010101101011110100101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=101010111010101101000001011101PP0111001; "_po"=HLLLLHLLLHHLLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 18": Call "load_unload" { 
      "test_so"=LHLHLHXXLH; "test_so_1"=HLLLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110110110; "test_si_3"=1010100011; 
      "test_si"=1100110010; "test_si_1"=1110000000; }
   Call "allclock_launch" { 
      "_pi"=100111010100101101000001001101P00111100; }
   Call "allclock_capture" { 
      "_pi"=110101011000101100011100110101P00111100; "_po"=LLHLLLHLLHHLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 19": Call "load_unload" { 
      "test_so"=HHHLHHHLHL; "test_so_1"=LLLLHLLLHH; "test_so_2"=HHHHLHHLHH; 
      "test_so_3"=LHHLHLLHLH; "test_si_2"=1000000010; "test_si_3"=1111000100; 
      "test_si"=0111111000; "test_si_1"=1111000000; }
   Call "allclock_launch" { 
      "_pi"=101110101010101100010000010101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=101011101010101101001111101101PP0111010; "_po"=HLLHLLLLHHHHHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 20": Call "load_unload" { 
      "test_so"=HLHLHLXXHL; "test_so_1"=HHLHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101110111; "test_si_3"=1010000100; 
      "test_si"=1001011111; "test_si_1"=0110011100; }
   Call "allclock_launch" { 
      "_pi"=111101010110101100000000001101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=110111010100101100000000001101PP0111101; "_po"=LLHHLLLLLLLLHHHHHL; }
   Ann {* fast_sequential *}
   "pattern 21": Call "load_unload" { 
      "test_so"=HHHHHHXXHH; "test_so_1"=HLLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1011011011; "test_si_3"=1101010011; 
      "test_si"=1110100110; "test_si_1"=0000100100; }
   Call "allclock_launch" { 
      "_pi"=111010101100101101011111010101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=101110101000101101000000101101PP0111010; "_po"=LLLHLHLHLHHHHLLLLH; }
   Ann {* fast_sequential *}
   "pattern 22": Call "load_unload" { 
      "test_so"=LHHLHLXXHH; "test_so_1"=LLHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1101100001; "test_si_3"=1011011111; 
      "test_si"=0101101110; "test_si_1"=1101000001; }
   Call "allclock_launch" { 
      "_pi"=101010010100101100000000101101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=101111001010101101011111010101PP0111110; "_po"=LLLHLHLLLLLLLHLLHH; }
   Ann {* fast_sequential *}
   "pattern 23": Call "load_unload" { 
      "test_so"=HLHHHLXXHH; "test_so_1"=LHHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1000111000; "test_si_3"=1101100000; 
      "test_si"=0001111111; "test_si_1"=1101000111; }
   Call "allclock_launch" { 
      "_pi"=101011100110101101011011101101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=101100001100101101000000010101PP0111100; "_po"=LLHLLHHHHHHHLHLLHH; }
   Ann {* fast_sequential *}
   "pattern 24": Call "load_unload" { 
      "test_so"=LHLHLLXXLH; "test_so_1"=HLLLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110000000; "test_si_3"=1010110001; 
      "test_si"=0001111111; "test_si_1"=0001100110; }
   Call "allclock_launch" { 
      "_pi"=101000000000101101000111110101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=101010000010101101000000001101PP0111101; "_po"=LLLHLHHHLHHHLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 25": Call "load_unload" { 
      "test_so"=HHLHHLXXLL; "test_so_1"=LLHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0110000001; "test_si_3"=1100000000; 
      "test_si"=0001111111; "test_si_1"=0010100000; }
   Call "allclock_launch" { 
      "_pi"=110000000000101100001111110101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=110100000110101100010000001101PP0111110; "_po"=LLLHLLHHHHHHLHHLLL; }
   Ann {* fast_sequential *}
   "pattern 26": Call "load_unload" { 
      "test_so"=HHLLLHXXLH; "test_so_1"=LLHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1000000101; "test_si_3"=0100010011; 
      "test_si"=0011100101; "test_si_1"=1101000010; }
   Call "allclock_launch" { 
      "_pi"=111111001100101100000001110101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=111010010100101100000101101101PP0111000; "_po"=LLHHLHHLLHHHHHLHHL; }
   Ann {* fast_sequential *}
   "pattern 27": Call "load_unload" { 
      "test_so"=HHHHLLXXHL; "test_so_1"=HLHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110011111; "test_si_3"=1000000001; 
      "test_si"=1000111111; "test_si_1"=0100010001; }
   Call "allclock_launch" { 
      "_pi"=111110011000101101011111101101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=110100101000101101000000010101PP0111000; "_po"=LLHLLHHHHHHHLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 28": Call "load_unload" { 
      "test_so"=LHLLLHXXLL; "test_so_1"=LHHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0100110010; "test_si_3"=1100111011; 
      "test_si"=0111110001; "test_si_1"=0111000100; }
   Call "allclock_launch" { 
      "_pi"=100011111100101100000000000101P00111100; }
   Call "allclock_capture" { 
      "_pi"=111011001000101100011111111101P00111111; "_po"=LLLHLLLLLLLLLLLHLH; }
   Ann {* fast_sequential *}
   "pattern 29": Call "load_unload" { 
      "test_so"=LLLLHHLHLL; "test_so_1"=HHHHHLLLHH; "test_so_2"=HLLHLLLHHH; 
      "test_so_3"=LLLLHHHLHH; "test_si_2"=0000100110; "test_si_3"=0100111011; 
      "test_si"=1001000111; "test_si_1"=1001011011; }
   Call "allclock_launch" { 
      "_pi"=100111111000101100011011010101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=110110010010101101000000111101PP0111011; "_po"=LLHHHHHHLLLHLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 30": Call "load_unload" { 
      "test_so"=HLHHHHXXLL; "test_so_1"=HHHLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001110011; "test_si_3"=0010110010; 
      "test_si"=1101101001; "test_si_1"=1100001111; }
   Call "allclock_launch" { 
      "_pi"=101111110010101100010111101101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=101100100110101101000111110101PP0111101; "_po"=LLHLLHLHHLHLLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 31": Call "load_unload" { 
      "test_so"=LLLLLLXXLL; "test_so_1"=HHLHHLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001010110; "test_si_3"=0011100011; 
      "test_si"=0111110110; "test_si_1"=1100000001; }
   Call "allclock_launch" { 
      "_pi"=111111100110101100010001011101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=111001001100101100001111110101PP0111110; "_po"=LLHHLHLLLLLLLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 32": Call "load_unload" { 
      "test_so"=HLHHHHXXLH; "test_so_1"=LLLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1011010000; "test_si_3"=1110101000; 
      "test_si"=1111010101; "test_si_1"=1010011000; }
   Call "allclock_launch" { 
      "_pi"=101101101000101100010001010101P00111110; }
   Call "allclock_capture" { 
      "_pi"=111110000010101100011010001101P00111011; "_po"=HHHLLHLHHLLLHLLHLL; }
   Ann {* fast_sequential *}
   "pattern 33": Call "load_unload" { 
      "test_so"=LLLLHLHHLH; "test_so_1"=HHHLHLLHHH; "test_so_2"=LLLHHHHHHH; 
      "test_so_3"=HLHHHLLLLL; "test_si_2"=0110010111; "test_si_3"=1001000000; 
      "test_si"=1100000110; "test_si_1"=1100100111; }
   Call "allclock_launch" { 
      "_pi"=111010111100101100010010110101P00111011; }
   Call "allclock_capture" { 
      "_pi"=111100110100101101001110110101P00111001; "_po"=HLHHHHHHLLLLLLHLHH; }
   Ann {* fast_sequential *}
   "pattern 34": Call "load_unload" { 
      "test_so"=HLHLLHHHHH; "test_so_1"=HHHLHHHLHH; "test_so_2"=LHHLLLHLHH; 
      "test_so_3"=HLLLLHLHHL; "test_si_2"=1001011010; "test_si_3"=0110011101; 
      "test_si"=0011000101; "test_si_1"=0101010000; }
   Call "allclock_launch" { 
      "_pi"=1111111100101011010101001101010P0111111; }
   Call "allclock_capture" { 
      "_pi"=1011100111001011010100100101010P0111111; "_po"=LHHLLLLLLLHHLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 35": Call "load_unload" { 
      "test_so"=LLHHLHHHHL; "test_so_1"=LLLHHHHHHH; "test_so_2"=LHHLLLHHHH; 
      "test_so_3"=HHHHLLLHLH; "test_si_2"=0110010011; "test_si_3"=1000010010; 
      "test_si"=0101111010; "test_si_1"=1000001011; }
   Call "allclock_launch" { 
      "_pi"=111110101000101101011001110101P00111001; }
   Call "allclock_capture" { 
      "_pi"=110000110100101100000110001101P00111100; "_po"=HLLHLHHLLHHHLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 36": Call "load_unload" { 
      "test_so"=LHLHHHLHLL; "test_so_1"=HLHHHLLLLH; "test_so_2"=HLLHHLLLLH; 
      "test_so_3"=LHHHHHLHLL; "test_si_2"=0011011100; "test_si_3"=0110010010; 
      "test_si"=0100110100; "test_si_1"=1110011010; }
   Call "allclock_launch" { 
      "_pi"=1000000111001011010000001001010P0111010; }
   Call "allclock_capture" { 
      "_pi"=1011000000001011010001110111010P0111001; "_po"=LHLLHLHHLHHLHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 37": Call "load_unload" { 
      "test_so"=HLHLLLHLLL; "test_so_1"=HLHHHHHHHL; "test_so_2"=LLLLHHLLHL; 
      "test_so_3"=LHLHLLLLHL; "test_si_2"=0011100010; "test_si_3"=0011011100; 
      "test_si"=1011101110; "test_si_1"=1110110011; }
   Call "allclock_launch" { 
      "_pi"=1000001110001011010000010001010P0111101; }
   Call "allclock_capture" { 
      "_pi"=1111110000001011010011101101010P0111100; "_po"=LHLLLLHHHLHLHHLLHH; }
   Ann {* fast_sequential *}
   "pattern 38": Call "load_unload" { 
      "test_so"=HLLHLHHHLL; "test_so_1"=LLLHLHHHLL; "test_so_2"=HHLHHHLLLL; 
      "test_so_3"=HLHHLHLLLL; "test_si_2"=0010011010; "test_si_3"=0010000010; 
      "test_si"=0001100111; "test_si_1"=1110010100; }
   Call "allclock_launch" { 
      "_pi"=101100100010101100011011011101P00111000; }
   Call "allclock_capture" { 
      "_pi"=100010011000101101000001000101P00111101; "_po"=LLLLHLHLLHLLLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 39": Call "load_unload" { 
      "test_so"=LLLLHLHLLL; "test_so_1"=LLLHHHHLLL; "test_so_2"=LLHLHHHLLL; 
      "test_so_3"=HLHLLHHLLH; "test_si_2"=0011111001; "test_si_3"=0011111101; 
      "test_si"=1000000110; "test_si_1"=0101111001; }
   Call "allclock_launch" { 
      "_pi"=111001000110101100010111111101P00111000; }
   Call "allclock_capture" { 
      "_pi"=100100100000101100001000000101P00111110; "_po"=LLLLHHHHHHHHLHHLHL; }
   Ann {* fast_sequential *}
   "pattern 40": Call "load_unload" { 
      "test_so"=HLHHLLHLHH; "test_so_1"=LHLLHHLHHH; "test_so_2"=LLHLHLHHHH; 
      "test_so_3"=HLLLHHLLLL; "test_si_2"=1101000110; "test_si_3"=0011000110; 
      "test_si"=0000111001; "test_si_1"=0000010000; }
   Call "allclock_launch" { 
      "_pi"=111110100010101101011111111101P00111110; }
   Call "allclock_capture" { 
      "_pi"=110111001000101100000000000101P00111000; "_po"=LLHLHHHHHHHHLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 41": Call "load_unload" { 
      "test_so"=LLLHLLLLLL; "test_so_1"=HHLLLHHLHH; "test_so_2"=LLLHLHLHHH; 
      "test_so_3"=HHHLHLHLLL; "test_si_2"=1111010011; "test_si_3"=1100000000; 
      "test_si"=1001111100; "test_si_1"=1001000011; }
   Call "allclock_launch" { 
      "_pi"=111101000110101101011110010101P00111111; }
   Call "allclock_capture" { 
      "_pi"=101110110100101101000001101101P00111000; "_po"=HLHLLLLHHHHHLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 42": Call "load_unload" { 
      "test_so"=HLLHLLHHLL; "test_so_1"=LHLHHHHHHH; "test_so_2"=HHHHHHLHHH; 
      "test_so_3"=HHLLHHLHLL; "test_si_2"=0100000111; "test_si_3"=1111100100; 
      "test_si"=0110000000; "test_si_1"=0110111100; }
   Call "allclock_launch" { 
      "_pi"=1110110011101011010100111001010P0111111; }
   Call "allclock_capture" { 
      "_pi"=1111111010001011000100001101010P0111100; "_po"=LHHHLLLLLLHHLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 43": Call "load_unload" { 
      "test_so"=LHLLHHHHHH; "test_so_1"=HLLLHHHHHH; "test_so_2"=HHHLLLHHHH; 
      "test_so_3"=LHLLLLLLLH; "test_si_2"=1100100101; "test_si_3"=0100000110; 
      "test_si"=0110000000; "test_si_1"=0010111010; }
   Call "allclock_launch" { 
      "_pi"=1110110100001011010101100101010P0111001; }
   Call "allclock_capture" { 
      "_pi"=1111110000001011010110111011010P0111001; "_po"=LHHHLLHLHHHHLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 44": Call "load_unload" { 
      "test_so"=HHHLHLLHLL; "test_so_1"=LLLLHHLHHH; "test_so_2"=LLHHLLLHHH; 
      "test_so_3"=HLHLLHHHLL; "test_si_2"=1101010100; "test_si_3"=1100100100; 
      "test_si"=1011010011; "test_si_1"=1010100100; }
   Call "allclock_launch" { 
      "_pi"=111011110100101101011001111101P00111010; }
   Call "allclock_capture" { 
      "_pi"=110100000010101100001101001101P00111111; "_po"=LHHLLHHLLLHLHLLHLH; }
   Ann {* fast_sequential *}
   "pattern 45": Call "load_unload" { 
      "test_so"=LHHLLLHHLL; "test_so_1"=HLHHHLHHHH; "test_so_2"=LLHHLHLHHH; 
      "test_so_3"=LLHLHHLLHL; "test_si_2"=0011000001; "test_si_3"=1111111101; 
      "test_si"=1111010000; "test_si_1"=1101101111; }
   Call "allclock_launch" { 
      "_pi"=110111001010101101001001000101P00111101; }
   Call "allclock_capture" { 
      "_pi"=101000010000101101010110111101P00111011; "_po"=HLHLLHLLLHLLLLLLLH; }
   Ann {* fast_sequential *}
   "pattern 46": Call "load_unload" { 
      "test_so"=LLLHHHHHLL; "test_so_1"=HHHLLLHLLH; "test_so_2"=HLHHHHLHLH; 
      "test_so_3"=LLLHLLHHLL; "test_si_2"=0111000110; "test_si_3"=0001000100; 
      "test_si"=0010011010; "test_si_1"=1100101001; }
   Call "allclock_launch" { 
      "_pi"=100011011100101101010100110101P00111000; }
   Call "allclock_capture" { 
      "_pi"=101111110100101100001001000101P00111110; "_po"=LLLHLHHHHLHHHHHLLL; }
   Ann {* fast_sequential *}
   "pattern 47": Call "load_unload" { 
      "test_so"=HHLHHHLLLH; "test_so_1"=HLLHLLHLHH; "test_so_2"=HHHLHLLHHH; 
      "test_so_3"=LLHLHLHHHL; "test_si_2"=0000011011; "test_si_3"=0111001100; 
      "test_si"=0001010111; "test_si_1"=0110111100; }
   Call "allclock_launch" { 
      "_pi"=100111110000101100000000001101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=111110100000101100011111110101PP0111011; "_po"=LLHLLLLHLLLLHHHLLH; }
   Ann {* fast_sequential *}
   "pattern 48": Call "load_unload" { 
      "test_so"=HLLHLHXXLL; "test_so_1"=LHHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1111100000; "test_si_3"=0000001000; 
      "test_si"=1110111010; "test_si_1"=0001101111; }
   Call "allclock_launch" { 
      "_pi"=100010100110101100010001110101P00111100; }
   Call "allclock_capture" { 
      "_pi"=100011101110101101001110001101P00111010; "_po"=LHHLLHLHHLHHLHHHLL; }
   Ann {* fast_sequential *}
   "pattern 49": Call "load_unload" { 
      "test_so"=HHHLHLHHLL; "test_so_1"=HHHLHLHLHH; "test_so_2"=LHLLHLHHHH; 
      "test_so_3"=HLHHLLLLLL; "test_si_2"=1101000110; "test_si_3"=1111101101; 
      "test_si"=1011000000; "test_si_1"=1010101111; }
   Call "allclock_launch" { 
      "_pi"=101000010010101100000000010101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=110110000110101100011111101101PP0111110; "_po"=LLLLLLHHLLLLHHLHHL; }
   Ann {* fast_sequential *}
   "pattern 50": Call "load_unload" { 
      "test_so"=HLLLHHXXHL; "test_so_1"=HHHHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0110001011; "test_si_3"=1100100000; 
      "test_si"=1100001000; "test_si_1"=0100111011; }
   Call "allclock_launch" { 
      "_pi"=110000000100101100011111111101P00111010; }
   Call "allclock_capture" { 
      "_pi"=110001001100101101000000000101P00111011; "_po"=HLHHHLLLHLLLLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 51": Call "load_unload" { 
      "test_so"=HHHLHHHHLH; "test_so_1"=HLHLHLLLLH; "test_so_2"=LHLHLLLHLH; 
      "test_so_3"=LHHLLHLLHL; "test_si_2"=0010001001; "test_si_3"=0110000010; 
      "test_si"=0110101100; "test_si_1"=1000101110; }
   Call "allclock_launch" { 
      "_pi"=100001001000101101011100101101P00111001; }
   Call "allclock_capture" { 
      "_pi"=100011010100101101000011010101P00111101; "_po"=LLHLLHHHLLHLHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 52": Call "load_unload" { 
      "test_so"=HLHLLHLHLH; "test_so_1"=HHLHLLLHHH; "test_so_2"=HHHHLHLHHH; 
      "test_so_3"=LLLHHHHLLH; "test_si_2"=0101101011; "test_si_3"=0010000111; 
      "test_si"=0110110100; "test_si_1"=0101000011; }
   Call "allclock_launch" { 
      "_pi"=100010100010101100000011010101P00111100; }
   Call "allclock_capture" { 
      "_pi"=100110111010101100011100101101P00111110; "_po"=LLLLLHHLLLLHLLHHLH; }
   Ann {* fast_sequential *}
   "pattern 53": Call "load_unload" { 
      "test_so"=LHLLLLLHLL; "test_so_1"=LLHHLLLHHH; "test_so_2"=HLLLHLHLHH; 
      "test_so_3"=HHLLLHHLLL; "test_si_2"=1000000001; "test_si_3"=0111100110; 
      "test_si"=0010011111; "test_si_1"=1000000011; }
   Call "allclock_launch" { 
      "_pi"=100100100110101100010011111101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=101100110000101100001100000101PP0111011; "_po"=LLLHLHHLHHLLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 54": Call "load_unload" { 
      "test_so"=LHHHHHXXLH; "test_so_1"=LLLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1111000001; "test_si_3"=1011010101; 
      "test_si"=0101111001; "test_si_1"=0111100000; }
   Call "allclock_launch" { 
      "_pi"=100100000000101100001001010101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=100111110010101100010110101101PP0111010; "_po"=LLLHLLLLLLHLHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 55": Call "load_unload" { 
      "test_so"=HLHLHLXXLL; "test_so_1"=HLLHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0001110001; "test_si_3"=1100110000; 
      "test_si"=0110101111; "test_si_1"=0100100000; }
   Call "allclock_launch" { 
      "_pi"=100101001100101100011101010101P00111101; }
   Call "allclock_capture" { 
      "_pi"=110001110010101100000010101101P00111010; "_po"=HLHHLHLLLLHHLHHHHH; }
   Ann {* fast_sequential *}
   "pattern 56": Call "load_unload" { 
      "test_so"=HLLLLHHHLL; "test_so_1"=LLHHHLLHHH; "test_so_2"=LLHHHHHHHH; 
      "test_so_3"=LLHHHHHLHH; "test_si_2"=0111100011; "test_si_3"=0001111010; 
      "test_si"=1101111111; "test_si_1"=1010001000; }
   Call "allclock_launch" { 
      "_pi"=100111110100101100000111001101P00111100; }
   Call "allclock_capture" { 
      "_pi"=111101000000101101011000110101P00111010; "_po"=HLHLLLLHHHLLHLLLLL; }
   Ann {* fast_sequential *}
   "pattern 57": Call "load_unload" { 
      "test_so"=LLLLLLHHLL; "test_so_1"=LHHHHHLHHH; "test_so_2"=LLLLLLHHHH; 
      "test_so_3"=HHLHHLHLLL; "test_si_2"=0111111000; "test_si_3"=0101100001; 
      "test_si"=0110011110; "test_si_1"=0101000000; }
   Call "allclock_launch" { 
      "_pi"=101110001000101100010111011101P00111010; }
   Call "allclock_capture" { 
      "_pi"=111011111000101101011000001101P00111101; "_po"=HLLHLLHHLLLHLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 58": Call "load_unload" { 
      "test_so"=HHLHLLHLLH; "test_so_1"=LHHLHLHHHH; "test_so_2"=LLHLHHHHHH; 
      "test_so_3"=LHLLHHHLHH; "test_si_2"=1010111011; "test_si_3"=0101101000; 
      "test_si"=0101010001; "test_si_1"=1001010010; }
   Call "allclock_launch" { 
      "_pi"=110000011110101100011110101101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101001111010101101001010010101PP0111101; "_po"=LLLHLHHHHLHLHHHLHL; }
   Ann {* fast_sequential *}
   "pattern 59": Call "load_unload" { 
      "test_so"=HHHHHHXXLL; "test_so_1"=LHLLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110011110; "test_si_3"=1000111110; 
      "test_si"=1001011001; "test_si_1"=1101111101; }
   Call "allclock_launch" { 
      "_pi"=1000101111001011010111110011010P0111011; }
   Call "allclock_capture" { 
      "_pi"=1101001101001011000101001101010P0111110; "_po"=HHLHHHLHHHHHLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 60": Call "load_unload" { 
      "test_so"=HHLHHHHHHL; "test_so_1"=HLLLLHLLHH; "test_so_2"=LHLLLLLHHH; 
      "test_so_3"=HHLLLLLHHL; "test_si_2"=1000011001; "test_si_3"=1110111000; 
      "test_si"=0000110110; "test_si_1"=1010000010; }
   Call "allclock_launch" { 
      "_pi"=101100110100101100000101100101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=111001111000101101010011111101PP0111000; "_po"=LHHLLLLHLHHLLLHHLL; }
   Ann {* fast_sequential *}
   "pattern 61": Call "load_unload" { 
      "test_so"=LLHLHHXXLL; "test_so_1"=HHLLHLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1011010010; "test_si_3"=1000000101; 
      "test_si"=0001011101; "test_si_1"=0110011000; }
   Call "allclock_launch" { 
      "_pi"=111001101000101100011110101101P00111001; }
   Call "allclock_capture" { 
      "_pi"=110011110100101101000111010101P00111100; "_po"=LHLLLHHHHLHLHHHLLL; }
   Ann {* fast_sequential *}
   "pattern 62": Call "load_unload" { 
      "test_so"=HLHLLHLLHL; "test_so_1"=LHLLHHLLHH; "test_so_2"=LLHHHLHLHH; 
      "test_so_3"=HLHLHLLHLL; "test_si_2"=1110101001; "test_si_3"=1001011100; 
      "test_si"=0110010100; "test_si_1"=1000001110; }
   Call "allclock_launch" { 
      "_pi"=110011010010101101011100010101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=100111100100101101001110110101PP0111110; "_po"=LHHLLHHHLLLHLLHHHH; }
   Ann {* fast_sequential *}
   "pattern 63": Call "load_unload" { 
      "test_so"=LLHHHHXXHH; "test_so_1"=HLHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1101000111; "test_si_3"=1101100001; 
      "test_si"=1001000010; "test_si_1"=0111001010; }
   Call "allclock_launch" { 
      "_pi"=100110100110101101011001101101P00111100; }
   Call "allclock_capture" { 
      "_pi"=101111100100101100011101000101P00111111; "_po"=LLLLLHHLLHHLHLLLHL; }
   Ann {* fast_sequential *}
   "pattern 64": Call "load_unload" { 
      "test_so"=LLHLLHHHLL; "test_so_1"=LHHLHHHLLH; "test_so_2"=LLLLLLHLLH; 
      "test_so_3"=LHLHLLHHLH; "test_si_2"=0000111111; "test_si_3"=0110010100; 
      "test_si"=0010111000; "test_si_1"=1001111100; }
   Call "allclock_launch" { 
      "_pi"=1111111111101011010101101101010P0111001; }
   Call "allclock_capture" { 
      "_pi"=1011001000001011010110101101010P0111011; "_po"=HHLLHLLHHHHLLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 65": Call "load_unload" { 
      "test_so"=HHLHLHLLLL; "test_so_1"=HHLLLHLLHL; "test_so_2"=LLLHHHLLHL; 
      "test_so_3"=LHHHLHHHHL; "test_si_2"=0001011011; "test_si_3"=0000101111; 
      "test_si"=1000000011; "test_si_1"=1111100000; }
   Call "allclock_launch" { 
      "_pi"=111111001010101101001101100101P00111100; }
   Call "allclock_capture" { 
      "_pi"=101101100000101100000110111101P00111101; "_po"=LLLLHHHLHLLLLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 66": Call "load_unload" { 
      "test_so"=LLLLLLHHLL; "test_so_1"=LHLLHHHHLH; "test_so_2"=HLHLLLHHLH; 
      "test_so_3"=LLLHLHHHHL; "test_si_2"=0001110011; "test_si_3"=0001011001; 
      "test_si"=0111110100; "test_si_1"=1101010100; }
   Call "allclock_launch" { 
      "_pi"=1011110000101011000011011111010P0111111; }
   Call "allclock_capture" { 
      "_pi"=1110111001101011010100011001010P0111001; "_po"=LHHLHHHHLLLLHLLLLH; }
   Ann {* fast_sequential *}
   "pattern 67": Call "load_unload" { 
      "test_so"=LLHLLLLHHL; "test_so_1"=LHLHHHLLHL; "test_so_2"=LHLHLLLLHL; 
      "test_so_3"=HLLHLLLLHL; "test_si_2"=1000001110; "test_si_3"=0011110011; 
      "test_si"=1001111101; "test_si_1"=1110111000; }
   Call "allclock_launch" { 
      "_pi"=1111101110101011010011010001010P0111010; }
   Call "allclock_capture" { 
      "_pi"=1011001011101011000110011111010P0111111; "_po"=LHLHLHLHHLLHLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 68": Call "load_unload" { 
      "test_so"=HLHLHLHLLL; "test_so_1"=HLLHHHLLHH; "test_so_2"=HHHHHLLHHH; 
      "test_so_3"=HLHLLLHHHH; "test_si_2"=1001100011; "test_si_3"=1000001010; 
      "test_si"=0110001000; "test_si_1"=0110111011; }
   Call "allclock_launch" { 
      "_pi"=100000000010101100001100111101P00111100; }
   Call "allclock_capture" { 
      "_pi"=111001010000101100001001001101P00111000; "_po"=HHHLHHLLHLHLHHLLHL; }
   Ann {* fast_sequential *}
   "pattern 69": Call "load_unload" { 
      "test_so"=HHLLLLHLHH; "test_so_1"=LHHLHHHHHH; "test_so_2"=HHLHHLLHHH; 
      "test_so_3"=LLHHLLLLLL; "test_si_2"=0110010100; "test_si_3"=1000110011; 
      "test_si"=1001001010; "test_si_1"=0010100111; }
   Call "allclock_launch" { 
      "_pi"=100000111100101100001000000101P00111010; }
   Call "allclock_capture" { 
      "_pi"=110011001000101101010111111101P00111000; "_po"=HLHHLLHHHHLHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 70": Call "load_unload" { 
      "test_so"=HLLLLLLLLH; "test_so_1"=HHHHHLHHHH; "test_so_2"=LHHLLLHHHH; 
      "test_so_3"=HLHHHHLLHL; "test_si_2"=1001111001; "test_si_3"=0111010101; 
      "test_si"=1110100100; "test_si_1"=0011100000; }
   Call "allclock_launch" { 
      "_pi"=111111011000101101000101010101P00111000; }
   Call "allclock_capture" { 
      "_pi"=100001011000101100011010001101P00111111; "_po"=LLLHLLLHHLLHHHHHLL; }
   Ann {* fast_sequential *}
   "pattern 71": Call "load_unload" { 
      "test_so"=HLHLHHLHHL; "test_so_1"=HHHLLLHLHH; "test_so_2"=HHLHHHLLHH; 
      "test_so_3"=HHLHLHHLLH; "test_si_2"=1110110111; "test_si_3"=1001111001; 
      "test_si"=1111110100; "test_si_1"=0010110100; }
   Call "allclock_launch" { 
      "_pi"=1111101010001011010010101001010P0111100; }
   Call "allclock_capture" { 
      "_pi"=1100111101101011000111001101010P0111011; "_po"=HHLHLLLHHHHLHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 72": Call "load_unload" { 
      "test_so"=HHLLHLLHLH; "test_so_1"=HHHHLLLLHH; "test_so_2"=HLHHLHLLHH; 
      "test_so_3"=LHLHLHLLHH; "test_si_2"=1110001010; "test_si_3"=1111110110; 
      "test_si"=0111010000; "test_si_1"=0010100010; }
   Call "allclock_launch" { 
      "_pi"=1000101011101011000000111101010P0111111; }
   Call "allclock_capture" { 
      "_pi"=1000110011101011010000110101010P0111010; "_po"=LLLHLLLHLLHLHLLHLL; }
   Ann {* fast_sequential *}
   "pattern 73": Call "load_unload" { 
      "test_so"=LLLHHHHHHL; "test_so_1"=HLLHHLHLHH; "test_so_2"=HLHHHHLLHH; 
      "test_so_3"=HHLLLLHHHL; "test_si_2"=0010110000; "test_si_3"=1111000011; 
      "test_si"=1011110000; "test_si_1"=0000000011; }
   Call "allclock_launch" { 
      "_pi"=100101011100101100000111101101P00111011; }
   Call "allclock_capture" { 
      "_pi"=100110111000101100011110101101P00111101; "_po"=HLHHLLLHHHHHLHHLLH; }
   Ann {* fast_sequential *}
   "pattern 74": Call "load_unload" { 
      "test_so"=HHLLHHHLLL; "test_so_1"=HHLHLLLHHL; "test_so_2"=HHLHLLLHHL; 
      "test_so_3"=LHLHLLLLHH; "test_si_2"=0011000100; "test_si_3"=0011101101; 
      "test_si"=1111001001; "test_si_1"=1001100000; }
   Call "allclock_launch" { 
      "_pi"=101010111000101100011011011101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=101100111000101100000100100101PP0111010; "_po"=LLLHLHLLHLLHLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 75": Call "load_unload" { 
      "test_so"=LHHLHLXXLH; "test_so_1"=LLHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101010110; "test_si_3"=0011000000; 
      "test_si"=1101100001; "test_si_1"=0110110000; }
   Call "allclock_launch" { 
      "_pi"=101010101110101101000000010101P00111001; }
   Call "allclock_capture" { 
      "_pi"=111111010100101101011010011101P00111010; "_po"=LLHLHLHHLLHHHHLHHL; }
   Ann {* fast_sequential *}
   "pattern 76": Call "load_unload" { 
      "test_so"=HHLHLHLHHL; "test_so_1"=HHHLHHLHHH; "test_so_2"=LHLLLHLLHH; 
      "test_so_3"=LHHLHLLHLL; "test_si_2"=0100010010; "test_si_3"=1111000001; 
      "test_si"=0000000010; "test_si_1"=1011001111; }
   Call "allclock_launch" { 
      "_pi"=101011100010101101011110010101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111000000000101100000001100101PP0111110; "_po"=LLHLHLLLLHLLLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 77": Call "load_unload" { 
      "test_so"=LHHLHLXXHH; "test_so_1"=HLHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1010100111; "test_si_3"=0110000011; 
      "test_si"=0011000010; "test_si_1"=0110101000; }
   Call "allclock_launch" { 
      "_pi"=110111100100101100001100101101P00111110; }
   Call "allclock_capture" { 
      "_pi"=110000001100101101000110101101P00111011; "_po"=LLLHLLHHLLLHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 78": Call "load_unload" { 
      "test_so"=HLHLLHHHLL; "test_so_1"=HLLHHLLHHL; "test_so_2"=LHLHHLLHHL; 
      "test_so_3"=HLLHLLHLHL; "test_si_2"=0011101101; "test_si_3"=1011100001; 
      "test_si"=1001100011; "test_si_1"=1110100001; }
   Call "allclock_launch" { 
      "_pi"=110001110110101100001111001101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=100110100110101100000010100101PP0111110; "_po"=LLLLLHHLLHHLHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 79": Call "load_unload" { 
      "test_so"=LLLLHLXXLL; "test_so_1"=HLHLLLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100000000; "test_si_3"=0111010111; 
      "test_si"=0110000001; "test_si_1"=1100000010; }
   Call "allclock_launch" { 
      "_pi"=111000100100101101001111110101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=101101010000101101010010101101PP0111010; "_po"=LLLHLHLLLLLLHHLHHL; }
   Ann {* fast_sequential *}
   "pattern 80": Call "load_unload" { 
      "test_so"=HLLHHLXXHH; "test_so_1"=HHHLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1100010111; "test_si_3"=0110010101; 
      "test_si"=0000010111; "test_si_1"=0110001100; }
   Call "allclock_launch" { 
      "_pi"=101110110110101100000110001101P00111111; }
   Call "allclock_capture" { 
      "_pi"=111111000100101100010001111101P00111110; "_po"=HLLHLHHHLHLLLLHLLH; }
   Ann {* fast_sequential *}
   "pattern 81": Call "load_unload" { 
      "test_so"=HHLLHHLHHL; "test_so_1"=LHLHLHLLHH; "test_so_2"=HHLHLHHHHH; 
      "test_so_3"=LLHHHHHHHL; "test_si_2"=1001011011; "test_si_3"=1100001011; 
      "test_si"=0000010110; "test_si_1"=1001010111; }
   Call "allclock_launch" { 
      "_pi"=111101101100101100000100111101P00111011; }
   Call "allclock_capture" { 
      "_pi"=111110000110101101011001111101P00111011; "_po"=LLLHLLHHLLLLLLHLLL; }
   Ann {* fast_sequential *}
   "pattern 82": Call "load_unload" { 
      "test_so"=LLHLLLHHHH; "test_so_1"=HHLLLLLHHH; "test_so_2"=HLLHLHHHHH; 
      "test_so_3"=HHHHLHLHHH; "test_si_2"=1111000101; "test_si_3"=1001110001; 
      "test_si"=0111000110; "test_si_1"=1100100111; }
   Call "allclock_launch" { 
      "_pi"=111011011000101101011001111101P00111001; }
   Call "allclock_capture" { 
      "_pi"=111101000110101101010111000101P00111101; "_po"=HLHHLLHHLLLHHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 83": Call "load_unload" { 
      "test_so"=HHLLLLLLHH; "test_so_1"=HHLLLLLHHH; "test_so_2"=HHHHLLHLHH; 
      "test_so_3"=LLHHLHLHLH; "test_si_2"=0110110001; "test_si_3"=1111000100; 
      "test_si"=0000111011; "test_si_1"=1111110011; }
   Call "allclock_launch" { 
      "_pi"=110110110010101101011001110101P00111100; }
   Call "allclock_capture" { 
      "_pi"=111011100100101101010111100101P00111110; "_po"=LLHLLHLLLHHHLHHHLH; }
   Ann {* fast_sequential *}
   "pattern 84": Call "load_unload" { 
      "test_so"=LLHLLLLHLH; "test_so_1"=HLHLLLLHLH; "test_so_2"=HLLHHLHLLH; 
      "test_so_3"=HLLHHHHLHH; "test_si_2"=0110100110; "test_si_3"=0100110101; 
      "test_si"=0001000010; "test_si_1"=1110101000; }
   Call "allclock_launch" { 
      "_pi"=101101100110101101011000100101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=110110111110101101000111011101PP0111111; "_po"=LLLLLLHHHLLLLHLLLH; }
   Ann {* fast_sequential *}
   "pattern 85": Call "load_unload" { 
      "test_so"=LLLHHHXXHH; "test_so_1"=LLHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1011010001; "test_si_3"=0111100100; 
      "test_si"=0010010110; "test_si_1"=0101010001; }
   Call "allclock_launch" { 
      "_pi"=1001001100101011010110011001010P0111110; }
   Call "allclock_capture" { 
      "_pi"=1010100111101011000001001001010P0111100; "_po"=LLLLHLLHLLLHLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 86": Call "load_unload" { 
      "test_so"=HHHHHHHHHH; "test_so_1"=HHLHLHHLHH; "test_so_2"=HHLLLLHLHH; 
      "test_so_3"=LHHLLLHLHH; "test_si_2"=1110100011; "test_si_3"=1000000100; 
      "test_si"=1001100001; "test_si_1"=0011101001; }
   Call "allclock_launch" { 
      "_pi"=110110011000101101000001111101P00111110; }
   Call "allclock_capture" { 
      "_pi"=110000100000101101000011011101P00111001; "_po"=LLLLLLLLLHHHHLHHLL; }
   Ann {* fast_sequential *}
   "pattern 87": Call "load_unload" { 
      "test_so"=HHLLLHLHHH; "test_so_1"=HLHLLHLLHH; "test_so_2"=HLLHLLHLHH; 
      "test_so_3"=LHLLLLLHHH; "test_si_2"=0110110100; "test_si_3"=1100000010; 
      "test_si"=1111010110; "test_si_1"=0001110000; }
   Call "allclock_launch" { 
      "_pi"=110011001110101100000000001101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=100110011010101100011110000101PP0111111; "_po"=LLLLLLLLLLLLHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 88": Call "load_unload" { 
      "test_so"=LLLLHHXXLH; "test_so_1"=HHLLHLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0111101100; "test_si_3"=0110110000; 
      "test_si"=1100011011; "test_si_1"=0000110001; }
   Call "allclock_launch" { 
      "_pi"=1001100111101011010110100101010P0111011; }
   Call "allclock_capture" { 
      "_pi"=1011101101101011000110100001010P0111011; "_po"=LHLHHHHLLHLLHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 89": Call "load_unload" { 
      "test_so"=LHLLLHHLLH; "test_so_1"=HHLHHHHHLH; "test_so_2"=LLHLHLLLLH; 
      "test_so_3"=HHLLHLLLHH; "test_si_2"=0010101000; "test_si_3"=0111111111; 
      "test_si"=1111100110; "test_si_1"=0011000000; }
   Call "allclock_launch" { 
      "_pi"=110011000000101101000011011101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=111111001110101101001110110101PP0111010; "_po"=HLLHLLLLHHLHHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 90": Call "load_unload" { 
      "test_so"=HLLLLHXXHH; "test_so_1"=HHHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1100010010; "test_si_3"=0011000000; 
      "test_si"=0010010110; "test_si_1"=0010111100; }
   Call "allclock_launch" { 
      "_pi"=100110000000101101000110110101P00111110; }
   Call "allclock_capture" { 
      "_pi"=111110100100101101011101111101P00111101; "_po"=LHLLLLLHHLHHLHHHLL; }
   Ann {* fast_sequential *}
   "pattern 91": Call "load_unload" { 
      "test_so"=HLHHLLLHHH; "test_so_1"=HLLHHHHLHH; "test_so_2"=LLHHLHLLHH; 
      "test_so_3"=HLLLLHHLHL; "test_si_2"=0110101100; "test_si_3"=1101110011; 
      "test_si"=0110001011; "test_si_1"=1010000111; }
   Call "allclock_launch" { 
      "_pi"=110011111110101101011111011101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=111010011010101100000011111101PP0111101; "_po"=LLLHLHHHHHLHHHHHHL; }
   Ann {* fast_sequential *}
   "pattern 92": Call "load_unload" { 
      "test_so"=HHHLLLXXLH; "test_so_1"=LLHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0101110110; "test_si_3"=0110101101; 
      "test_si"=0010010010; "test_si_1"=0101100000; }
   Call "allclock_launch" { 
      "_pi"=1001111111101011010111101101010P0111111; }
   Call "allclock_capture" { 
      "_pi"=1100001101001011010000110101010P0111010; "_po"=HLLHHLLHLLHHLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 93": Call "load_unload" { 
      "test_so"=HLHHHLHHLL; "test_so_1"=HHHLLHLLHH; "test_so_2"=LHHLHLLLHH; 
      "test_so_3"=LHLHHLHLHL; "test_si_2"=0110010100; "test_si_3"=0101001110; 
      "test_si"=1000010011; "test_si_1"=1000001110; }
   Call "allclock_launch" { 
      "_pi"=101111111110101100010111111101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101001101000101101000000111101PP0111101; "_po"=LLHLLHLHHHHHHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 94": Call "load_unload" { 
      "test_so"=LLHLLLXXHH; "test_so_1"=HLHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1010111010; "test_si_3"=0100000100; 
      "test_si"=0111111001; "test_si_1"=0001000000; }
   Call "allclock_launch" { 
      "_pi"=111111111110101100010000001101P00111011; }
   Call "allclock_capture" { 
      "_pi"=110011010000101100001101001101P00111110; "_po"=LHLLLHLLLLLHLHHLLH; }
   Ann {* fast_sequential *}
   "pattern 95": Call "load_unload" { 
      "test_so"=HLHLLLHLLH; "test_so_1"=LHLHHHHLHH; "test_so_2"=LLHLHLHLHH; 
      "test_so_3"=LHLHLHHHHL; "test_si_2"=0101111011; "test_si_3"=1101101110; 
      "test_si"=1101011000; "test_si_1"=1010101100; }
   Call "allclock_launch" { 
      "_pi"=1100010101101011000111010101010P0111001; }
   Call "allclock_capture" { 
      "_pi"=1011110001101011010010101101010P0111010; "_po"=LLHHLLLHHHHLLLHLLL; }
   Ann {* fast_sequential *}
   "pattern 96": Call "load_unload" { 
      "test_so"=LHHHHLHLHL; "test_so_1"=LHHLLLLLHH; "test_so_2"=HLLLLHLHHH; 
      "test_so_3"=HHLHLHHLHL; "test_si_2"=1000010110; "test_si_3"=0101110010; 
      "test_si"=1110111011; "test_si_1"=1111111110; }
   Call "allclock_launch" { 
      "_pi"=100010111010101101011010100101P00111000; }
   Call "allclock_capture" { 
      "_pi"=110100000100101100010101101101P00111101; "_po"=HLLLHLHHLHHHLHHLHH; }
   Ann {* fast_sequential *}
   "pattern 97": Call "load_unload" { 
      "test_so"=HHLHLLLHHL; "test_so_1"=LHHLHHHHHL; "test_so_2"=LLHLHHLHHL; 
      "test_so_3"=HHLHHHHLLL; "test_si_2"=1000101111; "test_si_3"=1000010110; 
      "test_si"=1010100001; "test_si_1"=0111001010; }
   Call "allclock_launch" { 
      "_pi"=1101000010001011000010000111010P0111101; }
   Call "allclock_capture" { 
      "_pi"=1111010111001011000000011001010P0111000; "_po"=LLLLHHHHLLHHHLLHLH; }
   Ann {* fast_sequential *}
   "pattern 98": Call "load_unload" { 
      "test_so"=LLHLLLLHLH; "test_so_1"=HLLHHHLLHH; "test_so_2"=LLHHHLHHHH; 
      "test_so_3"=HLHHHLLLLH; "test_si_2"=0110000010; "test_si_3"=1000100010; 
      "test_si"=1001000001; "test_si_1"=1001100010; }
   Call "allclock_launch" { 
      "_pi"=111001000110101101011101111101P00111011; }
   Call "allclock_capture" { 
      "_pi"=101110100100101101000111001101P00111010; "_po"=HLHHLHHHLHHHHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 99": Call "load_unload" { 
      "test_so"=LHHLHHHLLH; "test_so_1"=HHLLHHLHHH; "test_so_2"=HLLHLLLHHH; 
      "test_so_3"=LLHLLHHHHL; "test_si_2"=0000111010; "test_si_3"=0110010010; 
      "test_si"=0011111000; "test_si_1"=0101110110; }
   Call "allclock_launch" { 
      "_pi"=1000110110101011010001100011010P0111100; }
   Call "allclock_capture" { 
      "_pi"=1011111110101011010110010001010P0111111; "_po"=LHHLHLHLHHHHLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 100": Call "load_unload" { 
      "test_so"=HHLLLLHHLL; "test_so_1"=HLLHHLHLHL; "test_so_2"=LLLHHLHLHL; 
      "test_so_3"=HLHHHLHHLH; "test_si_2"=0000000111; "test_si_3"=0000100000; 
      "test_si"=0001111010; "test_si_1"=0111011011; }
   Call "allclock_launch" { 
      "_pi"=100110110100101100000000000101P00111110; }
   Call "allclock_capture" { 
      "_pi"=101111111100101101011111111101P00111111; "_po"=LLLHHHHLHHHHLHHHLL; }
   Ann {* fast_sequential *}
   "pattern 101": Call "load_unload" { 
      "test_so"=LLLHLLLHLL; "test_so_1"=LHLLHLLLHL; "test_so_2"=HLHHHHHLHL; 
      "test_so_3"=LHLLLHHHLL; "test_si_2"=1010001011; "test_si_3"=0010001000; 
      "test_si"=0111100000; "test_si_1"=1010101011; }
   Call "allclock_launch" { 
      "_pi"=111100111110101100000101111101P00111010; }
   Call "allclock_capture" { 
      "_pi"=110101000110101101001110110101P00111101; "_po"=HHLLLLLLLLHLLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 102": Call "load_unload" { 
      "test_so"=LLHLHHHHHH; "test_so_1"=HLLHHLLLHH; "test_so_2"=LHHHHLLHHH; 
      "test_so_3"=LLHHHLLLLH; "test_si_2"=1100010100; "test_si_3"=1010001001; 
      "test_si"=0110111000; "test_si_1"=1111100000; }
   Call "allclock_launch" { 
      "_pi"=111001111100101101001001111101P00111001; }
   Call "allclock_capture" { 
      "_pi"=101011100000101101011101110101P00111110; "_po"=LLLHLLHLHHLLHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 103": Call "load_unload" { 
      "test_so"=LLLHHLLLLL; "test_so_1"=LHHLHHLLHH; "test_so_2"=HHLHLHHLHH; 
      "test_so_3"=LLHLLLHLHH; "test_si_2"=1110010011; "test_si_3"=1101011110; 
      "test_si"=1110001010; "test_si_1"=1100001011; }
   Call "allclock_launch" { 
      "_pi"=100010000010101101001100110101P00111101; }
   Call "allclock_capture" { 
      "_pi"=111100000100101101010001110101P00111101; "_po"=LLHHLHLLHHLLLHHLLL; }
   Ann {* fast_sequential *}
   "pattern 104": Call "load_unload" { 
      "test_so"=LLHHLHLLHL; "test_so_1"=HHLLHLHHHH; "test_so_2"=HLLLLHHHHH; 
      "test_so_3"=LHHHHLLLLH; "test_si_2"=0011111101; "test_si_3"=1110111101; 
      "test_si"=1110100011; "test_si_1"=0100111101; }
   Call "allclock_launch" { 
      "_pi"=1001010111001011000101010001010P0111110; }
   Call "allclock_capture" { 
      "_pi"=1111110010101011010000111011010P0111110; "_po"=HHLHHHHLLLHLHHLHHL; }
   Ann {* fast_sequential *}
   "pattern 105": Call "load_unload" { 
      "test_so"=HHLLLHHHLL; "test_so_1"=HHHLLHHLHH; "test_so_2"=HHLHHHLLHH; 
      "test_so_3"=LHHHLLLHLH; "test_si_2"=0101000111; "test_si_3"=0011111101; 
      "test_si"=1111101101; "test_si_1"=1001000101; }
   Call "allclock_launch" { 
      "_pi"=1010101110101011000010100011010P0111011; }
   Call "allclock_capture" { 
      "_pi"=1100100101001011010001110111010P0111111; "_po"=LLLLHHLHLLLHLHHHLH; }
   Ann {* fast_sequential *}
   "pattern 106": Call "load_unload" { 
      "test_so"=HLHHHLLLHH; "test_so_1"=HHHLHHLHHH; "test_so_2"=LHHLLHHHHH; 
      "test_so_3"=HLLHLLHLHL; "test_si_2"=1100100111; "test_si_3"=0110110011; 
      "test_si"=0001101000; "test_si_1"=0110100010; }
   Call "allclock_launch" { 
      "_pi"=100100100010101100000111110101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=101110101110101100011101101101PP0111101; "_po"=LLLLLLLHHLHHLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 107": Call "load_unload" { 
      "test_so"=HLHHHHXXLH; "test_so_1"=HHHHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000100111; "test_si_3"=1100000110; 
      "test_si"=0100110001; "test_si_1"=0010100000; }
   Call "allclock_launch" { 
      "_pi"=111000010010101100001111010101P00111001; }
   Call "allclock_capture" { 
      "_pi"=110111010100101101000010011101P00111000; "_po"=LLHLLLLLHLHHHLHHHL; }
   Ann {* fast_sequential *}
   "pattern 108": Call "load_unload" { 
      "test_so"=LLHHLLLHLL; "test_so_1"=HLLLLHHHHH; "test_so_2"=HLLHHHHHHH; 
      "test_so_3"=HHLHLLLLHL; "test_si_2"=1110011110; "test_si_3"=1000100011; 
      "test_si"=0111011101; "test_si_1"=0000010000; }
   Call "allclock_launch" { 
      "_pi"=110000100100101101010110101101P00111000; }
   Call "allclock_capture" { 
      "_pi"=101110001010101101000101111101P00111100; "_po"=LHLLLLHLLHLLLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 109": Call "load_unload" { 
      "test_so"=LHLLLLLHHH; "test_so_1"=HHHLHHHHHH; "test_so_2"=HLHLHHHHHH; 
      "test_so_3"=LLHLLLHLHL; "test_si_2"=1110010110; "test_si_3"=1110001111; 
      "test_si"=1100110011; "test_si_1"=0001011011; }
   Call "allclock_launch" { 
      "_pi"=110000011100101101000100001101P00111101; }
   Call "allclock_capture" { 
      "_pi"=110111101110101101001000101101P00111100; "_po"=LLHHLHHLLHLHLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 110": Call "load_unload" { 
      "test_so"=HHLLLHHLHL; "test_so_1"=HLLLLLLHHH; "test_so_2"=HHLLHLHHHH; 
      "test_so_3"=LHLLLLLLHH; "test_si_2"=1111111010; "test_si_3"=1110010000; 
      "test_si"=0011011000; "test_si_1"=1000000111; }
   Call "allclock_launch" { 
      "_pi"=100000111000101101001000011101P00111110; }
   Call "allclock_capture" { 
      "_pi"=101111001100101101000011010101P00111110; "_po"=LLLHLLHLLHHLHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 111": Call "load_unload" { 
      "test_so"=HHHHHLHHLL; "test_so_1"=LHHLLHLLHH; "test_so_2"=HHHHLLHHHH; 
      "test_so_3"=HHHLLLLLHH; "test_si_2"=1001000001; "test_si_3"=1111111000; 
      "test_si"=0100111010; "test_si_1"=0100101111; }
   Call "allclock_launch" { 
      "_pi"=110000100110101100010100100101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=110100111110101101001001011101PP0111101; "_po"=LLLLLHHHHHHLLHLLHH; }
   Ann {* fast_sequential *}
   "pattern 112": Call "load_unload" { 
      "test_so"=LLHLHHXXLL; "test_so_1"=HHLLLHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0000011111; "test_si_3"=1010001100; 
      "test_si"=0110110010; "test_si_1"=0000010011; }
   Call "allclock_launch" { 
      "_pi"=110000011000101101000010011101P00111010; }
   Call "allclock_capture" { 
      "_pi"=100011111100101100010100000101P00111100; "_po"=LLLLLHHLLHLHLLLLLH; }
   Ann {* fast_sequential *}
   "pattern 113": Call "load_unload" { 
      "test_so"=HHHLLHLHLL; "test_so_1"=HLHLHLLLHH; "test_so_2"=HLHLLHLHHH; 
      "test_so_3"=LHHLLHLLHL; "test_si_2"=0000110001; "test_si_3"=0000001100; 
      "test_si"=0011010001; "test_si_1"=0000111010; }
   Call "allclock_launch" { 
      "_pi"=100000110000101101001100111101P00111101; }
   Call "allclock_capture" { 
      "_pi"=100111100100101100011100100101P00111010; "_po"=LLHLLHLLLLLHHLLLHH; }
   Ann {* fast_sequential *}
   "pattern 114": Call "load_unload" { 
      "test_so"=LLHLHHHLLL; "test_so_1"=HHHHLLHHHH; "test_so_2"=LLHHHLLLHH; 
      "test_so_3"=HHHHLHHLLH; "test_si_2"=0011100001; "test_si_3"=0011110010; 
      "test_si"=1010000101; "test_si_1"=1000001011; }
   Call "allclock_launch" { 
      "_pi"=100001100000101100011001001101P00111110; }
   Call "allclock_capture" { 
      "_pi"=101111101100101100000010110101P00111001; "_po"=HLLHLHLHLLLLLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 115": Call "load_unload" { 
      "test_so"=HLHHLLLLLL; "test_so_1"=HHLLLLLLHH; "test_so_2"=LHLLHHLLHH; 
      "test_so_3"=LHLLHLHLHL; "test_si_2"=0110110111; "test_si_3"=0011110011; 
      "test_si"=1010000110; "test_si_1"=1110000100; }
   Call "allclock_launch" { 
      "_pi"=100011000010101100010010111101P00111011; }
   Call "allclock_capture" { 
      "_pi"=111111110000101100010010000101P00111000; "_po"=HHHLLLLHHLLLHLLLLH; }
   Ann {* fast_sequential *}
   "pattern 116": Call "load_unload" { 
      "test_so"=LHLHLHHHLL; "test_so_1"=LHHHLHLLHH; "test_so_2"=LLHHLLHHHH; 
      "test_so_3"=HHHLLHLHLH; "test_si_2"=0000010100; "test_si_3"=0110110100; 
      "test_si"=0111110110; "test_si_1"=0111101000; }
   Call "allclock_launch" { 
      "_pi"=100110000110101100011000110101P00111001; }
   Call "allclock_capture" { 
      "_pi"=111110110000101101000111001101P00111000; "_po"=HLLLLLHHLHLHLHHHLL; }
   Ann {* fast_sequential *}
   "pattern 117": Call "load_unload" { 
      "test_so"=HHLLLHLHLL; "test_so_1"=HLHHHLHHLH; "test_so_2"=HHHLHHLHLH; 
      "test_so_3"=HLLHHHLLHH; "test_si_2"=0101000010; "test_si_3"=0000110010; 
      "test_si"=0110110001; "test_si_1"=1010101100; }
   Call "allclock_launch" { 
      "_pi"=111101011010101100000010100101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=110111101010101100000010110101PP0111110; "_po"=LHHLLLLLHLHLLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 118": Call "load_unload" { 
      "test_so"=HHLLHLXXLL; "test_so_1"=LHHLHLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001001010; "test_si_3"=0111110010; 
      "test_si"=0111100010; "test_si_1"=1100000010; }
   Call "allclock_launch" { 
      "_pi"=101011100000101101011000010101P00111001; }
   Call "allclock_capture" { 
      "_pi"=100101010010101100011111010101P00111001; "_po"=HLLHLHHLLLLHLLHLLL; }
   Ann {* fast_sequential *}
   "pattern 119": Call "load_unload" { 
      "test_so"=LLLLHLLLLH; "test_so_1"=LLLLLLLHLH; "test_so_2"=HHHHHLHHLH; 
      "test_so_3"=HLLLLLHHLL; "test_si_2"=0100001110; "test_si_3"=0011001010; 
      "test_si"=0110100111; "test_si_1"=1101101010; }
   Call "allclock_launch" { 
      "_pi"=100110010100101100001101111101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=100000100010101101010100011101PP0111010; "_po"=LLLHLLHHLHHHHLLLLL; }
   Ann {* fast_sequential *}
   "pattern 120": Call "load_unload" { 
      "test_so"=HLLLHHXXLL; "test_so_1"=HLHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1101100001; "test_si_3"=0100000110; 
      "test_si"=1111010110; "test_si_1"=0110001110; }
   Call "allclock_launch" { 
      "_pi"=101100101000101100011011111101P00111010; }
   Call "allclock_capture" { 
      "_pi"=100001000110101100001000111101P00111101; "_po"=HHLLLHHLHHHHHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 121": Call "load_unload" { 
      "test_so"=HLLLLLLLLL; "test_so_1"=LHHHLLHHHH; "test_so_2"=LLLLLHLLHH; 
      "test_so_3"=LHHHLLHLLL; "test_si_2"=0110001110; "test_si_3"=1101001000; 
      "test_si"=1010101101; "test_si_1"=1011100001; }
   Call "allclock_launch" { 
      "_pi"=101000000100101100001011001101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=101000001010101101011111010101PP0111000; "_po"=LLLHLHHLLLHLLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 122": Call "load_unload" { 
      "test_so"=HLHLLLXXLL; "test_so_1"=HLLHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0111011001; "test_si_3"=0110111010; 
      "test_si"=0101011010; "test_si_1"=0111100110; }
   Call "allclock_launch" { 
      "_pi"=1100000010001011000101010101010P0111000; }
   Call "allclock_capture" { 
      "_pi"=1001000101101011000101100011010P0111100; "_po"=LLLHLLHLLLLHHLLLHH; }
   Ann {* fast_sequential *}
   "pattern 123": Call "load_unload" { 
      "test_so"=LLLHHLLLLH; "test_so_1"=LLLHHLHLHH; "test_so_2"=LLHHLLLLHH; 
      "test_so_3"=LLHLHLHLHL; "test_si_2"=0000100011; "test_si_3"=0111111001; 
      "test_si"=1110111111; "test_si_1"=1010101101; }
   Call "allclock_launch" { 
      "_pi"=110001000100101101010111000101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=101010101000101100000110101101PP0111000; "_po"=LLHHLHLHHHLLLHLLLH; }
   Ann {* fast_sequential *}
   "pattern 124": Call "load_unload" { 
      "test_so"=LHHLLLXXLH; "test_so_1"=LHLHLHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100111010; "test_si_3"=0010100110; 
      "test_si"=1100101011; "test_si_1"=0110111010; }
   Call "allclock_launch" { 
      "_pi"=1000100010101011010011111011010P0111100; }
   Call "allclock_capture" { 
      "_pi"=1010100100001011000011010101010P0111000; "_po"=LHHHLHHLHHHLLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 125": Call "load_unload" { 
      "test_so"=LHHLLLLLLH; "test_so_1"=LLLHLHHLHH; "test_so_2"=HHHLLHHLHH; 
      "test_so_3"=HHLHLHLHHH; "test_si_2"=1110011010; "test_si_3"=0110111010; 
      "test_si"=0100101001; "test_si_1"=1001101011; }
   Call "allclock_launch" { 
      "_pi"=100100010100101100011111010101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=101010100000101101011010101101PP0111000; "_po"=HLLHLHHHHHLHLHHLHH; }
   Ann {* fast_sequential *}
   "pattern 126": Call "load_unload" { 
      "test_so"=HHHLHHXXHL; "test_so_1"=LHLHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1011010111; "test_si_3"=1110010100; 
      "test_si"=1011100111; "test_si_1"=0001001110; }
   Call "allclock_launch" { 
      "_pi"=101000101010101100011110101101P00111011; }
   Call "allclock_capture" { 
      "_pi"=110101000010101100010101011101P00111100; "_po"=HHLLLLLLLHHLLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 127": Call "load_unload" { 
      "test_so"=LHHHLLHLLH; "test_so_1"=HLLLLHHHHH; "test_so_2"=LLHHLHLHHH; 
      "test_so_3"=LHLLLHHHHL; "test_si_2"=0110010000; "test_si_3"=0101010111; 
      "test_si"=0011011011; "test_si_1"=0111111100; }
   Call "allclock_launch" { 
      "_pi"=1000110100101011010110010001010P0111001; }
   Call "allclock_capture" { 
      "_pi"=1011001010001011000100000001010P0111111; "_po"=LHHHHLLHHLHHLHHHLL; }
   Ann {* fast_sequential *}
   "pattern 128": Call "load_unload" { 
      "test_so"=HLHHHLLLHL; "test_so_1"=HHHLLLLLHH; "test_so_2"=HLLHLLLLHH; 
      "test_so_3"=HHLHHLHLHL; "test_si_2"=1101011001; "test_si_3"=0110000000; 
      "test_si"=1000101110; "test_si_1"=1011101011; }
   Call "allclock_launch" { 
      "_pi"=100110100110101100010010001101P00111100; }
   Call "allclock_capture" { 
      "_pi"=100011010010101100000000001101P00111011; "_po"=HLHLHLHLHLHLLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 129": Call "load_unload" { 
      "test_so"=LHLLLLLHLH; "test_so_1"=LLHLLLHLHH; "test_so_2"=LLLHLHLLHH; 
      "test_so_3"=HLLHHHLLHH; "test_si_2"=1010001011; "test_si_3"=1101101001; 
      "test_si"=0101111011; "test_si_1"=0011001000; }
   Call "allclock_launch" { 
      "_pi"=1011100111001011010111010111010P0111011; }
   Call "allclock_capture" { 
      "_pi"=1111100011001011000100000101010P0111110; "_po"=LLLLHHHLLLLHLLHHLL; }
   Ann {* fast_sequential *}
   "pattern 130": Call "load_unload" { 
      "test_so"=LLLHHHHHLL; "test_so_1"=HHLHLLLHLL; "test_so_2"=HLLHLHHLLL; 
      "test_so_3"=HLHHHHLHHL; "test_si_2"=0001110100; "test_si_3"=0001101100; 
      "test_si"=1100011011; "test_si_1"=0010001110; }
   Call "allclock_launch" { 
      "_pi"=111100000010101100011110101101P00111111; }
   Call "allclock_capture" { 
      "_pi"=111110001110101100010001000101P00111101; "_po"=LLHHLHHHHLLLLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 131": Call "load_unload" { 
      "test_so"=HHLHHHHHHH; "test_so_1"=HLHLHLLHHH; "test_so_2"=LHHHHHLHHH; 
      "test_so_3"=LHHHLLLLHH; "test_si_2"=1111100001; "test_si_3"=0001110000; 
      "test_si"=1000011110; "test_si_1"=1000000011; }
   Call "allclock_launch" { 
      "_pi"=111000000110101101011101010101P00111011; }
   Call "allclock_capture" { 
      "_pi"=111100011000101101000010000101P00111010; "_po"=HLHHLHHHHHLLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 132": Call "load_unload" { 
      "test_so"=LHLLLLLHLH; "test_so_1"=LLHHLHLHHH; "test_so_2"=HHLHHHLHHH; 
      "test_so_3"=HHHHHHLHHL; "test_si_2"=0110101011; "test_si_3"=1111100000; 
      "test_si"=1110101101; "test_si_1"=1010001011; }
   Call "allclock_launch" { 
      "_pi"=110011011100101100000011100101P00111100; }
   Call "allclock_capture" { 
      "_pi"=111001111000101101010100001101P00111010; "_po"=HLHHLHHHHLHHHLLHLH; }
   Ann {* fast_sequential *}
   "pattern 133": Call "load_unload" { 
      "test_so"=LHLLLLLLLL; "test_so_1"=HLLHHLLLHH; "test_so_2"=HHHHLHHLHH; 
      "test_so_3"=HHHHHHHLHH; "test_si_2"=1010101001; "test_si_3"=0111111110; 
      "test_si"=0110110110; "test_si_1"=1101100000; }
   Call "allclock_launch" { 
      "_pi"=1001101110001011010001110001010P0111010; }
   Call "allclock_capture" { 
      "_pi"=1111111010101011010010000111010P0111101; "_po"=LLLHHHHHLHHLHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 134": Call "load_unload" { 
      "test_so"=LLHHHHHHLL; "test_so_1"=LLLHLHHHHH; "test_so_2"=HLHHLHHHHH; 
      "test_so_3"=LLHLLHHLHH; "test_si_2"=0001101000; "test_si_3"=1010101110; 
      "test_si"=1010100110; "test_si_1"=1001100111; }
   Call "allclock_launch" { 
      "_pi"=101110100010101101010011001101P00111100; }
   Call "allclock_capture" { 
      "_pi"=100100111100101101000000111101P00111001; "_po"=HLLLLHHHLHHHLLHLLH; }
   Ann {* fast_sequential *}
   "pattern 135": Call "load_unload" { 
      "test_so"=LLHLHHHLLL; "test_so_1"=LHLLLLLLHH; "test_so_2"=HLLLLHHLHH; 
      "test_so_3"=LHHHLLLLHH; "test_si_2"=0010001010; "test_si_3"=0001101001; 
      "test_si"=0101000000; "test_si_1"=0101000101; }
   Call "allclock_launch" { 
      "_pi"=111101000110101100001110011101P00111110; }
   Call "allclock_capture" { 
      "_pi"=101001111000101100001101100101P00111100; "_po"=LLLLLHLHHLLHLHLLLL; }
   Ann {* fast_sequential *}
   "pattern 136": Call "load_unload" { 
      "test_so"=HLLLLLHLLH; "test_so_1"=LHHHHLLLHH; "test_so_2"=HHHLHHHLHH; 
      "test_so_3"=HLLLLLLLLL; "test_si_2"=0110000100; "test_si_3"=0010001000; 
      "test_si"=0011101001; "test_si_1"=0010001000; }
   Call "allclock_launch" { 
      "_pi"=111010001100101101011100110101P00111011; }
   Call "allclock_capture" { 
      "_pi"=110011110000101100000011100101P00111010; "_po"=LLHHLHLHHLHHHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 137": Call "load_unload" { 
      "test_so"=LHLLLHHLLH; "test_so_1"=LLLLHHLHHH; "test_so_2"=HLLHHHHHHH; 
      "test_so_3"=LHLHHHHHHH; "test_si_2"=1010110101; "test_si_3"=0110000100; 
      "test_si"=1011110010; "test_si_1"=0110000110; }
   Call "allclock_launch" { 
      "_pi"=110111001000101100000010101101P00111100; }
   Call "allclock_capture" { 
      "_pi"=100110001000101101010111001101P00111110; "_po"=LHHLLLHHLHHLHHHHLL; }
   Ann {* fast_sequential *}
   "pattern 138": Call "load_unload" { 
      "test_so"=HLLHLHLLLL; "test_so_1"=HLLLLLLLHH; "test_so_2"=LHLHLHLHHH; 
      "test_so_3"=LHLHLHHLHH; "test_si_2"=1000010101; "test_si_3"=1010010100; 
      "test_si"=0101001010; "test_si_1"=0100000101; }
   Call "allclock_launch" { 
      "_pi"=101101000010101100011000000101P00111011; }
   Call "allclock_capture" { 
      "_pi"=101101111010101100001111011101P00111000; "_po"=LLHHLHHLLLLLLLHHLL; }
   Ann {* fast_sequential *}
   "pattern 139": Call "load_unload" { 
      "test_so"=HLLLLLHHHL; "test_so_1"=LLHHLLHLHL; "test_so_2"=HHHLLHLHHL; 
      "test_so_3"=HHHLLLLHLH; "test_si_2"=0000100100; "test_si_3"=1000000111; 
      "test_si"=0101000111; "test_si_1"=1000000010; }
   Call "allclock_launch" { 
      "_pi"=110111011100101100011000010101P00111001; }
   Call "allclock_capture" { 
      "_pi"=110110000110101101011011100101P00111111; "_po"=HLHHLLHHLLHLLHLLLH; }
   Ann {* fast_sequential *}
   "pattern 140": Call "load_unload" { 
      "test_so"=HHLLLHHLLL; "test_so_1"=LHLHHHLLHH; "test_so_2"=HHHLLLHLHH; 
      "test_so_3"=HLLHHHLLHL; "test_si_2"=1111111010; "test_si_3"=0000110001; 
      "test_si"=1010001100; "test_si_1"=0101000111; }
   Call "allclock_launch" { 
      "_pi"=101110111010101101010000100101P00111000; }
   Call "allclock_capture" { 
      "_pi"=101100001100101101001011100101P00111111; "_po"=LLLHLHLHHLLLHLLLLL; }
   Ann {* fast_sequential *}
   "pattern 141": Call "load_unload" { 
      "test_so"=LHHHHHLHLL; "test_so_1"=HLHLHLLHHH; "test_so_2"=HLLHLHLLHH; 
      "test_so_3"=LLLLLHLHHH; "test_si_2"=1010010001; "test_si_3"=1111011110; 
      "test_si"=0111110100; "test_si_1"=0111110011; }
   Call "allclock_launch" { 
      "_pi"=111110100100101101011000001101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111001110010101100000101011101PP0111000; "_po"=LLHLHHLHLLHHLHLLLL; }
   Ann {* fast_sequential *}
   "pattern 142": Call "load_unload" { 
      "test_so"=HLHHHHXXLL; "test_so_1"=LHLLLHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001110111; "test_si_3"=1000110010; 
      "test_si"=1011111110; "test_si_1"=1111100011; }
   Call "allclock_launch" { 
      "_pi"=111110011000101100001001011101P00111111; }
   Call "allclock_capture" { 
      "_pi"=110010001110101101011110011101P00111111; "_po"=LLHHLLHLLHLHHHHLLL; }
   Ann {* fast_sequential *}
   "pattern 143": Call "load_unload" { 
      "test_so"=LHLHLHHLLL; "test_so_1"=LHLHLLLLHH; "test_so_2"=HHLHHLLLHH; 
      "test_so_3"=LHLHHLLLHL; "test_si_2"=1001100001; "test_si_3"=0011100000; 
      "test_si"=1101000011; "test_si_1"=0100101111; }
   Call "allclock_launch" { 
      "_pi"=111100110000101101010010111101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=100100011110101101011000111101PP0111111; "_po"=LLLHLHLLHLHHHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 144": Call "load_unload" { 
      "test_so"=LHLLLHXXLL; "test_so_1"=HHLHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100111001; "test_si_3"=1001100001; 
      "test_si"=1110010000; "test_si_1"=1010011000; }
   Call "allclock_launch" { 
      "_pi"=111001100010101101000101111101P00111101; }
   Call "allclock_capture" { 
      "_pi"=101000111110101100011001110101P00111111; "_po"=HLHLLLLHLHHHHLLHLL; }
   Ann {* fast_sequential *}
   "pattern 145": Call "load_unload" { 
      "test_so"=LHHLLLLHLL; "test_so_1"=HHLLHLHHHH; "test_so_2"=LLHHLLLLHH; 
      "test_so_3"=LLLHHLHHLH; "test_si_2"=0100110110; "test_si_3"=0100111001; 
      "test_si"=1111000001; "test_si_1"=1111101001; }
   Call "allclock_launch" { 
      "_pi"=110011000100101101001011111101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=110001111110101100010011101101PP0111011; "_po"=LLLLLLHLHHHHHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 146": Call "load_unload" { 
      "test_so"=HHHLLHXXLL; "test_so_1"=LLHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000100000; "test_si_3"=0100100010; 
      "test_si"=0111100100; "test_si_1"=1101100100; }
   Call "allclock_launch" { 
      "_pi"=100110001000101101010111111101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=100011111110101101010111011101PP0111001; "_po"=LLHLLHLHHHHHHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 147": Call "load_unload" { 
      "test_so"=HLLLHLXXHL; "test_so_1"=HHHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1011001100; "test_si_3"=1000010101; 
      "test_si"=1011111010; "test_si_1"=0010101101; }
   Call "allclock_launch" { 
      "_pi"=1011110000001011010101101111010P0111110; }
   Call "allclock_capture" { 
      "_pi"=1000100101001011000111101111010P0111011; "_po"=LLHHLHHLLLHLLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 148": Call "load_unload" { 
      "test_so"=HLHHHHLHHL; "test_so_1"=HHLHHHLHHH; "test_so_2"=HHLHHHLHHH; 
      "test_so_3"=HHHLHHLLHH; "test_si_2"=1011001000; "test_si_3"=1011111111; 
      "test_si"=0110010100; "test_si_1"=1111101010; }
   Call "allclock_launch" { 
      "_pi"=111101010000101101010100111101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=101101000010101100001101110101PP0111110; "_po"=LLHHLHLHLLHHHLLHLH; }
   Ann {* fast_sequential *}
   "pattern 149": Call "load_unload" { 
      "test_so"=HLLHHHXXLH; "test_so_1"=HLHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0110001001; "test_si_3"=1011011000; 
      "test_si"=0011000100; "test_si_1"=0000100110; }
   Call "allclock_launch" { 
      "_pi"=111001110000101100010000111101P00111110; }
   Call "allclock_capture" { 
      "_pi"=111011101100101100001011110101P00111100; "_po"=LHLLLHLLLLHHHLHHLH; }
   Ann {* fast_sequential *}
   "pattern 150": Call "load_unload" { 
      "test_so"=LHHLLLLLLL; "test_so_1"=HHLHHHLHLH; "test_so_2"=LLLHLHHLLH; 
      "test_so_3"=LLHLLHLLHL; "test_si_2"=0010111111; "test_si_3"=0110001011; 
      "test_si"=1001100010; "test_si_1"=0010010110; }
   Call "allclock_launch" { 
      "_pi"=110011100010101101000001110101P00111011; }
   Call "allclock_capture" { 
      "_pi"=110111011000101101010111011101P00111010; "_po"=HLLLHHLHHHLLHLHLHL; }
   Ann {* fast_sequential *}
   "pattern 151": Call "load_unload" { 
      "test_so"=LHLLLLLHLH; "test_so_1"=HLLLHLHLHH; "test_so_2"=LLLLLHLHHH; 
      "test_so_3"=HLHLLHHLLL; "test_si_2"=0111010011; "test_si_3"=0010111111; 
      "test_si"=1101101110; "test_si_1"=1110111010; }
   Call "allclock_launch" { 
      "_pi"=1001000101101011000110101011010P0111100; }
   Call "allclock_capture" { 
      "_pi"=1011000110101011010111100101010P0111010; "_po"=LHLHLLHHHLHLLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 152": Call "load_unload" { 
      "test_so"=HHHHLHHLLL; "test_so_1"=HLLHHHLHLH; "test_so_2"=LLLHHHHHLH; 
      "test_so_3"=LHHHHLLLHH; "test_si_2"=0111010001; "test_si_3"=0111010011; 
      "test_si"=0101101100; "test_si_1"=1110000100; }
   Call "allclock_launch" { 
      "_pi"=1010001011101011000101010101010P0111010; }
   Call "allclock_capture" { 
      "_pi"=1111011101101011000111001001010P0111101; "_po"=LLLLLLLLLLLHLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 153": Call "load_unload" { 
      "test_so"=LLHLHLHHHL; "test_so_1"=LLHHHHLLHH; "test_so_2"=LLHHLHLHHH; 
      "test_so_3"=LLLHLHLHLH; "test_si_2"=1111011111; "test_si_3"=0111110001; 
      "test_si"=0011000110; "test_si_1"=0000100000; }
   Call "allclock_launch" { 
      "_pi"=1100100011001011010100111001010P0111000; }
   Call "allclock_capture" { 
      "_pi"=1111100001101011010010010001010P0111101; "_po"=LLLHLLHHHLLHHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 154": Call "load_unload" { 
      "test_so"=LLLLHLLLHL; "test_so_1"=LLLHHHHHHH; "test_so_2"=HHHHHHHLHH; 
      "test_so_3"=HLHLLLHHLL; "test_si_2"=0010110011; "test_si_3"=1111011100; 
      "test_si"=0110110100; "test_si_1"=1101111000; }
   Call "allclock_launch" { 
      "_pi"=1010001101001011000011100101010P0111110; }
   Call "allclock_capture" { 
      "_pi"=1111010110101011010001000001010P0111111; "_po"=LHLLHLLHLHHLLLLLLH; }
   Ann {* fast_sequential *}
   "pattern 155": Call "load_unload" { 
      "test_so"=LLLLHHHHLL; "test_so_1"=LLLHHHHHHL; "test_so_2"=HLHLHHHHHL; 
      "test_so_3"=LLLLHLLLHH; "test_si_2"=1010101110; "test_si_3"=0010110011; 
      "test_si"=0000000101; "test_si_1"=1101110010; }
   Call "allclock_launch" { 
      "_pi"=1100011010001011000111001001010P0111011; }
   Call "allclock_capture" { 
      "_pi"=1101011101001011010010000001010P0111111; "_po"=LHLHHLLLLHLLHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 156": Call "load_unload" { 
      "test_so"=LLLHHLHHLH; "test_so_1"=HLLHHHHHHH; "test_so_2"=LHHHHLHHHH; 
      "test_so_3"=HLHLHHHHLH; "test_si_2"=1100110000; "test_si_3"=1100000000; 
      "test_si"=1010100000; "test_si_1"=1101111011; }
   Call "allclock_launch" { 
      "_pi"=110100111110101101000010000101P00111011; }
   Call "allclock_capture" { 
      "_pi"=110001111000101100011100111101P00111111; "_po"=HLLHHLLLLHHLHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 157": Call "load_unload" { 
      "test_so"=HHLHLHHHLH; "test_so_1"=HLLHLHLLHH; "test_so_2"=HHHHLLLHHH; 
      "test_so_3"=HHLLLLLHHH; "test_si_2"=1110110011; "test_si_3"=1110110000; 
      "test_si"=1001000100; "test_si_1"=1111100011; }
   Call "allclock_launch" { 
      "_pi"=101001111100101101000100000101P00111101; }
   Call "allclock_capture" { 
      "_pi"=100011100000101101001001100101P00111011; "_po"=HHHLLHHHLLHHHLHLLL; }
   Ann {* fast_sequential *}
   "pattern 158": Call "load_unload" { 
      "test_so"=LLHLHHHHHL; "test_so_1"=LHHHLHLLHH; "test_so_2"=LHLHLHLLHH; 
      "test_so_3"=HHHLLHLLHL; "test_si_2"=0011110010; "test_si_3"=1110110000; 
      "test_si"=1010100101; "test_si_1"=0010111101; }
   Call "allclock_launch" { 
      "_pi"=1001110001101011010010100011010P0111101; }
   Call "allclock_capture" { 
      "_pi"=1100110111001011000001110101010P0111010; "_po"=HHLHHHLHLLHLHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 159": Call "load_unload" { 
      "test_so"=LHLLLLHLLL; "test_so_1"=HHHLLHHHHH; "test_so_2"=HHLLLLHLHH; 
      "test_so_3"=LHHLHHHLHH; "test_si_2"=1001110111; "test_si_3"=0011100010; 
      "test_si"=1010010100; "test_si_1"=0001111011; }
   Call "allclock_launch" { 
      "_pi"=111010110010101101000110010101P00111101; }
   Call "allclock_capture" { 
      "_pi"=111101000000101101011010010101P00111110; "_po"=LLLLLLHHHHHHHLHLLH; }
   Ann {* fast_sequential *}
   "pattern 160": Call "load_unload" { 
      "test_so"=LLLLLLLHLL; "test_so_1"=LLLLLHLLHH; "test_so_2"=HHLHHHLLHH; 
      "test_so_3"=HLLLLLHLLH; "test_si_2"=0100100111; "test_si_3"=1001101011; 
      "test_si"=1101101001; "test_si_1"=1000001111; }
   Call "allclock_launch" { 
      "_pi"=100010110000101100011101001101P00111010; }
   Call "allclock_capture" { 
      "_pi"=110111110100101100000001101101P00111100; "_po"=HLHLLHLHLLHLLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 161": Call "load_unload" { 
      "test_so"=HLHLLLLHLL; "test_so_1"=LLHHHHLLHH; "test_so_2"=LLLLLLHHHH; 
      "test_so_3"=LLLLLLLLHH; "test_si_2"=1000110001; "test_si_3"=0100100011; 
      "test_si"=1000110111; "test_si_1"=0010111010; }
   Call "allclock_launch" { 
      "_pi"=110001011100101101011000011101P00111010; }
   Call "allclock_capture" { 
      "_pi"=111110010000101101010101101101P00111101; "_po"=HLLHLHHLHHHHHHHHHH; }
   Ann {* fast_sequential *}
   "pattern 162": Call "load_unload" { 
      "test_so"=HLLHHHHHHH; "test_so_1"=HHHHLLLLHH; "test_so_2"=LHHHLHLLHH; 
      "test_so_3"=HHLHLLHHHL; "test_si_2"=1110111001; "test_si_3"=1000110000; 
      "test_si"=0011000110; "test_si_1"=1001001011; }
   Call "allclock_launch" { 
      "_pi"=100010111010101101010000101101P00111101; }
   Call "allclock_capture" { 
      "_pi"=111100100010101101001011011101P00111110; "_po"=HLHLLHHHHLLHLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 163": Call "load_unload" { 
      "test_so"=LHLHLLHHHH; "test_so_1"=HLHLHLLLHH; "test_so_2"=LHHHLLHLHH; 
      "test_so_3"=HHHHLLHLHH; "test_si_2"=0010000101; "test_si_3"=1110101001; 
      "test_si"=1100111000; "test_si_1"=0000100000; }
   Call "allclock_launch" { 
      "_pi"=110001001000101101010011110101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=101000111100101101000010001101PP0111000; "_po"=LLLLLLHLHHHHLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 164": Call "load_unload" { 
      "test_so"=LLLLHHXXHL; "test_so_1"=HLLLHHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1010001010; "test_si_3"=0010000001; 
      "test_si"=0100011101; "test_si_1"=0000001101; }
   Call "allclock_launch" { 
      "_pi"=100010010000101101001111100101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=110001111000101100000100011101PP0111100; "_po"=LLLHLLHHHHHLLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 165": Call "load_unload" { 
      "test_so"=HHLLHHXXHL; "test_so_1"=HLHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1000100011; "test_si_3"=1010011110; 
      "test_si"=0011001000; "test_si_1"=1001000100; }
   Call "allclock_launch" { 
      "_pi"=100100100000101100001111001101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=100011110000101101001000110101PP0111010; "_po"=HLLLLLHHHHLLHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 166": Call "load_unload" { 
      "test_so"=HLLHLHXXHL; "test_so_1"=LLHHHLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1001110111; "test_si_3"=1000100011; 
      "test_si"=0111011100; "test_si_1"=1000100101; }
   Call "allclock_launch" { 
      "_pi"=111101111110101101011100011101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=110110011000101100000101011101PP0111010; "_po"=LLHLLHHHLLLHHHHHHL; }
   Ann {* fast_sequential *}
   "pattern 167": Call "load_unload" { 
      "test_so"=HHHHLLXXLL; "test_so_1"=HHLLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100010011; "test_si_3"=1011110111; 
      "test_si"=1101000101; "test_si_1"=1000101111; }
   Call "allclock_launch" { 
      "_pi"=101111000000101100011010111101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=111101001000101101011110000101PP0111110; "_po"=LLHHLHHLHLHHHHHLHL; }
   Ann {* fast_sequential *}
   "pattern 168": Call "load_unload" { 
      "test_so"=HHLHHHXXLL; "test_so_1"=LHLLHLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0010010001; "test_si_3"=0100110011; 
      "test_si"=0100101110; "test_si_1"=1111000111; }
   Call "allclock_launch" { 
      "_pi"=111110000010101100010101011101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=111010010010101101011100001101PP0111111; "_po"=LLHHLHLHLHLHHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 169": Call "load_unload" { 
      "test_so"=HHLLHLXXHL; "test_so_1"=LLLLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1100011000; "test_si_3"=0000010001; 
      "test_si"=1101101000; "test_si_1"=1011101101; }
   Call "allclock_launch" { 
      "_pi"=101000111000101100001001101101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=100101011110101101001100101101PP0111000; "_po"=LLLHLLHLLHHLHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 170": Call "load_unload" { 
      "test_so"=HHHLHLXXLH; "test_so_1"=HHLHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101100010; "test_si_3"=1100011000; 
      "test_si"=0011110010; "test_si_1"=0111111100; }
   Call "allclock_launch" { 
      "_pi"=110001110000101100010011110101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=101010111100101100011001000101PP0111100; "_po"=LLLLHHHLLHHHLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 171": Call "load_unload" { 
      "test_so"=LHLHLLXXLL; "test_so_1"=LLHLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000110111; "test_si_3"=1111100010; 
      "test_si"=0111111010; "test_si_1"=0101101001; }
   Call "allclock_launch" { 
      "_pi"=110111011100101100000101100101P00111011; }
   Call "allclock_capture" { 
      "_pi"=100100000010101100000110010101P00111101; "_po"=LLLHLLLHLHHLLHHHHH; }
   Ann {* fast_sequential *}
   "pattern 172": Call "load_unload" { 
      "test_so"=LHHLLLLHLH; "test_so_1"=LLLHHLLLHH; "test_so_2"=LHHLLLLHHH; 
      "test_so_3"=LLHHLHLLHL; "test_si_2"=0111011000; "test_si_3"=1000100010; 
      "test_si"=1110001110; "test_si_1"=1101000010; }
   Call "allclock_launch" { 
      "_pi"=111010000110101100001001011101P00111010; }
   Call "allclock_capture" { 
      "_pi"=111001011000101100011000011101P00111101; "_po"=HLLLHLHHHLLLHHLLHL; }
   Ann {* fast_sequential *}
   "pattern 173": Call "load_unload" { 
      "test_so"=HHHLHHLLLL; "test_so_1"=LHLLHLHHHH; "test_so_2"=LLLLLHHHHH; 
      "test_so_3"=HHLLLHHHLH; "test_si_2"=1001000101; "test_si_3"=0111001100; 
      "test_si"=0111000000; "test_si_1"=1101010000; }
   Call "allclock_launch" { 
      "_pi"=1101000011001011010100101111010P0111001; }
   Call "allclock_capture" { 
      "_pi"=1100111110101011010100001101010P0111010; "_po"=LHLLHLHLLHHHLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 174": Call "load_unload" { 
      "test_so"=LHHLLHLLHL; "test_so_1"=LLLLHLHLHL; "test_so_2"=LHHLHHLHHL; 
      "test_so_3"=HLHHHHHLLL; "test_si_2"=0000010000; "test_si_3"=1001000100; 
      "test_si"=0011000011; "test_si_1"=1111010010; }
   Call "allclock_launch" { 
      "_pi"=101000011010101101000101110101P00111100; }
   Call "allclock_capture" { 
      "_pi"=100111110110101101000001101101P00111101; "_po"=LLHLHLLLHHHHLLHHHH; }
   Ann {* fast_sequential *}
   "pattern 175": Call "load_unload" { 
      "test_so"=LHHLHHLLLL; "test_so_1"=HLLHLLHLHH; "test_so_2"=LLHLLLLLHH; 
      "test_so_3"=LLLHLHLLLH; "test_si_2"=1010101110; "test_si_3"=0000000010; 
      "test_si"=1001100011; "test_si_1"=0011110010; }
   Call "allclock_launch" { 
      "_pi"=110000110100101100001011101101P00111110; }
   Call "allclock_capture" { 
      "_pi"=101111101100101100000011010101P00111110; "_po"=LLLHHLHHHHLHLHHLHH; }
   Ann {* fast_sequential *}
   "pattern 176": Call "load_unload" { 
      "test_so"=LLLLHLHHHL; "test_so_1"=HHLLHLLHHH; "test_so_2"=LLHLHHLHHH; 
      "test_so_3"=LHHHHLLLHL; "test_si_2"=1111011101; "test_si_3"=1010111111; 
      "test_si"=0111100000; "test_si_1"=1000100100; }
   Call "allclock_launch" { 
      "_pi"=1000011010001011010101110111010P0111011; }
   Call "allclock_capture" { 
      "_pi"=1111110110001011000001101011010P0111011; "_po"=LLLHLLHLLLLLHHLHHL; }
   Ann {* fast_sequential *}
   "pattern 177": Call "load_unload" { 
      "test_so"=HHHLLLLLLH; "test_so_1"=HLLHHLHHHH; "test_so_2"=HHLLHLLHHH; 
      "test_so_3"=LHHHHHHHLL; "test_si_2"=1101100011; "test_si_3"=1111011101; 
      "test_si"=1111100111; "test_si_1"=1001010001; }
   Call "allclock_launch" { 
      "_pi"=1101111011001011010011001101010P0111110; }
   Call "allclock_capture" { 
      "_pi"=1111110010001011010110011011010P0111110; "_po"=LHHLHLHHLLHLHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 178": Call "load_unload" { 
      "test_so"=HLHHHHHLHL; "test_so_1"=HHLHLHLHHH; "test_so_2"=LHLLHLHLHH; 
      "test_so_3"=HLLLHLLLLH; "test_si_2"=1011100000; "test_si_3"=1101110011; 
      "test_si"=1001011010; "test_si_1"=0011101110; }
   Call "allclock_launch" { 
      "_pi"=1110111001101011000110111011010P0111100; }
   Call "allclock_capture" { 
      "_pi"=1111111010101011000001111001010P0111000; "_po"=LLHHHLHHHLLLLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 179": Call "load_unload" { 
      "test_so"=LLLHHLLHLL; "test_so_1"=HHLHLLHLHH; "test_so_2"=HHLLLLLHHH; 
      "test_so_3"=HLLLLLHHHL; "test_si_2"=0111010001; "test_si_3"=1011100100; 
      "test_si"=1010111111; "test_si_1"=1110000011; }
   Call "allclock_launch" { 
      "_pi"=1000111100001011000101010101010P0111001; }
   Call "allclock_capture" { 
      "_pi"=1111111011001011000110111111010P0111111; "_po"=LLHLLLHLHLLLHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 180": Call "load_unload" { 
      "test_so"=LLLLLHHHLL; "test_so_1"=HHLHLHLHLH; "test_so_2"=HHLHLLHLLH; 
      "test_so_3"=LLLLHLHHHH; "test_si_2"=0000111100; "test_si_3"=0111010001; 
      "test_si"=1100100111; "test_si_1"=0100100011; }
   Call "allclock_launch" { 
      "_pi"=1001111000101011000010101001010P0111000; }
   Call "allclock_capture" { 
      "_pi"=1111110110101011000101111101010P0111011; "_po"=LLHLLHHLLLHLLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 181": Call "load_unload" { 
      "test_so"=LHLLLLLHLL; "test_so_1"=HLLHLHHLHH; "test_so_2"=LLLHHHLHHH; 
      "test_so_3"=LHLLLLHLHH; "test_si_2"=0101111010; "test_si_3"=0010111101; 
      "test_si"=0000100101; "test_si_1"=0111010010; }
   Call "allclock_launch" { 
      "_pi"=1110111110101011010101110001010P0111011; }
   Call "allclock_capture" { 
      "_pi"=1111110011101011010110110111010P0111110; "_po"=LHHLHHLHLLHLLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 182": Call "load_unload" { 
      "test_so"=LHLHHHHHLL; "test_so_1"=LLLHLHLHHH; "test_so_2"=HLLLLHHLHH; 
      "test_so_3"=LHLLLHHLLH; "test_si_2"=0111011110; "test_si_3"=0101111011; 
      "test_si"=0011101001; "test_si_1"=0000111001; }
   Call "allclock_launch" { 
      "_pi"=1101111101101011010011100001010P0111101; }
   Call "allclock_capture" { 
      "_pi"=1101100111101011000101101101010P0111111; "_po"=LHHHLHLLHLHHLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 183": Call "load_unload" { 
      "test_so"=HLHHHLHLLL; "test_so_1"=LLLHLLLHHH; "test_so_2"=LLHLLHHHHH; 
      "test_so_3"=HHLLHHHHLL; "test_si_2"=0000101000; "test_si_3"=0111011110; 
      "test_si"=1110101110; "test_si_1"=1101101010; }
   Call "allclock_launch" { 
      "_pi"=1110110100101011000111100011010P0111101; }
   Call "allclock_capture" { 
      "_pi"=1111110001101011010110010101010P0111100; "_po"=LLHLHHHLHLHHLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 184": Call "load_unload" { 
      "test_so"=LLLLLHLLLL; "test_so_1"=LLLHHHHHHH; "test_so_2"=LLHLHHHLHH; 
      "test_so_3"=HHLLLLHLHH; "test_si_2"=1111110100; "test_si_3"=0000101011; 
      "test_si"=0001011101; "test_si_1"=1111011001; }
   Call "allclock_launch" { 
      "_pi"=110110100110101101011100010101P00111010; }
   Call "allclock_capture" { 
      "_pi"=111010001110101101011010100101P00111110; "_po"=LLHHLHLHHLHLLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 185": Call "load_unload" { 
      "test_so"=HHLLLLLHLH; "test_so_1"=HHLHLLLLHH; "test_so_2"=HLLLHHHHHH; 
      "test_so_3"=LLLLLLLHHH; "test_si_2"=0110001000; "test_si_3"=1111110100; 
      "test_si"=1011101110; "test_si_1"=1111100111; }
   Call "allclock_launch" { 
      "_pi"=101101001110101101011000100101P00111101; }
   Call "allclock_capture" { 
      "_pi"=110100011110101101010101001101P00111111; "_po"=HLLLLLHHLLHHLHHLLL; }
   Ann {* fast_sequential *}
   "pattern 186": Call "load_unload" { 
      "test_so"=HHLHLLLHHL; "test_so_1"=LHHLHLHHHH; "test_so_2"=LHLLHHLLHH; 
      "test_so_3"=LHLHLLLLHL; "test_si_2"=1000011010; "test_si_3"=0110001001; 
      "test_si"=1101110111; "test_si_1"=1111110111; }
   Call "allclock_launch" { 
      "_pi"=111010011110101100010001000101P00111110; }
   Call "allclock_capture" { 
      "_pi"=101000111100101101001010011101P00111111; "_po"=LLLHLHLHLLHHHLLHLL; }
   Ann {* fast_sequential *}
   "pattern 187": Call "load_unload" { 
      "test_so"=LHHLLLHHLH; "test_so_1"=HHHHLLHLLH; "test_so_2"=LLLHLLHLLH; 
      "test_so_3"=LHLHLLHHHL; "test_si_2"=0111111111; "test_si_3"=0000010000; 
      "test_si"=1001000100; "test_si_1"=0011000000; }
   Call "allclock_launch" { 
      "_pi"=101011110010101100011011110101P00111011; }
   Call "allclock_capture" { 
      "_pi"=101110100000101100000100000101P00111011; "_po"=LLLLLLLHLLLHLHLLLH; }
   Ann {* fast_sequential *}
   "pattern 188": Call "load_unload" { 
      "test_so"=HLLLHLHLLH; "test_so_1"=LLHHLLLHHH; "test_so_2"=LLLHHHLLHH; 
      "test_so_3"=HHHLLLLHHL; "test_si_2"=0010101101; "test_si_3"=0101111100; 
      "test_si"=1100111000; "test_si_1"=1011101001; }
   Call "allclock_launch" { 
      "_pi"=1101111001101011000101111001010P0111001; }
   Call "allclock_capture" { 
      "_pi"=1111010000001011000010000011010P0111001; "_po"=LLHHHLLLHHHLLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 189": Call "load_unload" { 
      "test_so"=HLHHHHLLLL; "test_so_1"=LLLHLLHHLH; "test_so_2"=HLHHLLHHLH; 
      "test_so_3"=HHHLHHLHLH; "test_si_2"=0010110101; "test_si_3"=0010101101; 
      "test_si"=1111110000; "test_si_1"=0100111001; }
   Call "allclock_launch" { 
      "_pi"=100100111100101101000100110101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=110100100000101101010100010101PP0111011; "_po"=LLLHLLLHLLHHLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 190": Call "load_unload" { 
      "test_so"=HLHLHHXXLL; "test_so_1"=HHLLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1100010000; "test_si_3"=0000110001; 
      "test_si"=0110100101; "test_si_1"=1001001001; }
   Call "allclock_launch" { 
      "_pi"=100010001000101100010010010101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=100111100010101101001100101101PP0111110; "_po"=LLHHLHLLHLLHLHHLHL; }
   Ann {* fast_sequential *}
   "pattern 191": Call "load_unload" { 
      "test_so"=HLLLLLXXLH; "test_so_1"=LHLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1100100011; "test_si_3"=1110010100; 
      "test_si"=1010001000; "test_si_1"=1111001000; }
   Call "allclock_launch" { 
      "_pi"=101111100000101100011111010101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=100001100100101100011101011101PP0111100; "_po"=LLHHLHHHHHLHLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 192": Call "load_unload" { 
      "test_so"=LHHHHLXXHL; "test_so_1"=LLLHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0011010011; "test_si_3"=1100101111; 
      "test_si"=1101001100; "test_si_1"=0111011001; }
   Call "allclock_launch" { 
      "_pi"=111111000010101100011110101101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=100011001010101100011010111101PP0111010; "_po"=LLHHHHHHHHLLHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 193": Call "load_unload" { 
      "test_so"=LHHLLHXXLL; "test_so_1"=HLHLHHXXLL; "test_so_2"=XXXXXXXXLL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0010010110; "test_si_3"=0011010010; 
      "test_si"=1111110110; "test_si_1"=0011100000; }
   Call "allclock_launch" { 
      "_pi"=1101011101001011010001101011010P0111011; }
   Call "allclock_capture" { 
      "_pi"=1010001101101011000100011101010P0111010; "_po"=LLLHHLLLLLHHLLLHLH; }
   Ann {* fast_sequential *}
   "pattern 194": Call "load_unload" { 
      "test_so"=LLHHHLLHLL; "test_so_1"=HHLHLHLLHL; "test_so_2"=HLLHHLLLHL; 
      "test_so_3"=LHHLHHHLHL; "test_si_2"=1001100100; "test_si_3"=0000010111; 
      "test_si"=0111011101; "test_si_1"=1001000101; }
   Call "allclock_launch" { 
      "_pi"=101011101000101101001101111101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=110001101110101100000011101101PP0111001; "_po"=LLHHLLHHLHHHHLHHHL; }
   Ann {* fast_sequential *}
   "pattern 195": Call "load_unload" { 
      "test_so"=LLLLHHXXLL; "test_so_1"=LLHHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1111010001; "test_si_3"=1001000100; 
      "test_si"=1001111111; "test_si_1"=1111000001; }
   Call "allclock_launch" { 
      "_pi"=111100100010101100000001001101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=101101111100101101000011011101PP0111011; "_po"=HLLLLLLLLHLLHLLHLL; }
   Ann {* fast_sequential *}
   "pattern 196": Call "load_unload" { 
      "test_so"=LLHHHLXXLH; "test_so_1"=HHLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1010101011; "test_si_3"=1111000001; 
      "test_si"=1110010101; "test_si_1"=1001000110; }
   Call "allclock_launch" { 
      "_pi"=111001000100101101000010010101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=111011111000101100000110110101PP0111101; "_po"=LHHLLLLLHLLHLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 197": Call "load_unload" { 
      "test_so"=HHLHLLXXLH; "test_so_1"=HHLHLHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0101100111; "test_si_3"=0010111111; 
      "test_si"=0010100001; "test_si_1"=1000100100; }
   Call "allclock_launch" { 
      "_pi"=101111100010101101000010111101P00111101; }
   Call "allclock_capture" { 
      "_pi"=100001000000101101011111000101P00111110; "_po"=LLLLLLLLHLHHHHHHHL; }
   Ann {* fast_sequential *}
   "pattern 198": Call "load_unload" { 
      "test_so"=HLLHLHHLLH; "test_so_1"=HLHLHHLLHH; "test_so_2"=LHLHHHLLHH; 
      "test_so_3"=LHHHLLHHLH; "test_si_2"=1010011111; "test_si_3"=0101100111; 
      "test_si"=1010010101; "test_si_1"=0110101101; }
   Call "allclock_launch" { 
      "_pi"=110100110100101100001110001101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=101100100010101100011010001101PP0111100; "_po"=LLLLLLHHHLLLHLHLLL; }
   Ann {* fast_sequential *}
   "pattern 199": Call "load_unload" { 
      "test_so"=LHLHHHXXHL; "test_so_1"=LLLLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1100010001; "test_si_3"=1000011111; 
      "test_si"=0100011001; "test_si_1"=1001100010; }
   Call "allclock_launch" { 
      "_pi"=101001101010101101011100011101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=111001000110101100010100011101PP0111010; "_po"=LLHLLHHHLLLHHLLHLL; }
   Ann {* fast_sequential *}
   "pattern 200": Call "load_unload" { 
      "test_so"=LLLLLLXXHH; "test_so_1"=HLLLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100110010; "test_si_3"=1100010001; 
      "test_si"=0011010100; "test_si_1"=1101101111; }
   Call "allclock_launch" { 
      "_pi"=111000100100101100000011001101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=111100101110101101001100110101PP0111010; "_po"=LLLLLLLLHHLLHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 201": Call "load_unload" { 
      "test_so"=HHLLHHXXHH; "test_so_1"=LHLLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1011111010; "test_si_3"=0100110011; 
      "test_si"=1001001100; "test_si_1"=1110000111; }
   Call "allclock_launch" { 
      "_pi"=110001001000101101000110010101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=111001011100101101011001100101PP0111101; "_po"=LLLHLLLHHLLHLLLLLH; }
   Ann {* fast_sequential *}
   "pattern 202": Call "load_unload" { 
      "test_so"=LHLLHLXXLH; "test_so_1"=LHHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1101010100; "test_si_3"=1001111110; 
      "test_si"=0101100101; "test_si_1"=0100100101; }
   Call "allclock_launch" { 
      "_pi"=101001100010101101000111010101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=111100011010101101010111000101PP0111101; "_po"=LLLLLLLHHHLHLLHHHH; }
   Ann {* fast_sequential *}
   "pattern 203": Call "load_unload" { 
      "test_so"=LHHLLLXXHL; "test_so_1"=HHLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0110101001; "test_si_3"=1101000101; 
      "test_si"=1011100011; "test_si_1"=0011000000; }
   Call "allclock_launch" { 
      "_pi"=111000110100101100010101011101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=110110010110101101001010000101PP0111101; "_po"=LLLHLHLHLHLHHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 204": Call "load_unload" { 
      "test_so"=HHLLHHXXLH; "test_so_1"=HLHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0000000011; "test_si_3"=0100111001; 
      "test_si"=1101110100; "test_si_1"=1000000011; }
   Call "allclock_launch" { 
      "_pi"=110001101010101101001010110101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=101100101100101101010100000101PP0111110; "_po"=HLLHLLHLHLHHLLHHHH; }
   Ann {* fast_sequential *}
   "pattern 205": Call "load_unload" { 
      "test_so"=LLLLHHXXLL; "test_so_1"=HHLHLLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0011010011; "test_si_3"=0000000011; 
      "test_si"=0100111111; "test_si_1"=1111000101; }
   Call "allclock_launch" { 
      "_pi"=100011010100101101000101100101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111001011010101100001000001101PP0111111; "_po"=HLLHLLLHLHHLLHLLLH; }
   Ann {* fast_sequential *}
   "pattern 206": Call "load_unload" { 
      "test_so"=HLLLLLXXHL; "test_so_1"=LLHHHLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000110000; "test_si_3"=0011010011; 
      "test_si"=0011011100; "test_si_1"=0111101000; }
   Call "allclock_launch" { 
      "_pi"=100110101010101100011011000101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=110010110100101101010000011101PP0111011; "_po"=LLLLLHHLHHLLLHHLLL; }
   Ann {* fast_sequential *}
   "pattern 207": Call "load_unload" { 
      "test_so"=LLHLLLXXLL; "test_so_1"=HHHLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1111001100; "test_si_3"=1100101110; 
      "test_si"=0011100011; "test_si_1"=0011011101; }
   Call "allclock_launch" { 
      "_pi"=110001011000101100010111100101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=100101110100101100000101100101PP0111101; "_po"=LLLLHHLLLHLLLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 208": Call "load_unload" { 
      "test_so"=LHHLHHXXHL; "test_so_1"=LHHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1001011010; "test_si_3"=1111001100; 
      "test_si"=1001110010; "test_si_1"=0010110010; }
   Call "allclock_launch" { 
      "_pi"=101001000000101101010100110101P00111010; }
   Call "allclock_capture" { 
      "_pi"=100101001000101100001111101101P00111001; "_po"=LLLHLHLHLLHHLLLHLH; }
   Ann {* fast_sequential *}
   "pattern 209": Call "load_unload" { 
      "test_so"=LLHLLLHHLL; "test_so_1"=HLLLLLHHHL; "test_so_2"=LHLLLHHLHL; 
      "test_so_3"=LLLLLLHLHL; "test_si_2"=0000010011; "test_si_3"=1001011010; 
      "test_si"=0101110000; "test_si_1"=0010011111; }
   Call "allclock_launch" { 
      "_pi"=111001110000101100010010011101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=100100110000101100011011010101PP0111011; "_po"=LLHHHLHLHHHLLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 210": Call "load_unload" { 
      "test_so"=LLHHLLXXLL; "test_so_1"=LLHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000100010; "test_si_3"=0010010010; 
      "test_si"=1010110010; "test_si_1"=0000001110; }
   Call "allclock_launch" { 
      "_pi"=110011100010101101010100111101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=101001100010101100010110100101PP0111001; "_po"=LLHLLLLHHLLLLHLLLL; }
   Ann {* fast_sequential *}
   "pattern 211": Call "load_unload" { 
      "test_so"=HLHHHHXXLL; "test_so_1"=LLHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0100100010; "test_si_3"=1010110011; 
      "test_si"=0100001011; "test_si_1"=0000101001; }
   Call "allclock_launch" { 
      "_pi"=101100110110101101000010000101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=111101100110101100001001000101PP0111011; "_po"=HLLLLLLLHLLLLLHHLL; }
   Ann {* fast_sequential *}
   "pattern 212": Call "load_unload" { 
      "test_so"=LHLLHHXXHL; "test_so_1"=HLLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1001000100; "test_si_3"=0100110010; 
      "test_si"=1010000101; "test_si_1"=1011101000; }
   Call "allclock_launch" { 
      "_pi"=111001101110101100010100001101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=111011001100101101010010001101PP0111001; "_po"=LLHHLHLHLLLLHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 213": Call "load_unload" { 
      "test_so"=LHLLLLXXLL; "test_so_1"=LLLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0011000000; "test_si_3"=1001000000; 
      "test_si"=0101010110; "test_si_1"=0101100101; }
   Call "allclock_launch" { 
      "_pi"=111000101110101101010011101101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=111000111010101101000000010101PP0111111; "_po"=LLHLLLHHLHLLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 214": Call "load_unload" { 
      "test_so"=LHHHHLXXLH; "test_so_1"=LLHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100001000; "test_si_3"=0001010000; 
      "test_si"=1010001010; "test_si_1"=1011100101; }
   Call "allclock_launch" { 
      "_pi"=110001011110101101000111011101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=110001110100101101000000100101PP0111111; "_po"=LLLLLLLHHHLHHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 215": Call "load_unload" { 
      "test_so"=HLHHLLXXLL; "test_so_1"=LLLHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110100000; "test_si_3"=0100001000; 
      "test_si"=0101000010; "test_si_1"=1100001000; }
   Call "allclock_launch" { 
      "_pi"=100010111100101101001110111101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=100011101000101101000001000101PP0111111; "_po"=LLHHLLHHHLHHHHHLLH; }
   Ann {* fast_sequential *}
   "pattern 216": Call "load_unload" { 
      "test_so"=HLLHHHXXLH; "test_so_1"=LHHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0000100011; "test_si_3"=1110110110; 
      "test_si"=0010100000; "test_si_1"=0111101011; }
   Call "allclock_launch" { 
      "_pi"=100101111000101100010101111101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=100111010000101100000010000101PP0111111; "_po"=LLLHLHLHLHHHHHLLHH; }
   Ann {* fast_sequential *}
   "pattern 217": Call "load_unload" { 
      "test_so"=HLLHHHXXLH; "test_so_1"=LHLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110010100; "test_si_3"=1100101010; 
      "test_si"=1101000011; "test_si_1"=1011111100; }
   Call "allclock_launch" { 
      "_pi"=101000110110101100010101011101P00111011; }
   Call "allclock_capture" { 
      "_pi"=101010000010101100010000011101P00111011; "_po"=HLHLHHLHHHHHHLLHHH; }
   Ann {* fast_sequential *}
   "pattern 218": Call "load_unload" { 
      "test_so"=HHHHLHHHHL; "test_so_1"=LLHLLLHHHH; "test_so_2"=LLLHHHHLHH; 
      "test_so_3"=LLHHLHHHHH; "test_si_2"=0101110110; "test_si_3"=1110000100; 
      "test_si"=0101110000; "test_si_1"=1100001101; }
   Call "allclock_launch" { 
      "_pi"=110001101110101100001010111101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=110101000110101100000000110101PP0111001; "_po"=LLLHLHLHHHHHLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 219": Call "load_unload" { 
      "test_so"=LHHHHLXXLH; "test_so_1"=LHHHHLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0000100001; "test_si_3"=0111100010; 
      "test_si"=1001110011; "test_si_1"=0100000100; }
   Call "allclock_launch" { 
      "_pi"=101011101010101101000100100101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=100000101110101101010001110101PP0111011; "_po"=LLLHLLLHLLHLLHLLLH; }
   Ann {* fast_sequential *}
   "pattern 220": Call "load_unload" { 
      "test_so"=HLLHHHXXLL; "test_so_1"=LHLHLHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1011001010; "test_si_3"=0000010001; 
      "test_si"=1111101110; "test_si_1"=0010011100; }
   Call "allclock_launch" { 
      "_pi"=111111100010101100010100010101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=101011111100101100010011100101PP0111110; "_po"=LLHLHHHHHLLHHLLLHH; }
   Ann {* fast_sequential *}
   "pattern 221": Call "load_unload" { 
      "test_so"=LLHHLLXXLL; "test_so_1"=LHHHLHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0001101101; "test_si_3"=1011101110; 
      "test_si"=1101111010; "test_si_1"=1001000110; }
   Call "allclock_launch" { 
      "_pi"=1101111100001011010111011101010P0111000; }
   Call "allclock_capture" { 
      "_pi"=1111010110001011000101111111010P0111000; "_po"=LLHLHLHHLHLHLHLLLH; }
   Ann {* fast_sequential *}
   "pattern 222": Call "load_unload" { 
      "test_so"=HHLLHHLLHL; "test_so_1"=LLLLHHHLHH; "test_so_2"=LHLLHLLLHH; 
      "test_so_3"=HLHHHLLLLH; "test_si_2"=1011010101; "test_si_3"=0001001101; 
      "test_si"=0111011000; "test_si_1"=0111011011; }
   Call "allclock_launch" { 
      "_pi"=101111100010101101011011100101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=111010110010101101001111111101PP0111000; "_po"=LLHLLHHLHHHLLLLHLH; }
   Ann {* fast_sequential *}
   "pattern 223": Call "load_unload" { 
      "test_so"=LHHHLLXXLL; "test_so_1"=HLLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0000001110; "test_si_3"=0000101011; 
      "test_si"=0000000100; "test_si_1"=0000100011; }
   Call "allclock_launch" { 
      "_pi"=101111100000101101000100011101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=111110001100101101011111010101PP0111111; "_po"=LLHHLLLHLLLHHLLLLL; }
   Ann {* fast_sequential *}
   "pattern 224": Call "load_unload" { 
      "test_so"=LLHHHHXXHL; "test_so_1"=LHHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000111010; "test_si_3"=0000001010; 
      "test_si"=1011010101; "test_si_1"=1001101011; }
   Call "allclock_launch" { 
      "_pi"=110111110110101100010101100101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=110110111000101101001110110101PP0111100; "_po"=LLHHLHLHLHHLLLHLLH; }
   Ann {* fast_sequential *}
   "pattern 225": Call "load_unload" { 
      "test_so"=LHLHHHXXLL; "test_so_1"=LLHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0000110111; "test_si_3"=1010111010; 
      "test_si"=0101010000; "test_si_1"=0111100100; }
   Call "allclock_launch" { 
      "_pi"=101111101110101101011011000101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=101101110000101101011101101101PP0111110; "_po"=LLHHLHHLHHLLLHHLLL; }
   Ann {* fast_sequential *}
   "pattern 226": Call "load_unload" { 
      "test_so"=HLHHHHXXLH; "test_so_1"=LLHHHHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0110110011; "test_si_3"=0000110011; 
      "test_si"=1010010111; "test_si_1"=0010101110; }
   Call "allclock_launch" { 
      "_pi"=111111011110101100011110001101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111011100010101100011011010101PP0111111; "_po"=LLHHLHHHHLLLHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 227": Call "load_unload" { 
      "test_so"=HHLLHLXXLH; "test_so_1"=HLLLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0100101100; "test_si_3"=0100110111; 
      "test_si"=1110011011; "test_si_1"=1011100111; }
   Call "allclock_launch" { 
      "_pi"=110110001000101101010001000101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=111101100100101101000110111101PP0111000; "_po"=LHHLLHLLLHLLLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 228": Call "load_unload" { 
      "test_so"=HLHHHHXXLL; "test_so_1"=HHLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1011100010; "test_si_3"=0100111100; 
      "test_si"=1110001110; "test_si_1"=0101101111; }
   Call "allclock_launch" { 
      "_pi"=100100100100101101000111011101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=110001101010101101011101100101PP0111111; "_po"=LLHHLLLHHHLHHLHHLL; }
   Ann {* fast_sequential *}
   "pattern 229": Call "load_unload" { 
      "test_so"=LHLLLHXXHL; "test_so_1"=HLHHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0101100001; "test_si_3"=1011110010; 
      "test_si"=1111000011; "test_si_1"=0001000000; }
   Call "allclock_launch" { 
      "_pi"=101001001000101100001110110101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=100011010110101101011011001101PP0111111; "_po"=LLHHLLHHHLHHLLHLHH; }
   Ann {* fast_sequential *}
   "pattern 230": Call "load_unload" { 
      "test_so"=LLHHHLXXHH; "test_so_1"=HHLHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1100110011; "test_si_3"=0101100001; 
      "test_si"=0100110001; "test_si_1"=0011010010; }
   Call "allclock_launch" { 
      "_pi"=111010100110101100000000110101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=101100001100101100000110001101PP0111100; "_po"=LLHLLLLLLLHHLHHHLL; }
   Ann {* fast_sequential *}
   "pattern 231": Call "load_unload" { 
      "test_so"=HHHHHLXXLL; "test_so_1"=LHHLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1010101000; "test_si_3"=1100100001; 
      "test_si"=0000100010; "test_si_1"=0000001000; }
   Call "allclock_launch" { 
      "_pi"=110101001100101101011001101101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=111000011000101100001100011101PP0111010; "_po"=LLLHLHHLLHHLHHHHHH; }
   Ann {* fast_sequential *}
   "pattern 232": Call "load_unload" { 
      "test_so"=HLHHHLXXHH; "test_so_1"=LHHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101010100; "test_si_3"=1000101100; 
      "test_si"=0010010010; "test_si_1"=1011001110; }
   Call "allclock_launch" { 
      "_pi"=100010101100101101010110001101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=111010010010101101001000101101PP0111010; "_po"=LLLHLHLHHLLLHHLLHH; }
   Ann {* fast_sequential *}
   "pattern 233": Call "load_unload" { 
      "test_so"=HLLLHHXXLH; "test_so_1"=LLHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1011101100; "test_si_3"=1101000110; 
      "test_si"=0011000010; "test_si_1"=0110100111; }
   Call "allclock_launch" { 
      "_pi"=101101101100101100011101000101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=111110000110101101000001001101PP0111110; "_po"=LHHLLHHHLHLLLLLHLH; }
   Ann {* fast_sequential *}
   "pattern 234": Call "load_unload" { 
      "test_so"=LHHLLHXXHH; "test_so_1"=HHHLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110110100; "test_si_3"=0100010101; 
      "test_si"=1110110000; "test_si_1"=1010100101; }
   Call "allclock_launch" { 
      "_pi"=110110110110101101000000000101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=111000011000101101000100101101PP0111111; "_po"=LLHLLLLLLLLLLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 235": Call "load_unload" { 
      "test_so"=LHHHHLXXLL; "test_so_1"=HLLHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0010101101; "test_si_3"=1110110100; 
      "test_si"=0100110010; "test_si_1"=0101100010; }
   Call "allclock_launch" { 
      "_pi"=101101101100101101001000001101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=110000110000101101001001010101PP0111111; "_po"=LLHHLLHLLHHHLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 236": Call "load_unload" { 
      "test_so"=HLHHHLXXHH; "test_so_1"=LLHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1111101110; "test_si_3"=0010101001; 
      "test_si"=0001001000; "test_si_1"=0000001000; }
   Call "allclock_launch" { 
      "_pi"=111011011000101100010100011101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=100001100000101101010010100101PP0111111; "_po"=LHHLLHLHLLLHHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 237": Call "load_unload" { 
      "test_so"=HLLLLHXXHL; "test_so_1"=LHHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0011001100; "test_si_3"=1111111110; 
      "test_si"=0010100111; "test_si_1"=1000100110; }
   Call "allclock_launch" { 
      "_pi"=111110000100101101010001101101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=101001100000101100010101011101PP0111100; "_po"=LLLHLHLLLHHLHHHHHL; }
   Ann {* fast_sequential *}
   "pattern 238": Call "load_unload" { 
      "test_so"=HLHLHHXXHL; "test_so_1"=HHLHLLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1010010000; "test_si_3"=0011001100; 
      "test_si"=0010010000; "test_si_1"=0110110001; }
   Call "allclock_launch" { 
      "_pi"=110100111100101101011110000101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=111001100000101100011010101101PP0111001; "_po"=LLLHLHLLLLHLHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 239": Call "load_unload" { 
      "test_so"=HLLLHLXXHH; "test_so_1"=HHLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101011110; "test_si_3"=1000010000; 
      "test_si"=0010001010; "test_si_1"=1001101110; }
   Call "allclock_launch" { 
      "_pi"=100001001100101101001101011101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=111001100000101101000101001101PP0111011; "_po"=LLLHLLHHLHLHHLHHHH; }
   Ann {* fast_sequential *}
   "pattern 240": Call "load_unload" { 
      "test_so"=LLHHLLXXLH; "test_so_1"=LLHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1110011111; "test_si_3"=1101011010; 
      "test_si"=1001010111; "test_si_1"=1111000101; }
   Call "allclock_launch" { 
      "_pi"=100010011000101100010110111101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=110011000000101101001010010101PP0111101; "_po"=HLLLLHLHHLHHHHHLHH; }
   Ann {* fast_sequential *}
   "pattern 241": Call "load_unload" { 
      "test_so"=LLHLHHXXHL; "test_so_1"=LHLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1000011011; "test_si_3"=1110011011; 
      "test_si"=1111100110; "test_si_1"=0110100100; }
   Call "allclock_launch" { 
      "_pi"=101100000100101100010000100101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=101100100010101101000100110101PP0111101; "_po"=LLLHLHLLLLHLLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 242": Call "load_unload" { 
      "test_so"=HHLLLLXXHL; "test_so_1"=HHHLLLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1000000010; "test_si_3"=1010011111; 
      "test_si"=0111110110; "test_si_1"=1000001100; }
   Call "allclock_launch" { 
      "_pi"=111000001010101100000001000101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=111001000100101100001001101101PP0111110; "_po"=LLLLLLLLLHLLLLHLLH; }
   Ann {* fast_sequential *}
   "pattern 243": Call "load_unload" { 
      "test_so"=HLHHLLXXHL; "test_so_1"=HLHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1111010001; "test_si_3"=1000000010; 
      "test_si"=0000111011; "test_si_1"=1111010110; }
   Call "allclock_launch" { 
      "_pi"=111000100010101101010111010101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=111000101010101101000011000101PP0111000; "_po"=LLLLLLHLHHHHHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 244": Call "load_unload" { 
      "test_so"=HLHLHLXXLH; "test_so_1"=LLHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0101010111; "test_si_3"=1101010101; 
      "test_si"=1001001000; "test_si_1"=1111100011; }
   Call "allclock_launch" { 
      "_pi"=110001000110101101001010101101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=110001010100101101000110000101PP0111100; "_po"=LLHHLLHLHLHLHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 245": Call "load_unload" { 
      "test_so"=HLHLHLXXHL; "test_so_1"=HHHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0001000010; "test_si_3"=1100000001; 
      "test_si"=0011110000; "test_si_1"=1011010011; }
   Call "allclock_launch" { 
      "_pi"=101010101110101100011100011101P00111000; }
   Call "allclock_capture" { 
      "_pi"=111001000010101101010110111101P00111010; "_po"=HLHLHLLLLHHHHHLLHL; }
   Ann {* fast_sequential *}
   "pattern 246": Call "load_unload" { 
      "test_so"=HHHLLLLLLL; "test_so_1"=LHLLLLLLHL; "test_so_2"=LHLHLLLLHL; 
      "test_so_3"=LHLLLLHHLH; "test_si_2"=0011101010; "test_si_3"=0001010010; 
      "test_si"=0000111010; "test_si_1"=0110010111; }
   Call "allclock_launch" { 
      "_pi"=110101011110101100011000111101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=110010111110101101001101110101PP0111101; "_po"=HLLLHHHHHHHLLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 247": Call "load_unload" { 
      "test_so"=HHHLHLXXHL; "test_so_1"=HLHHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1010101100; "test_si_3"=0011111010; 
      "test_si"=1001000011; "test_si_1"=1010011001; }
   Call "allclock_launch" { 
      "_pi"=100000010000101101001101100101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=111100100010101100001101010101PP0111100; "_po"=LLLLHHLLLHHLLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 248": Call "load_unload" { 
      "test_so"=LHHHLLXXLH; "test_so_1"=LHLHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0111001000; "test_si_3"=1010101000; 
      "test_si"=0110011110; "test_si_1"=0111000000; }
   Call "allclock_launch" { 
      "_pi"=101010001110101100000111011101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=100000011010101100001100011101PP0111000; "_po"=LLLLLLLHHHLHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 249": Call "load_unload" { 
      "test_so"=HHLLLHXXHL; "test_so_1"=HHHHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1110110110; "test_si_3"=0111001000; 
      "test_si"=0010110010; "test_si_1"=0001110000; }
   Call "allclock_launch" { 
      "_pi"=111110110010101100010010111101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=111001101010101101001110001101PP0111010; "_po"=LLHLLHLLHLHHHHLLHH; }
   Ann {* fast_sequential *}
   "pattern 250": Call "load_unload" { 
      "test_so"=HHLLHHXXLL; "test_so_1"=HLHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001111110; "test_si_3"=1110110110; 
      "test_si"=0000011001; "test_si_1"=0000101111; }
   Call "allclock_launch" { 
      "_pi"=111101100110101101000101110101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=110011010100101101011100011101PP0111101; "_po"=LHHLLLLHLHHHLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 251": Call "load_unload" { 
      "test_so"=LHHLLHXXLH; "test_so_1"=HHHLLHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0110100011; "test_si_3"=0001101010; 
      "test_si"=1011110110; "test_si_1"=0010101100; }
   Call "allclock_launch" { 
      "_pi"=110001100010101101010101111101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=111111110100101100001110001101PP0111100; "_po"=LLHLLHLHLHHHHHLHHL; }
   Ann {* fast_sequential *}
   "pattern 252": Call "load_unload" { 
      "test_so"=HHLHHLXXLH; "test_so_1"=LHHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110001000; "test_si_3"=0110110111; 
      "test_si"=1111111000; "test_si_1"=0011101010; }
   Call "allclock_launch" { 
      "_pi"=100011000110101101001101111101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=111111101000101101011100011101PP0111010; "_po"=LLHLLLHHLHHHHHLLHL; }
   Ann {* fast_sequential *}
   "pattern 253": Call "load_unload" { 
      "test_so"=HLLLLLXXLH; "test_so_1"=LHHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1011101111; "test_si_3"=1110011000; 
      "test_si"=1101001000; "test_si_1"=1010100001; }
   Call "allclock_launch" { 
      "_pi"=101100100010101100000001100101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=100110001100101100001110000101PP0111111; "_po"=LLLLLLLLLHHLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 254": Call "load_unload" { 
      "test_so"=HHHLHLXXLH; "test_so_1"=LHLHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0101100100; "test_si_3"=1011101111; 
      "test_si"=0110100000; "test_si_1"=0100101001; }
   Call "allclock_launch" { 
      "_pi"=111001000100101100000101000101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=101100011000101100011100001101PP0111011; "_po"=LLHLLLLHLHLLLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 255": Call "load_unload" { 
      "test_so"=LLHLHHXXLL; "test_so_1"=HLHLHHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0101011011; "test_si_3"=0101100100; 
      "test_si"=1011010000; "test_si_1"=0010110111; }
   Call "allclock_launch" { 
      "_pi"=110010001000101101001110001101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=111000110010101100011000011101PP0111001; "_po"=LHLLLLHHHLLLHLHHHH; }
   Ann {* fast_sequential *}
   "pattern 256": Call "load_unload" { 
      "test_so"=HLLHHHXXLH; "test_so_1"=LLLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1111111000; "test_si_3"=0101011011; 
      "test_si"=0111010000; "test_si_1"=1000100111; }
   Call "allclock_launch" { 
      "_pi"=101110111110101101000001000101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=101000111000101100000110001101PP0111010; "_po"=LHHLLLLLLLLLHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 257": Call "load_unload" { 
      "test_so"=HHHLLLXXHH; "test_so_1"=LHHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1011110110; "test_si_3"=1111101000; 
      "test_si"=0000010110; "test_si_1"=1111011000; }
   Call "allclock_launch" { 
      "_pi"=110111010010101100011100011101P00111110; }
   Call "allclock_capture" { 
      "_pi"=101000101110101101011010101101P00111011; "_po"=LLHLLHHHLLLHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 258": Call "load_unload" { 
      "test_so"=HHHLHLLHLL; "test_so_1"=HHHHHHHHHH; "test_so_2"=LLLLHLHHHH; 
      "test_so_3"=HLLHLLLLHH; "test_si_2"=0100110101; "test_si_3"=1011100110; 
      "test_si"=0000101011; "test_si_1"=0111110110; }
   Call "allclock_launch" { 
      "_pi"=101110100110101101011000111101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=110001011110101100010101010101PP0111101; "_po"=LLLHHLHHHHHLLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 259": Call "load_unload" { 
      "test_so"=HLHLLHXXLL; "test_so_1"=HHLLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0110101100; "test_si_3"=0100110101; 
      "test_si"=0001010001; "test_si_1"=0001001101; }
   Call "allclock_launch" { 
      "_pi"=110111100000101100001100101101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111011100000101100011100011101PP0111000; "_po"=LLHLLLHHLLHLHLLHHH; }
   Ann {* fast_sequential *}
   "pattern 260": Call "load_unload" { 
      "test_so"=LHLLLHXXLL; "test_so_1"=HHHHHHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0001101101; "test_si_3"=0110101100; 
      "test_si"=0001001000; "test_si_1"=1000001111; }
   Call "allclock_launch" { 
      "_pi"=101111000000101101011011010101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=110111000010101101011000110101PP0111000; "_po"=LLHLLHHLHHLHLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 261": Call "load_unload" { 
      "test_so"=LHLLLHXXHL; "test_so_1"=HLHHHHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1010000101; "test_si_3"=0010000100; 
      "test_si"=1010011100; "test_si_1"=1111101010; }
   Call "allclock_launch" { 
      "_pi"=100011110110101101001000100101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=110111101110101100011000000101PP0111001; "_po"=LLHLLLHLLLHLLHHHLL; }
   Ann {* fast_sequential *}
   "pattern 262": Call "load_unload" { 
      "test_so"=HHLLHLXXLL; "test_so_1"=HHHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0000010001; "test_si_3"=1010000001; 
      "test_si"=0101011001; "test_si_1"=0101111101; }
   Call "allclock_launch" { 
      "_pi"=100111101100101100010010001101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=101111011110101101010000000101PP0111000; "_po"=LLHHLHLLHLLLHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 263": Call "load_unload" { 
      "test_so"=LLLLHLXXLH; "test_so_1"=HHLLLLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0110100000; "test_si_3"=0000000001; 
      "test_si"=1000110011; "test_si_1"=0000101010; }
   Call "allclock_launch" { 
      "_pi"=101111011010101100000111011101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=111110111110101100000000001101PP0111100; "_po"=LLHLLLLHHHLHHLHLHH; }
   Ann {* fast_sequential *}
   "pattern 264": Call "load_unload" { 
      "test_so"=LHLLHHXXLH; "test_so_1"=HHHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101111011; "test_si_3"=1111010100; 
      "test_si"=0011011000; "test_si_1"=0101110011; }
   Call "allclock_launch" { 
      "_pi"=110001111100101101001111101101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=101110101110101100010111000101PP0111100; "_po"=LLLHHLLLHHLHHLLLLH; }
   Ann {* fast_sequential *}
   "pattern 265": Call "load_unload" { 
      "test_so"=LLLHHLXXHL; "test_so_1"=LHHLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0010011110; "test_si_3"=1101011011; 
      "test_si"=0010101000; "test_si_1"=1000000010; }
   Call "allclock_launch" { 
      "_pi"=101001010110101101000011101101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=100100000000101101011000111101PP0111000; "_po"=LLHLLLLLHLLLLHLLLL; }
   Ann {* fast_sequential *}
   "pattern 266": Call "load_unload" { 
      "test_so"=HHHLLHXXLL; "test_so_1"=LLHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1101001011; "test_si_3"=0000001110; 
      "test_si"=0010101000; "test_si_1"=1100101001; }
   Call "allclock_launch" { 
      "_pi"=111000000010101100011010001101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=110001011100101101000111001101PP0111110; "_po"=LLLHLHHLHLLLHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 267": Call "load_unload" { 
      "test_so"=HHHLLLXXLH; "test_so_1"=HHLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101010000; "test_si_3"=1101001011; 
      "test_si"=0001010100; "test_si_1"=0100111100; }
   Call "allclock_launch" { 
      "_pi"=110000000110101101010100110101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=100010111000101101001110010101PP0111111; "_po"=LLLLLHLHLLHHLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 268": Call "load_unload" { 
      "test_so"=HLHLLHXXHL; "test_so_1"=LLHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1110101000; "test_si_3"=1101010000; 
      "test_si"=0001010110; "test_si_1"=1011001101; }
   Call "allclock_launch" { 
      "_pi"=101010100000101101010100011101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111100101110101101001010011101PP0111101; "_po"=LLHHLHLHLLLHHHLHHL; }
   Ann {* fast_sequential *}
   "pattern 269": Call "load_unload" { 
      "test_so"=HLLLLLXXLL; "test_so_1"=HHHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100001001; "test_si_3"=1001001101; 
      "test_si"=1110100101; "test_si_1"=1000100010; }
   Call "allclock_launch" { 
      "_pi"=100001010100101100011111110101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=110111001010101100011110110101PP0111010; "_po"=LLLLLHHHHHHHLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 270": Call "load_unload" { 
      "test_so"=LHHLHHXXLL; "test_so_1"=LLLHLHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1000000011; "test_si_3"=1001101101; 
      "test_si"=0111111001; "test_si_1"=0001001011; }
   Call "allclock_launch" { 
      "_pi"=100101010110101100011110001101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=111100101110101100011011011101PP0111100; "_po"=LLHLLHHHHLLLHLLLLH; }
   Ann {* fast_sequential *}
   "pattern 271": Call "load_unload" { 
      "test_so"=LLLHLHXXLL; "test_so_1"=LHLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0010101011; "test_si_3"=1011100110; 
      "test_si"=1110100111; "test_si_1"=1111100001; }
   Call "allclock_launch" { 
      "_pi"=110011111010101100011010010101P00111111; }
   Call "allclock_capture" { 
      "_pi"=111111000000101100010100010101P00111001; "_po"=LLLLLHHLHLLHLHHLLH; }
   Ann {* fast_sequential *}
   "pattern 272": Call "load_unload" { 
      "test_so"=LHHHLHLHLH; "test_so_1"=LLHLLHLHLH; "test_so_2"=HLLLHLLLLH; 
      "test_so_3"=HLHHLHHLLH; "test_si_2"=0110100001; "test_si_3"=0011111010; 
      "test_si"=1111000111; "test_si_1"=0111000100; }
   Call "allclock_launch" { 
      "_pi"=100111110110101101010100101101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=111110000010101101001000101101PP0111000; "_po"=LLHHLHLHLLHLHHLHHL; }
   Ann {* fast_sequential *}
   "pattern 273": Call "load_unload" { 
      "test_so"=HLHHHLXXLL; "test_so_1"=HLLLLHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0000010000; "test_si_3"=0110100101; 
      "test_si"=1001100111; "test_si_1"=0000101001; }
   Call "allclock_launch" { 
      "_pi"=111100010100101100010011001101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=100011000100101101000101000101PP0111101; "_po"=LLLHHHLLHLHLLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 274": Call "load_unload" { 
      "test_so"=LLLHLHXXLL; "test_so_1"=LLHLHHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0011101001; "test_si_3"=0011010000; 
      "test_si"=1000110001; "test_si_1"=0000100101; }
   Call "allclock_launch" { 
      "_pi"=101011010000101101011100000101P00111110; }
   Call "allclock_capture" { 
      "_pi"=111001001000101100011110011101P00111111; "_po"=LLLHLHHHLLLLLLHHHL; }
   Ann {* fast_sequential *}
   "pattern 275": Call "load_unload" { 
      "test_so"=LHHLHLHLLL; "test_so_1"=HLHLHLLLHH; "test_so_2"=LLLHHHHLHH; 
      "test_so_3"=HHLLHLHHLH; "test_si_2"=1101110000; "test_si_3"=1110000010; 
      "test_si"=0001111111; "test_si_1"=0010101111; }
   Call "allclock_launch" { 
      "_pi"=101010110000101100000100000101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=111010100100101100010001010101PP0111101; "_po"=LLHLLLLHLLLLLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 276": Call "load_unload" { 
      "test_so"=HHHHHHXXHH; "test_so_1"=HLLLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001001000; "test_si_3"=1101100000; 
      "test_si"=0111110111; "test_si_1"=1000001101; }
   Call "allclock_launch" { 
      "_pi"=100110011010101100010010000101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101010001010101101010110110101PP0111011; "_po"=LLLLLHLLHLLLLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 277": Call "load_unload" { 
      "test_so"=LLHLHHXXLL; "test_so_1"=LLHLLLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0010100011; "test_si_3"=0001001000; 
      "test_si"=1011011100; "test_si_1"=1110101110; }
   Call "allclock_launch" { 
      "_pi"=101100110110101100000100010101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=110100010110101100001101101101PP0111101; "_po"=LLHHLLLHLLLHLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 278": Call "load_unload" { 
      "test_so"=LHLLHLXXLL; "test_so_1"=LHLHHHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0111010111; "test_si_3"=0000100111; 
      "test_si"=0011111010; "test_si_1"=1100110110; }
   Call "allclock_launch" { 
      "_pi"=101010010110101100010010100101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=110111101100101101001111001101PP0111011; "_po"=LLLHLHLLHLHLLLLLLH; }
   Ann {* fast_sequential *}
   "pattern 279": Call "load_unload" { 
      "test_so"=LHHLLLXXLH; "test_so_1"=HHHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000101010; "test_si_3"=0111010011; 
      "test_si"=1001110011; "test_si_1"=0101000011; }
   Call "allclock_launch" { 
      "_pi"=110100101110101100000101001101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=101111011000101101011110011101PP0111101; "_po"=LLHHLLLHLHLLHLHLLL; }
   Ann {* fast_sequential *}
   "pattern 280": Call "load_unload" { 
      "test_so"=LLHHLLXXLL; "test_so_1"=HLHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100000100; "test_si_3"=1000111110; 
      "test_si"=1100111010; "test_si_1"=1010000001; }
   Call "allclock_launch" { 
      "_pi"=101001011100101101001010010101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=111110110010101100011100110101PP0111110; "_po"=LLLHLLHLHLLHLHLLLL; }
   Ann {* fast_sequential *}
   "pattern 281": Call "load_unload" { 
      "test_so"=HHHLLLXXLH; "test_so_1"=LHHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001111101; "test_si_3"=0110100110; 
      "test_si"=0010101011; "test_si_1"=0101000011; }
   Call "allclock_launch" { 
      "_pi"=110001111110101100000111000101P00111110; }
   Call "allclock_capture" { 
      "_pi"=111010001100101100001111111101P00111100; "_po"=LLLHHHHHHLHLHLLLHH; }
   Ann {* fast_sequential *}
   "pattern 282": Call "load_unload" { 
      "test_so"=LHHHLLLHLL; "test_so_1"=LLHHHHHHHH; "test_so_2"=HLLHHLHLHH; 
      "test_so_3"=LHHLLLHLHH; "test_si_2"=0001001001; "test_si_3"=1100000000; 
      "test_si"=0100011110; "test_si_1"=0111000001; }
   Call "allclock_launch" { 
      "_pi"=101000000010101101001100100101P00111001; }
   Call "allclock_capture" { 
      "_pi"=101111100100101101010111010101P00111110; "_po"=HLLHLHLLLLHHHHHHHH; }
   Ann {* fast_sequential *}
   "pattern 283": Call "load_unload" { 
      "test_so"=HHHHHHLHLL; "test_so_1"=HLLHHHHLHL; "test_so_2"=LLHLLHLLHL; 
      "test_so_3"=HLLHLHLLHH; "test_si_2"=0010001111; "test_si_3"=0011101001; 
      "test_si"=1100100111; "test_si_1"=1010111101; }
   Call "allclock_launch" { 
      "_pi"=100011110110101100000011010101P00111011; }
   Call "allclock_capture" { 
      "_pi"=100000001010101100011010111101P00111110; "_po"=HLLLHLLHLLHLLLHLHH; }
   Ann {* fast_sequential *}
   "pattern 284": Call "load_unload" { 
      "test_so"=LHHLHHHHLL; "test_so_1"=LLLLHHLLHL; "test_so_2"=LHLHHLLHHL; 
      "test_so_3"=HHHHLLHHLH; "test_si_2"=0010001111; "test_si_3"=0011101001; 
      "test_si"=1100100111; "test_si_1"=1010111101; }
   Call "allclock_launch" { 
      "_pi"=100011110110101100000011010101P00111011; }
   Ann {* Xs_are_explicit *}
   Call "allclock_capture" { 
      "_pi"=100000001010101100011010111101P00111110; "_po"=XXXXXXXXXXXXXXXXXX; }
   Ann {* fast_sequential *}
   "end 284 unload": Call "load_unload" { 
      "test_so"=XXXXXXXXXX; "test_so_1"=XXXXXXXXXX; "test_so_2"=XXXXXXXXXX; 
      "test_so_3"=XXXXXXXXXX; }
}

// Patterns reference 1143 V statements, generating 3717 test cycles
