.v/.sv are OpalKelly HDL module wrappers

.sdc is the timing constraints for the ZEM5305

.qsf is a partial pin mapping (this isn't included directly, it's imported into the Altera project)

.hex is the encrypted OK IP cores. It has to be copied into the Quartus project directory.

