
Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all+dmptf -debug_region+cell+encrypt' instead.

Command: vcs -kdb -sverilog +v2k -full64 -timescale=1ns/1ps -debug_all +notimingchecks \
+nospecify +lint=TFIPC-L -P /usr/Synopsys/verdi/R-2020.12-SP1/share/PLI/VCS/linux64/verdi.tab \
/usr/Synopsys/verdi/R-2020.12-SP1/share/PLI/VCS/linux64/pli.a +incdir+../src+/usr/Synopsys/syn/R-2020.09-SP4/dw/sim_ver \
-l ../log/comp.log -f ../src/src.lst
                         Chronologic VCS (TM)
      Version Q-2020.03-SP2-7_Full64 -- Tue Mar  5 18:55:58 2024
               Copyright (c) 1991-2020 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file '/usr/Synopsys/syn/R-2020.09-SP4/dw/sim_ver/DW02_mult_6_stage.v'
Parsing design file '../src/full_adder.v'
Parsing design file '../src/half_adder.v'
Parsing design file '../src/booth_r4_32x32.v'
Parsing design file '../src/wtree_3to2_32x32.v'
Parsing included file '../src/mult32_def.v'.
Back to file '../src/wtree_3to2_32x32.v'.
Parsing design file '../src/mult32x32.v'
Parsing design file '../src/testbench.v'
Top Level Modules:
       testbench
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

4 modules and 0 UDP read.
recompiling module testbench
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory `/home/autumn/Desktop/ic_mac/mult32x32/run/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/Synopsys/vcs/Q-2020.03-SP2-7/linux64/lib -L/usr/Synopsys/vcs/Q-2020.03-SP2-7/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _68455_archive_1.so _prev_archive_1.so \
_cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          -lvirsim -lerrorinf -lsnpsmalloc -lvfs /usr/Synopsys/verdi/R-2020.12-SP1/share/PLI/VCS/linux64/pli.a \
-lvcsnew -lsimprofile -luclinative /usr/Synopsys/vcs/Q-2020.03-SP2-7/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/usr/Synopsys/vcs/Q-2020.03-SP2-7/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc \
-lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/autumn/Desktop/ic_mac/mult32x32/run/csrc'
CPU time: 1.208 seconds to compile + .620 seconds to elab + .354 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
