{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718034802969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718034802975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 12:53:22 2024 " "Processing started: Mon Jun 10 12:53:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718034802975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034802975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ahbmasterfpga -c ahbmasterfpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off ahbmasterfpga -c ahbmasterfpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034802975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718034803375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718034803375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "multiplexor.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/multiplexor.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718034813079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034813079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahbmasterfpga.v 1 1 " "Found 1 design units, including 1 entities, in source file ahbmasterfpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahbmasterfpga " "Found entity 1: ahbmasterfpga" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718034813079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034813079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file displaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaydecoder " "Found entity 1: displaydecoder" {  } { { "displaydecoder.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/displaydecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718034813079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034813079 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ahbmaster.v(83) " "Verilog HDL information at ahbmaster.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "ahbmaster.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718034813079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahbmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file ahbmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahbmaster " "Found entity 1: ahbmaster" {  } { { "ahbmaster.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmaster.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718034813079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034813079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/decoder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718034813095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034813095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "idecoder.v(17) " "Verilog HDL information at idecoder.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "idecoder.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/idecoder.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718034813095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file idecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 idecoder " "Found entity 1: idecoder" {  } { { "idecoder.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/idecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718034813095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034813095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "instructionmemory.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/instructionmemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718034813095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034813095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorialeitura.v 1 1 " "Found 1 design units, including 1 entities, in source file memorialeitura.v" { { "Info" "ISGN_ENTITY_NAME" "1 memorialeitura " "Found entity 1: memorialeitura" {  } { { "memorialeitura.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/memorialeitura.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718034813095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034813095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ffd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718034813095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034813095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hready ahbmasterfpga.v(104) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(104): created implicit net for \"hready\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data ahbmasterfpga.v(119) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(119): created implicit net for \"data\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hsize ahbmasterfpga.v(124) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(124): created implicit net for \"hsize\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hprot ahbmasterfpga.v(126) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(126): created implicit net for \"hprot\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hmastlock ahbmasterfpga.v(129) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(129): created implicit net for \"hmastlock\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "leitura ahbmasterfpga.v(132) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(132): created implicit net for \"leitura\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem ahbmasterfpga.v(165) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(165): created implicit net for \"mem\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memos00 ahbmasterfpga.v(183) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(183): created implicit net for \"memos00\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memos01 ahbmasterfpga.v(184) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(184): created implicit net for \"memos01\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memos10 ahbmasterfpga.v(185) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(185): created implicit net for \"memos10\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memos11 ahbmasterfpga.v(186) " "Verilog HDL Implicit Net warning at ahbmasterfpga.v(186): created implicit net for \"memos11\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memo memorialeitura.v(10) " "Verilog HDL Implicit Net warning at memorialeitura.v(10): created implicit net for \"memo\"" {  } { { "memorialeitura.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/memorialeitura.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ahbmasterfpga " "Elaborating entity \"ahbmasterfpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718034813126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 ahbmasterfpga.v(97) " "Verilog HDL assignment warning at ahbmasterfpga.v(97): truncated value with size 11 to match size of target (10)" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718034813126 "|ahbmasterfpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ahbmasterfpga.v(183) " "Verilog HDL assignment warning at ahbmasterfpga.v(183): truncated value with size 4 to match size of target (1)" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718034813126 "|ahbmasterfpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ahbmasterfpga.v(184) " "Verilog HDL assignment warning at ahbmasterfpga.v(184): truncated value with size 4 to match size of target (1)" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718034813126 "|ahbmasterfpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ahbmasterfpga.v(185) " "Verilog HDL assignment warning at ahbmasterfpga.v(185): truncated value with size 4 to match size of target (1)" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718034813126 "|ahbmasterfpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ahbmasterfpga.v(186) " "Verilog HDL assignment warning at ahbmasterfpga.v(186): truncated value with size 4 to match size of target (1)" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718034813126 "|ahbmasterfpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idecoder idecoder:U1 " "Elaborating entity \"idecoder\" for hierarchy \"idecoder:U1\"" {  } { { "ahbmasterfpga.v" "U1" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 idecoder.v(22) " "Verilog HDL assignment warning at idecoder.v(22): truncated value with size 32 to match size of target (10)" {  } { { "idecoder.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/idecoder.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718034813142 "|ahbmasterfpga|idecoder:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory idecoder:U1\|instructionmemory:U1 " "Elaborating entity \"instructionmemory\" for hierarchy \"idecoder:U1\|instructionmemory:U1\"" {  } { { "idecoder.v" "U1" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/idecoder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813142 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.data_a 0 instructionmemory.v(7) " "Net \"memoria.data_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718034813142 "|ahbmasterfpga|idecoder:U1|instructionmemory:U1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.waddr_a 0 instructionmemory.v(7) " "Net \"memoria.waddr_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718034813142 "|ahbmasterfpga|idecoder:U1|instructionmemory:U1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.we_a 0 instructionmemory.v(7) " "Net \"memoria.we_a\" at instructionmemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionmemory.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/instructionmemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718034813142 "|ahbmasterfpga|idecoder:U1|instructionmemory:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahbmaster ahbmaster:master " "Elaborating entity \"ahbmaster\" for hierarchy \"ahbmaster:master\"" {  } { { "ahbmasterfpga.v" "master" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hsize ahbmaster.v(83) " "Verilog HDL Always Construct warning at ahbmaster.v(83): inferring latch(es) for variable \"hsize\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbmaster.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 "|ahbmasterfpga|ahbmaster:master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hprot ahbmaster.v(83) " "Verilog HDL Always Construct warning at ahbmaster.v(83): inferring latch(es) for variable \"hprot\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbmaster.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 "|ahbmasterfpga|ahbmaster:master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hmastlock ahbmaster.v(83) " "Verilog HDL Always Construct warning at ahbmaster.v(83): inferring latch(es) for variable \"hmastlock\", which holds its previous value in one or more paths through the always construct" {  } { { "ahbmaster.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hmastlock ahbmaster.v(83) " "Inferred latch for \"hmastlock\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[0\] ahbmaster.v(83) " "Inferred latch for \"hprot\[0\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[1\] ahbmaster.v(83) " "Inferred latch for \"hprot\[1\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[2\] ahbmaster.v(83) " "Inferred latch for \"hprot\[2\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hprot\[3\] ahbmaster.v(83) " "Inferred latch for \"hprot\[3\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsize\[0\] ahbmaster.v(83) " "Inferred latch for \"hsize\[0\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsize\[1\] ahbmaster.v(83) " "Inferred latch for \"hsize\[1\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsize\[2\] ahbmaster.v(83) " "Inferred latch for \"hsize\[2\]\" at ahbmaster.v(83)" {  } { { "ahbmaster.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmaster.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 "|ahbmasterfpga|ahbmaster:master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:deco " "Elaborating entity \"decoder\" for hierarchy \"decoder:deco\"" {  } { { "ahbmasterfpga.v" "deco" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor multiplexor:multip " "Elaborating entity \"multiplexor\" for hierarchy \"multiplexor:multip\"" {  } { { "ahbmasterfpga.v" "multip" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorialeitura memorialeitura:memory " "Elaborating entity \"memorialeitura\" for hierarchy \"memorialeitura:memory\"" {  } { { "ahbmasterfpga.v" "memory" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memo memorialeitura.v(10) " "Verilog HDL or VHDL warning at memorialeitura.v(10): object \"memo\" assigned a value but never read" {  } { { "memorialeitura.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/memorialeitura.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 "|ahbmasterfpga|memorialeitura:memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 memorialeitura.v(10) " "Verilog HDL assignment warning at memorialeitura.v(10): truncated value with size 8 to match size of target (1)" {  } { { "memorialeitura.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/memorialeitura.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 "|ahbmasterfpga|memorialeitura:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i memorialeitura.v(14) " "Verilog HDL Always Construct warning at memorialeitura.v(14): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memorialeitura.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/memorialeitura.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 "|ahbmasterfpga|memorialeitura:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i memorialeitura.v(15) " "Verilog HDL Always Construct warning at memorialeitura.v(15): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memorialeitura.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/memorialeitura.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 "|ahbmasterfpga|memorialeitura:memory"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "memoria memorialeitura.v(6) " "Output port \"memoria\" at memorialeitura.v(6) has no driver" {  } { { "memorialeitura.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/memorialeitura.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 "|ahbmasterfpga|memorialeitura:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd ffd:valor0 " "Elaborating entity \"ffd\" for hierarchy \"ffd:valor0\"" {  } { { "ahbmasterfpga.v" "valor0" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydecoder displaydecoder:display0 " "Elaborating entity \"displaydecoder\" for hierarchy \"displaydecoder:display0\"" {  } { { "ahbmasterfpga.v" "display0" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034813157 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "multiplexor:multip\|hreadyout " "Found clock multiplexer multiplexor:multip\|hreadyout" {  } { { "multiplexor.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/multiplexor.v" 17 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1718034813345 "|ahbmasterfpga|multiplexor:multip|hreadyout"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1718034813345 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/db/ahbmasterfpga.ram0_instructionmemory_56655cf4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/db/ahbmasterfpga.ram0_instructionmemory_56655cf4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1718034813376 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "idecoder:U1\|instructionmemory:U1\|memoria " "RAM logic \"idecoder:U1\|instructionmemory:U1\|memoria\" is uninferred because MIF is not supported for the selected family" {  } { { "instructionmemory.v" "memoria" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/instructionmemory.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1718034813392 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1718034813392 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/db/ahbmasterfpga.ram0_instructionmemory_56655cf4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/db/ahbmasterfpga.ram0_instructionmemory_56655cf4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1718034813407 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "idecoder:U1\|instructionmemory:U1\|memoria~0 " "Found clock multiplexer idecoder:U1\|instructionmemory:U1\|memoria~0" {  } { { "instructionmemory.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/instructionmemory.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1718034813454 "|ahbmasterfpga|idecoder:U1|instructionmemory:U1|memoria~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1718034813454 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718034813626 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ahbmaster.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmaster.v" 96 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1718034813626 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1718034813626 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hwdata\[4\] GND " "Pin \"hwdata\[4\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|hwdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hwdata\[5\] GND " "Pin \"hwdata\[5\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|hwdata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hwdata\[6\] GND " "Pin \"hwdata\[6\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|hwdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hwdata\[7\] GND " "Pin \"hwdata\[7\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|hwdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[4\] GND " "Pin \"addr\[4\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[5\] GND " "Pin \"addr\[5\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[6\] GND " "Pin \"addr\[6\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[7\] GND " "Pin \"addr\[7\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[8\] GND " "Pin \"addr\[8\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[9\] GND " "Pin \"addr\[9\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bursttype\[0\] GND " "Pin \"bursttype\[0\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|bursttype[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bursttype\[1\] GND " "Pin \"bursttype\[1\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|bursttype[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bursttype\[2\] GND " "Pin \"bursttype\[2\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|bursttype[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "htrans\[0\] GND " "Pin \"htrans\[0\]\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|htrans[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As1 GND " "Pin \"As1\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|As1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs1 GND " "Pin \"Bs1\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Bs1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs1 GND " "Pin \"Cs1\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Cs1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds1 GND " "Pin \"Ds1\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Ds1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Es1 GND " "Pin \"Es1\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Es1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fs1 GND " "Pin \"Fs1\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Fs1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs1 VCC " "Pin \"Gs1\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Gs1"} { "Warning" "WMLS_MLS_STUCK_PIN" "As2 GND " "Pin \"As2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|As2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs2 GND " "Pin \"Bs2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Bs2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs2 GND " "Pin \"Cs2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Cs2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds2 GND " "Pin \"Ds2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Ds2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Es2 GND " "Pin \"Es2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Es2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fs2 GND " "Pin \"Fs2\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Fs2"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs2 VCC " "Pin \"Gs2\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Gs2"} { "Warning" "WMLS_MLS_STUCK_PIN" "As3 GND " "Pin \"As3\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|As3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs3 GND " "Pin \"Bs3\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Bs3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs3 GND " "Pin \"Cs3\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Cs3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds3 GND " "Pin \"Ds3\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Ds3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Es3 GND " "Pin \"Es3\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Es3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fs3 GND " "Pin \"Fs3\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Fs3"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs3 VCC " "Pin \"Gs3\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Gs3"} { "Warning" "WMLS_MLS_STUCK_PIN" "As4 GND " "Pin \"As4\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|As4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs4 GND " "Pin \"Bs4\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Bs4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs4 GND " "Pin \"Cs4\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Cs4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds4 GND " "Pin \"Ds4\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Ds4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Es4 GND " "Pin \"Es4\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Es4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fs4 GND " "Pin \"Fs4\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Fs4"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs4 VCC " "Pin \"Gs4\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Gs4"} { "Warning" "WMLS_MLS_STUCK_PIN" "As5 GND " "Pin \"As5\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|As5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs5 GND " "Pin \"Bs5\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Bs5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs5 GND " "Pin \"Cs5\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Cs5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds5 GND " "Pin \"Ds5\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Ds5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Es5 GND " "Pin \"Es5\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Es5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fs5 GND " "Pin \"Fs5\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Fs5"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs5 VCC " "Pin \"Gs5\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Gs5"} { "Warning" "WMLS_MLS_STUCK_PIN" "As6 GND " "Pin \"As6\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|As6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bs6 GND " "Pin \"Bs6\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Bs6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs6 GND " "Pin \"Cs6\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Cs6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ds6 GND " "Pin \"Ds6\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Ds6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Es6 GND " "Pin \"Es6\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Es6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fs6 GND " "Pin \"Fs6\" is stuck at GND" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Fs6"} { "Warning" "WMLS_MLS_STUCK_PIN" "Gs6 VCC " "Pin \"Gs6\" is stuck at VCC" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718034813642 "|ahbmasterfpga|Gs6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718034813642 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718034813704 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718034814001 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/output_files/ahbmasterfpga.map.smsg " "Generated suppressed messages file C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/output_files/ahbmasterfpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034814063 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718034814188 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718034814188 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[0\] " "No output dependent on input pin \"hrdata_1\[0\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|hrdata_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[1\] " "No output dependent on input pin \"hrdata_1\[1\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|hrdata_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[2\] " "No output dependent on input pin \"hrdata_1\[2\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|hrdata_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[3\] " "No output dependent on input pin \"hrdata_1\[3\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|hrdata_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[4\] " "No output dependent on input pin \"hrdata_1\[4\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|hrdata_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[5\] " "No output dependent on input pin \"hrdata_1\[5\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|hrdata_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[6\] " "No output dependent on input pin \"hrdata_1\[6\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|hrdata_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_1\[7\] " "No output dependent on input pin \"hrdata_1\[7\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|hrdata_1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hresp_1 " "No output dependent on input pin \"hresp_1\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|hresp_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[0\] " "No output dependent on input pin \"hrdata_2\[0\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|hrdata_2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[1\] " "No output dependent on input pin \"hrdata_2\[1\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|hrdata_2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[2\] " "No output dependent on input pin \"hrdata_2\[2\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|hrdata_2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[3\] " "No output dependent on input pin \"hrdata_2\[3\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|hrdata_2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[4\] " "No output dependent on input pin \"hrdata_2\[4\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|hrdata_2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[5\] " "No output dependent on input pin \"hrdata_2\[5\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|hrdata_2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[6\] " "No output dependent on input pin \"hrdata_2\[6\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|hrdata_2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hrdata_2\[7\] " "No output dependent on input pin \"hrdata_2\[7\]\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|hrdata_2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hresp_2 " "No output dependent on input pin \"hresp_2\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|hresp_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "confirm0 " "No output dependent on input pin \"confirm0\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|confirm0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "confirm1 " "No output dependent on input pin \"confirm1\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|confirm1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s0 " "No output dependent on input pin \"s0\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|s0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s1 " "No output dependent on input pin \"s1\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|s1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s2 " "No output dependent on input pin \"s2\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|s2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s3 " "No output dependent on input pin \"s3\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|s3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s4 " "No output dependent on input pin \"s4\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|s4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s5 " "No output dependent on input pin \"s5\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|s5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s6 " "No output dependent on input pin \"s6\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|s6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s7 " "No output dependent on input pin \"s7\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|s7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s8 " "No output dependent on input pin \"s8\"" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718034814251 "|ahbmasterfpga|s8"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718034814251 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718034814266 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718034814266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718034814266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718034814266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718034814298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 12:53:34 2024 " "Processing ended: Mon Jun 10 12:53:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718034814298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718034814298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718034814298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718034814298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1718034815610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718034815610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 12:53:35 2024 " "Processing started: Mon Jun 10 12:53:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718034815610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1718034815610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ahbmasterfpga -c ahbmasterfpga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ahbmasterfpga -c ahbmasterfpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1718034815610 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1718034815719 ""}
{ "Info" "0" "" "Project  = ahbmasterfpga" {  } {  } 0 0 "Project  = ahbmasterfpga" 0 0 "Fitter" 0 0 1718034815719 ""}
{ "Info" "0" "" "Revision = ahbmasterfpga" {  } {  } 0 0 "Revision = ahbmasterfpga" 0 0 "Fitter" 0 0 1718034815719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1718034815797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1718034815797 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ahbmasterfpga 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"ahbmasterfpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1718034815813 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718034815860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718034815860 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1718034816047 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1718034816063 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718034816203 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1718034816203 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718034816203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718034816203 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1718034816203 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1718034816219 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1718034816219 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1718034816219 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1718034816219 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1718034816219 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 103 " "No exact pin location assignment(s) for 12 pins of 103 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1718034816485 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ahbmasterfpga.sdc " "Synopsys Design Constraints File file not found: 'ahbmasterfpga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1718034817031 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1718034817031 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1718034817031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1718034817031 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1718034817031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hclk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node hclk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718034817047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hclkout~output " "Destination node hclkout~output" {  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718034817047 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1718034817047 ""}  } { { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718034817047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "multiplexor:multip\|hreadyout  " "Automatically promoted node multiplexor:multip\|hreadyout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718034817047 ""}  } { { "multiplexor.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/multiplexor.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718034817047 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1718034817484 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718034817484 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718034817484 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718034817484 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718034817484 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1718034817484 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1718034817484 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1718034817484 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1718034817484 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1718034817484 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1718034817484 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 2.5V 8 4 0 " "Number of I/O pins in group: 12 (unused VREF, 2.5V VCCIO, 8 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1718034817531 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1718034817531 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1718034817531 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718034817531 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718034817531 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718034817531 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 27 21 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 27 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718034817531 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 10 38 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718034817531 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718034817531 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 27 33 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 27 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718034817531 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 27 25 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 27 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718034817531 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1718034817531 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1718034817531 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1718034817531 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718034817625 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1718034817641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1718034819609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718034819656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1718034819687 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1718034822061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718034822061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1718034822686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1718034823998 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1718034823998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1718034824373 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1718034824373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718034824373 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1718034824561 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718034824576 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718034824904 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718034824904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718034825467 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718034826154 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "25 MAX 10 " "25 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hrdata_1\[0\] 3.3-V LVTTL W10 " "Pin hrdata_1\[0\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { hrdata_1[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_1\[0\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hrdata_1\[1\] 3.3-V LVTTL W9 " "Pin hrdata_1\[1\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { hrdata_1[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_1\[1\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hrdata_1\[2\] 3.3-V LVTTL W8 " "Pin hrdata_1\[2\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { hrdata_1[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_1\[2\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hrdata_1\[3\] 3.3-V LVTTL W7 " "Pin hrdata_1\[3\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { hrdata_1[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_1\[3\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hresp_1 3.3-V LVTTL Y5 " "Pin hresp_1 uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { hresp_1 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hresp_1" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hrdata_2\[0\] 3.3-V LVTTL V5 " "Pin hrdata_2\[0\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { hrdata_2[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_2\[0\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hrdata_2\[1\] 3.3-V LVTTL AA15 " "Pin hrdata_2\[1\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { hrdata_2[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_2\[1\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hrdata_2\[2\] 3.3-V LVTTL W13 " "Pin hrdata_2\[2\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { hrdata_2[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_2\[2\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hrdata_2\[3\] 3.3-V LVTTL AB13 " "Pin hrdata_2\[3\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { hrdata_2[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hrdata_2\[3\]" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hresp_2 3.3-V LVTTL Y4 " "Pin hresp_2 uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { hresp_2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hresp_2" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "confirm0 3.3 V Schmitt Trigger B8 " "Pin confirm0 uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { confirm0 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "confirm0" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "confirm1 3.3 V Schmitt Trigger A7 " "Pin confirm1 uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { confirm1 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "confirm1" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s0 3.3-V LVTTL C11 " "Pin s0 uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { s0 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s0" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s1 3.3-V LVTTL D12 " "Pin s1 uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { s1 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s1" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s2 3.3-V LVTTL C12 " "Pin s2 uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { s2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s2" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s3 3.3-V LVTTL A12 " "Pin s3 uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { s3 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s3" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s4 3.3-V LVTTL B12 " "Pin s4 uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { s4 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s4" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s5 3.3-V LVTTL A13 " "Pin s5 uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { s5 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s5" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s6 3.3-V LVTTL A14 " "Pin s6 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { s6 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s6" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s7 3.3-V LVTTL B14 " "Pin s7 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { s7 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s7" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "s8 3.3-V LVTTL F15 " "Pin s8 uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { s8 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s8" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hclk 3.3-V LVTTL P11 " "Pin hclk uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { hclk } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hclk" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hresetn 3.3-V LVTTL C10 " "Pin hresetn uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { hresetn } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hresetn" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hreadyout_1 3.3-V LVTTL AB3 " "Pin hreadyout_1 uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { hreadyout_1 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hreadyout_1" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hreadyout_2 3.3-V LVTTL Y3 " "Pin hreadyout_2 uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { hreadyout_2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hreadyout_2" } } } } { "ahbmasterfpga.v" "" { Text "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/ahbmasterfpga.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1718034826482 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1718034826482 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/output_files/ahbmasterfpga.fit.smsg " "Generated suppressed messages file C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/output_files/ahbmasterfpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1718034826529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5294 " "Peak virtual memory: 5294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718034827029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 12:53:47 2024 " "Processing ended: Mon Jun 10 12:53:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718034827029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718034827029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718034827029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1718034827029 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1718034828154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718034828154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 12:53:48 2024 " "Processing started: Mon Jun 10 12:53:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718034828154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1718034828154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ahbmasterfpga -c ahbmasterfpga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ahbmasterfpga -c ahbmasterfpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1718034828154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1718034828466 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1718034830138 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1718034830294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718034831184 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 12:53:51 2024 " "Processing ended: Mon Jun 10 12:53:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718034831184 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718034831184 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718034831184 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1718034831184 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1718034831809 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1718034832465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718034832465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 12:53:52 2024 " "Processing started: Mon Jun 10 12:53:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718034832465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1718034832465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ahbmasterfpga -c ahbmasterfpga " "Command: quartus_sta ahbmasterfpga -c ahbmasterfpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1718034832465 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1718034832575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1718034832778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1718034832778 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718034832809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718034832809 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ahbmasterfpga.sdc " "Synopsys Design Constraints File file not found: 'ahbmasterfpga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1718034833059 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1718034833059 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hreadyout_1 hreadyout_1 " "create_clock -period 1.000 -name hreadyout_1 hreadyout_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718034833059 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hclk hclk " "create_clock -period 1.000 -name hclk hclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1718034833059 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718034833059 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1718034833059 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718034833059 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1718034833059 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1718034833074 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1718034833074 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718034833074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.657 " "Worst-case setup slack is -2.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.657              -2.657 hclk  " "   -2.657              -2.657 hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.306              -8.588 hreadyout_1  " "   -1.306              -8.588 hreadyout_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718034833074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 hclk  " "    0.339               0.000 hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 hreadyout_1  " "    0.356               0.000 hreadyout_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718034833074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718034833090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718034833090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.030 hreadyout_1  " "   -3.000             -17.030 hreadyout_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.209 hclk  " "   -3.000              -7.209 hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718034833090 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718034833106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1718034833121 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1718034833731 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718034833793 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718034833809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.441 " "Worst-case setup slack is -2.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.441              -2.441 hclk  " "   -2.441              -2.441 hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.088              -6.969 hreadyout_1  " "   -1.088              -6.969 hreadyout_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718034833809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 hclk  " "    0.307               0.000 hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 hreadyout_1  " "    0.322               0.000 hreadyout_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718034833809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718034833809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718034833824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.030 hreadyout_1  " "   -3.000             -17.030 hreadyout_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.209 hclk  " "   -3.000              -7.209 hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034833824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718034833824 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718034833840 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718034834012 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1718034834012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.464 " "Worst-case setup slack is -0.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034834027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034834027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.464              -0.464 hclk  " "   -0.464              -0.464 hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034834027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 hreadyout_1  " "    0.082               0.000 hreadyout_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034834027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718034834027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034834027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034834027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 hclk  " "    0.145               0.000 hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034834027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 hreadyout_1  " "    0.152               0.000 hreadyout_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034834027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718034834027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718034834027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1718034834043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034834043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034834043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.834 hreadyout_1  " "   -3.000             -16.834 hreadyout_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034834043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.546 hclk  " "   -3.000              -6.546 hclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718034834043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718034834043 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718034835074 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718034835074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718034835152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 12:53:55 2024 " "Processing ended: Mon Jun 10 12:53:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718034835152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718034835152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718034835152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1718034835152 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1718034836277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718034836277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 12:53:56 2024 " "Processing started: Mon Jun 10 12:53:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718034836277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1718034836277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ahbmasterfpga -c ahbmasterfpga " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ahbmasterfpga -c ahbmasterfpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1718034836277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1718034836714 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ahbmasterfpga.vo C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/simulation/modelsim/ simulation " "Generated file ahbmasterfpga.vo in folder \"C:/Users/LGdSF/Documents/ELT/TCC_AMBA/Verilogs/AHBmaster/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1718034836761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718034836792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 12:53:56 2024 " "Processing ended: Mon Jun 10 12:53:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718034836792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718034836792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718034836792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1718034836792 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 137 s " "Quartus Prime Full Compilation was successful. 0 errors, 137 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1718034837459 ""}
