Paul Beckett, Low-power circuits using dynamic threshold devices, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA[doi>10.1145/1057661.1057713]
Kerry Bernstein , Ching-Te Chuang , Rajiv Joshi , Ruchir Puri, Design and CAD Challenges in sub-90nm CMOS Technologies, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.129, November 09-13, 2003[doi>10.1109/ICCAD.2003.54]
Cakici, T., Mahmoodi, H., Mukhopadhyay, S., and Roy, K. 2005. Independent gate skewed logic in double-gate SOI technology. In Proceedings of the International SOI Conference. 83--84.
Chang, L., Tang, S., King, T.-J., Bokor, J., and Hu, C. 2000. Gate length scaling and threshold voltage control of double-gate MOSFETs. In Proceedings of the International Electronic Device Meeting. 719--722.
Chiang, M.-H., Kim, K., Tretz, C., and Chuang, C.-T. 2005. Novel high-density low-power logic circuit techniques using DG devices. IEEE Electron. Dev. Lett. 52, 10, 2339--2342.
D. G. Chinnery , K. Keutzer, Linear programming for sizing, Vthand Vddassignment, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077642]
Datta, A., Goel, A., Cakici, R. T., Mahmoodi, H., Lakshmanan, D., and Roy, K. 2007. Modeling and circuit synthesis for independently controlled double-gate FinFET devices. IEEE Trans. Comput.-Aid. Des. 26, 11, 1957--1966.
Abdulkadir Utku Diril , Yuvraj Singh Dhillon , Abhijit Chatterjee , Adit D. Singh, Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.9, p.1103-1107, September 2005[doi>10.1109/TVLSI.2005.857149]
Rajiv V. Joshi , Keunwoo Kim , Richard Q. Williams , Edward J. Nowak , Ching-Te Chuang, A High-Performance, Low Leakage, and Stable SRAM Row-Based Back-Gate Biasing Scheme in FinFET Technology, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.665-672, January 06-10, 2007[doi>10.1109/VLSID.2007.182]
Tsu-Jae King, FinFETs for nanoscale CMOS digital integrated circuits, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.207-210, November 06-10, 2005, San Jose, CA
Su, L. T., Chung, J. E., Antoniadis, D. A., Goodson, K. E., and Flik, M. I. 1994. Measurement and modelling of self-heating in SOI nMOSFET's. IEEE Electron. Dev. Lett. 41, 69--75.
Mahmoodi, H., Mukhopadhyay, S., and Roy, K. 2004. High-performance and low-power domino logic using independent gate control in double-gate SOI MOSFETs. In Proceedings of the International SOI Conference. 67--68.
Prateek Mishra , Anish Muttreja , Niraj K. Jha, Evaluation of multiple supply and threshold voltages for low-power FinFET circuit synthesis, Proceedings of the 2008 IEEE International Symposium on Nanoscale Architectures, p.77-84, June 12-13, 2008[doi>10.1109/NANOARCH.2008.4585795]
Muttreja, A., Agarwal, N., and Jha, N. K. 2007. CMOS logic design with independent gate FinFETs. In Proceedings of the International Conference on Computer Design. 560--567.
Anish Muttreja , Prateek Mishra , Niraj K. Jha, Threshold Voltage Control through Multiple Supply Voltages for Power-Efficient FinFET Interconnects, Proceedings of the 21st International Conference on VLSI Design, p.220-227, January 04-08, 2008[doi>10.1109/VLSI.2008.117]
Nowak, E. J., Aller, I., Ludwig, T., Kim, K., Joshi, R. V., Chuang, C.-T., Bernstein, K., and Puri, R. 2004. Turning silicon on its edge. IEEE Circ. Dev. Mag. 20, 1, 20--31.
Mikhail Popovich , Eby G. Friedman , Michael Sotman , Avinoam Kolodny, On-chip power distribution grids with multiple supply voltages for high performance integrated circuits, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA[doi>10.1145/1057661.1057665]
Roy, K., Wei, L., and Chen, Z. 1999. Multiple-V<sub>dd</sub> and multiple-V<sub>th</sub> CMOS (MVCMOS) for low-power applications. In Proceedings of the International Symposium on Computer Architecture. 366--370.
Ashish Srivastava , Dennis Sylvester, Minimizing total power by simultaneous Vdd/Vth assignment, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119851]
Brian Swahn , Soha Hassoun, Gate sizing: finFETs vs 32nm bulk MOSFETs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147047]
Dennis Sylvester , Kurt Keutzer, Getting to the bottom of deep submicron, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.203-211, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.288614]
Trivedi, V. P., Fossum, J. G., and Zhang, W. 2007. Threshold voltage and bulk inversion effects in nonclassical CMOS devices with undoped ultra-thin bodies. Solid-State Electron. 1, 170--178.
Kimiyoshi Usami , Mark Horowitz, Clustered voltage scaling technique for low-power design, Proceedings of the 1995 international symposium on Low power design, p.3-8, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224083]
Usami, K., Igarashi, M., Minami, F., Ishikawa, T., Kanzawa, M., Ichida, M., and Nogami, K. 1998. Automated low-power technique exploiting multiple supply voltages applied to a media processor. IEEE J. Solid-State Circ. 33, 3, 463--472.
Feng Wang , Yuan Xie , Kerry Bernstein , Yan Luo, Dependability Analysis of Nano-scale FinFET circuits, Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, p.399, March 02-03, 2006[doi>10.1109/ISVLSI.2006.35]
Wei, L., Chen, Z., and Roy, K. 1997. Double-gate dynamic threshold voltage (DGDT) SOI MOSFETs for low-power high-performance designs. In Proceedings of the International SOI Conference. 82--83.
Yu, B., Chang, L., Shibly, A. et al. 2002. FinFET scaling to 10nm gate length. In Proceedings of the International Electronic Device Meeting. 251--254.
Zhang, W., Fossum, J. G., Mathew, L., and Du, Y. 2005. Physical insights regarding design and performance of independent-gate FinFETs. IEEE Elect. Dev. Lett. 52, 10, 2189--2206.
Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006[doi>10.1109/ISQED.2006.91]
Wei Zhao , Yu Cao, Predictive technology model for nano-CMOS design exploration, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.1, p.1-es, April 2007[doi>10.1145/1229175.1229176]
