{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686073675613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686073675613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 14:47:55 2023 " "Processing started: Tue Jun 06 14:47:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686073675613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073675613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoB5quarta -c ProjetoB5quarta " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoB5quarta -c ProjetoB5quarta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073675614 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "3 " "Parallel compilation is enabled and will use up to 3 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1686073676238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Toplevel-rtl " "Found design unit 1: Toplevel-rtl" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686676 ""} { "Info" "ISGN_ENTITY_NAME" "1 Toplevel " "Found entity 1: Toplevel" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073686676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-arch " "Found design unit 1: vga_sync-arch" {  } { { "VGA_Sync.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/VGA_Sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686678 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "VGA_Sync.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/VGA_Sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073686678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectorborda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detectorborda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detector_borda-rlt " "Found design unit 1: detector_borda-rlt" {  } { { "DetectorBorda.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/DetectorBorda.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686680 ""} { "Info" "ISGN_ENTITY_NAME" "1 detector_borda " "Found entity 1: detector_borda" {  } { { "DetectorBorda.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/DetectorBorda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073686680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_linha-arch " "Found design unit 1: rom_linha-arch" {  } { { "Rom.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Rom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686682 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_linha " "Found entity 1: rom_linha" {  } { { "Rom.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073686682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xess_common.vhd 2 0 " "Found 2 design units, including 0 entities, in source file xess_common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CommonPckg (xess) " "Found design unit 1: CommonPckg (xess)" {  } { { "XESS_Common.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/XESS_Common.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686685 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CommonPckg-body " "Found design unit 2: CommonPckg-body" {  } { { "XESS_Common.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/XESS_Common.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073686685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xess_sdcard.vhd 3 1 " "Found 3 design units, including 1 entities, in source file xess_sdcard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SdCardPckg (xess) " "Found design unit 1: SdCardPckg (xess)" {  } { { "XESS_SDCard.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/XESS_SDCard.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686688 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SdCardCtrl-arch " "Found design unit 2: SdCardCtrl-arch" {  } { { "XESS_SDCard.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/XESS_SDCard.vhd" 196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686688 ""} { "Info" "ISGN_ENTITY_NAME" "1 SdCardCtrl " "Found entity 1: SdCardCtrl" {  } { { "XESS_SDCard.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/XESS_SDCard.vhd" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073686688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX2Seg-Behavioral " "Found design unit 1: HEX2Seg-Behavioral" {  } { { "Hex_7Seg.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Hex_7Seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686690 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX2Seg " "Found entity 1: HEX2Seg" {  } { { "Hex_7Seg.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Hex_7Seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073686690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockVGA-rtl " "Found design unit 1: ClockVGA-rtl" {  } { { "ClockVGA.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/ClockVGA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686692 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockVGA " "Found entity 1: ClockVGA" {  } { { "ClockVGA.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/ClockVGA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073686692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockvga/clockvga_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clockvga/clockvga_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockVGA_0002 " "Found entity 1: ClockVGA_0002" {  } { { "ClockVGA/ClockVGA_0002.v" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073686695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SD_FIFO_512-rtl " "Found design unit 1: SD_FIFO_512-rtl" {  } { { "SD_FIFO.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/SD_FIFO.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686697 ""} { "Info" "ISGN_ENTITY_NAME" "1 SD_FIFO_512 " "Found entity 1: SD_FIFO_512" {  } { { "SD_FIFO.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/SD_FIFO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686073686697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073686697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Toplevel " "Elaborating entity \"Toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686073686746 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clockdiv Toplevel.vhd(124) " "Verilog HDL or VHDL warning at Toplevel.vhd(124): object \"clockdiv\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686073686747 "|Toplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDs\[7..0\] Toplevel.vhd(17) " "Using initial value X (don't care) for net \"LEDs\[7..0\]\" at Toplevel.vhd(17)" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073686748 "|Toplevel"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO\[34\] SD_CMD Toplevel.vhd(27) " "Bidirectional port \"SD_CMD\" at Toplevel.vhd(27) has a one-way connection to bidirectional port \"GPIO\[34\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 27 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073686748 "|Toplevel"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO\[35\] SD_DAT\[0\] Toplevel.vhd(28) " "Bidirectional port \"SD_DAT\[0\]\" at Toplevel.vhd(28) has a one-way connection to bidirectional port \"GPIO\[35\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 28 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073686748 "|Toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga_s " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga_s\"" {  } { { "Toplevel.vhd" "vga_s" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073686748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockVGA vga_sync:vga_s\|ClockVGA:clk_vga " "Elaborating entity \"ClockVGA\" for hierarchy \"vga_sync:vga_s\|ClockVGA:clk_vga\"" {  } { { "VGA_Sync.vhd" "clk_vga" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/VGA_Sync.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073686750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockVGA_0002 vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst " "Elaborating entity \"ClockVGA_0002\" for hierarchy \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\"" {  } { { "ClockVGA.vhd" "clockvga_inst" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/ClockVGA.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073686751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockVGA/ClockVGA_0002.v" "altera_pll_i" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073686787 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686073686789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockVGA/ClockVGA_0002.v" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073686790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 85.500000 MHz " "Parameter \"output_clock_frequency0\" = \"85.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686073686790 ""}  } { { "ClockVGA/ClockVGA_0002.v" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/ClockVGA/ClockVGA_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686073686790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_linha rom_linha:rl " "Elaborating entity \"rom_linha\" for hierarchy \"rom_linha:rl\"" {  } { { "Toplevel.vhd" "rl" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073686792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_borda detector_borda:\\bordabotgen:0:bordabot0 " "Elaborating entity \"detector_borda\" for hierarchy \"detector_borda:\\bordabotgen:0:bordabot0\"" {  } { { "Toplevel.vhd" "\\bordabotgen:0:bordabot0" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073686799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdCardCtrl SdCardCtrl:sd_cartao " "Elaborating entity \"SdCardCtrl\" for hierarchy \"SdCardCtrl:sd_cartao\"" {  } { { "Toplevel.vhd" "sd_cartao" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073686801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_FIFO_512 SD_FIFO_512:sd_f " "Elaborating entity \"SD_FIFO_512\" for hierarchy \"SD_FIFO_512:sd_f\"" {  } { { "Toplevel.vhd" "sd_f" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073686808 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update SD_FIFO.vhd(38) " "Verilog HDL or VHDL warning at SD_FIFO.vhd(38): object \"update\" assigned a value but never read" {  } { { "SD_FIFO.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/SD_FIFO.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686073686813 "|Toplevel|SD_FIFO_512:sd_f"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst SD_FIFO.vhd(51) " "VHDL Process Statement warning at SD_FIFO.vhd(51): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SD_FIFO.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/SD_FIFO.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686073686814 "|Toplevel|SD_FIFO_512:sd_f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_borda SD_FIFO_512:sd_f\|detector_borda:sync " "Elaborating entity \"detector_borda\" for hierarchy \"SD_FIFO_512:sd_f\|detector_borda:sync\"" {  } { { "SD_FIFO.vhd" "sync" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/SD_FIFO.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073689833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX2Seg HEX2Seg:seg5 " "Elaborating entity \"HEX2Seg\" for hierarchy \"HEX2Seg:seg5\"" {  } { { "Toplevel.vhd" "seg5" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073689834 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073696604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073696604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073696604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073696604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO\[4\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073696604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO\[5\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073696604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO\[6\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073696604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO\[7\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073696604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO\[8\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073696604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO\[9\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073696604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO\[10\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073696604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073696604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD_CMD " "Inserted always-enabled tri-state buffer between \"SD_CMD\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 27 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073696604 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD_DAT\[3\] " "Inserted always-enabled tri-state buffer between \"SD_DAT\[3\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686073696604 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1686073696604 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686073696605 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1686073696605 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[20\] GND pin " "The pin \"GPIO\[20\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[21\] GND pin " "The pin \"GPIO\[21\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[22\] GND pin " "The pin \"GPIO\[22\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[23\] GND pin " "The pin \"GPIO\[23\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[24\] GND pin " "The pin \"GPIO\[24\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[25\] GND pin " "The pin \"GPIO\[25\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[26\] GND pin " "The pin \"GPIO\[26\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[27\] GND pin " "The pin \"GPIO\[27\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[28\] GND pin " "The pin \"GPIO\[28\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[29\] GND pin " "The pin \"GPIO\[29\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[30\] GND pin " "The pin \"GPIO\[30\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[31\] GND pin " "The pin \"GPIO\[31\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[32\] GND pin " "The pin \"GPIO\[32\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073696605 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[33\] GND pin " "The pin \"GPIO\[33\]\" is fed by GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686073696605 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1686073696605 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SD_CMD " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SD_CMD\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 27 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1686073696619 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1686073696619 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073698431 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073698431 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073698431 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073698431 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[4\]~synth " "Node \"GPIO\[4\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073698431 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[5\]~synth " "Node \"GPIO\[5\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073698431 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[6\]~synth " "Node \"GPIO\[6\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073698431 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[7\]~synth " "Node \"GPIO\[7\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073698431 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[8\]~synth " "Node \"GPIO\[8\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073698431 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[9\]~synth " "Node \"GPIO\[9\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073698431 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[10\]~synth " "Node \"GPIO\[10\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073698431 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073698431 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[34\]~synth " "Node \"GPIO\[34\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073698431 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[35\]~synth " "Node \"GPIO\[35\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073698431 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SD_CMD~synth " "Node \"SD_CMD~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073698431 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SD_DAT\[3\]~synth " "Node \"SD_DAT\[3\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073698431 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686073698431 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] VCC " "Pin \"hex0\[0\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] VCC " "Pin \"hex0\[1\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] VCC " "Pin \"hex0\[2\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] VCC " "Pin \"hex0\[3\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] VCC " "Pin \"hex0\[4\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] VCC " "Pin \"hex0\[5\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] VCC " "Pin \"hex0\[6\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] VCC " "Pin \"hex1\[0\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] VCC " "Pin \"hex1\[1\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] VCC " "Pin \"hex1\[2\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] VCC " "Pin \"hex1\[3\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] VCC " "Pin \"hex1\[4\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] VCC " "Pin \"hex1\[5\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] VCC " "Pin \"hex1\[6\]\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[0\] GND " "Pin \"LEDs\[0\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|LEDs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[1\] GND " "Pin \"LEDs\[1\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|LEDs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[2\] GND " "Pin \"LEDs\[2\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|LEDs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[3\] GND " "Pin \"LEDs\[3\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|LEDs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[4\] GND " "Pin \"LEDs\[4\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|LEDs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[5\] GND " "Pin \"LEDs\[5\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|LEDs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[6\] GND " "Pin \"LEDs\[6\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|LEDs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[7\] GND " "Pin \"LEDs\[7\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|LEDs[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686073698432 "|Toplevel|VGA_B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686073698432 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686073698783 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[0\] High " "Register count_px_l\[0\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073698995 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[1\] High " "Register count_px_l\[1\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073698995 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[2\] High " "Register count_px_l\[2\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073698995 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[3\] High " "Register count_px_l\[3\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073698995 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[4\] High " "Register count_px_l\[4\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073698995 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[5\] High " "Register count_px_l\[5\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073698995 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[6\] High " "Register count_px_l\[6\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073698995 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[7\] High " "Register count_px_l\[7\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073698995 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[8\] High " "Register count_px_l\[8\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073698995 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[9\] High " "Register count_px_l\[9\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073698995 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_l\[10\] High " "Register count_px_l\[10\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 156 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1686073698995 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1686073698995 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686073700308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "4 0 1 0 0 " "Adding 4 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686073700859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686073700859 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1686073701136 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1686073701136 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clks\[0\] " "No output dependent on input pin \"clks\[0\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073701364 "|Toplevel|clks[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clks\[3\] " "No output dependent on input pin \"clks\[3\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073701364 "|Toplevel|clks[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[8\] " "No output dependent on input pin \"DIPs\[8\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073701364 "|Toplevel|DIPs[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIPs\[9\] " "No output dependent on input pin \"DIPs\[9\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073701364 "|Toplevel|DIPs[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEYs\[1\] " "No output dependent on input pin \"KEYs\[1\]\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686073701364 "|Toplevel|KEYs[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1686073701364 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6995 " "Implemented 6995 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686073701383 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686073701383 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "41 " "Implemented 41 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1686073701383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6867 " "Implemented 6867 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686073701383 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1686073701383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686073701383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4948 " "Peak virtual memory: 4948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686073701430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 14:48:21 2023 " "Processing ended: Tue Jun 06 14:48:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686073701430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686073701430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686073701430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686073701430 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1686073702954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686073702955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 14:48:22 2023 " "Processing started: Tue Jun 06 14:48:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686073702955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1686073702955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjetoB5quarta -c ProjetoB5quarta " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjetoB5quarta -c ProjetoB5quarta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1686073702955 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1686073703090 ""}
{ "Info" "0" "" "Project  = ProjetoB5quarta" {  } {  } 0 0 "Project  = ProjetoB5quarta" 0 0 "Fitter" 0 0 1686073703090 ""}
{ "Info" "0" "" "Revision = ProjetoB5quarta" {  } {  } 0 0 "Revision = ProjetoB5quarta" 0 0 "Fitter" 0 0 1686073703090 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "3 " "Parallel compilation is enabled and will use up to 3 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1686073703328 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProjetoB5quarta 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"ProjetoB5quarta\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686073703388 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686073703447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686073703447 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1686073703556 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1686073703556 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1686073703573 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686073703888 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686073703912 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1686073704228 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1686073709685 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 39 global CLKCTRL_G12 " "vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 39 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1686073710237 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1686073710237 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clks\[1\]~inputCLKENA0 4245 global CLKCTRL_G13 " "clks\[1\]~inputCLKENA0 with 4245 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1686073710238 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "detector_borda:\\bordabotgen:3:bordabot0\|EA.Work~CLKENA0 4108 global CLKCTRL_G2 " "detector_borda:\\bordabotgen:3:bordabot0\|EA.Work~CLKENA0 with 4108 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1686073710238 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1686073710238 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1686073710238 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686073710238 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoB5quarta.sdc " "Synopsys Design Constraints File file not found: 'ProjetoB5quarta.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1686073711596 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1686073711597 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1686073711616 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686073711659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686073711659 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686073711659 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1686073711659 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1686073711711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1686073711712 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1686073711714 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1686073711886 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686073711900 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686073711939 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1686073711969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1686073711969 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1686073711983 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1686073712677 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1686073712692 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686073712692 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686073713007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686073715626 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1686073716874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:27 " "Fitter placement preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686073743241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686073757584 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686073774820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686073774820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686073777341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1686073788691 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686073788691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1686073819024 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686073819024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:39 " "Fitter routing operations ending: elapsed time is 00:00:39" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686073819029 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.90 " "Total time spent on timing analysis during the Fitter is 11.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1686073833224 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686073833304 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686073838858 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686073838863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686073844194 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:25 " "Fitter post-fit operations ending: elapsed time is 00:00:25" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686073858010 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "41 " "Following 41 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently enabled " "Pin GPIO\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently enabled " "Pin GPIO\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently enabled " "Pin GPIO\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently enabled " "Pin GPIO\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently enabled " "Pin GPIO\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently enabled " "Pin GPIO\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently enabled " "Pin GPIO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently enabled " "Pin GPIO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently enabled " "Pin GPIO\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently enabled " "Pin GPIO\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently enabled " "Pin GPIO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently enabled " "Pin GPIO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently enabled " "Pin GPIO\[20\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently enabled " "Pin GPIO\[21\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently enabled " "Pin GPIO\[22\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently enabled " "Pin GPIO\[23\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently enabled " "Pin GPIO\[24\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently enabled " "Pin GPIO\[25\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently enabled " "Pin GPIO\[26\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently enabled " "Pin GPIO\[27\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently enabled " "Pin GPIO\[28\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently enabled " "Pin GPIO\[29\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently enabled " "Pin GPIO\[30\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently enabled " "Pin GPIO\[31\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently enabled " "Pin GPIO\[32\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently enabled " "Pin GPIO\[33\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently enabled " "Pin GPIO\[34\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently enabled " "Pin GPIO\[35\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently enabled " "Pin SD_CMD has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently enabled " "Pin SD_DAT\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "Toplevel.vhd" "" { Text "C:/Users/Operador/Desktop/2/Projeto B5 quarta/Toplevel.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Operador/Desktop/2/Projeto B5 quarta/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686073858700 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1686073858700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Operador/Desktop/2/Projeto B5 quarta/output_files/ProjetoB5quarta.fit.smsg " "Generated suppressed messages file C:/Users/Operador/Desktop/2/Projeto B5 quarta/output_files/ProjetoB5quarta.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686073859322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6171 " "Peak virtual memory: 6171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686073861823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 14:51:01 2023 " "Processing ended: Tue Jun 06 14:51:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686073861823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:39 " "Elapsed time: 00:02:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686073861823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:16 " "Total CPU time (on all processors): 00:05:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686073861823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686073861823 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1686073863168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686073863168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 14:51:03 2023 " "Processing started: Tue Jun 06 14:51:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686073863168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1686073863168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProjetoB5quarta -c ProjetoB5quarta " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProjetoB5quarta -c ProjetoB5quarta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1686073863168 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1686073872075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686073872376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 14:51:12 2023 " "Processing ended: Tue Jun 06 14:51:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686073872376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686073872376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686073872376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1686073872376 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1686073873069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1686073873841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686073873842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 14:51:13 2023 " "Processing started: Tue Jun 06 14:51:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686073873842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1686073873842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProjetoB5quarta -c ProjetoB5quarta " "Command: quartus_sta ProjetoB5quarta -c ProjetoB5quarta" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1686073873842 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1686073873982 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "3 " "Parallel compilation is enabled and will use up to 3 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1686073875927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073875981 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073875981 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoB5quarta.sdc " "Synopsys Design Constraints File file not found: 'ProjetoB5quarta.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1686073876937 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073876937 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clks\[2\] clks\[2\] " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clks\[2\] clks\[2\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1686073876964 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 171 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 171 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1686073876964 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1686073876964 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686073876964 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073876964 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clks\[1\] clks\[1\] " "create_clock -period 1.000 -name clks\[1\] clks\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686073876971 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686073876971 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686073877014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686073877014 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686073877014 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686073877014 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1686073877043 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686073877043 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1686073877046 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1686073877061 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686073878182 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686073878182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.607 " "Worst-case setup slack is -6.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.607          -23410.162 clks\[1\]  " "   -6.607          -23410.162 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.464               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.464               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073878185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 clks\[1\]  " "    0.243               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.300               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073878279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.419 " "Worst-case recovery slack is -4.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.419          -19044.895 clks\[1\]  " "   -4.419          -19044.895 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073878305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.517 " "Worst-case removal slack is 2.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.517               0.000 clks\[1\]  " "    2.517               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073878330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -3522.967 clks\[1\]  " "   -0.538           -3522.967 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.115               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.115               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.949               0.000 clks\[2\]  " "    9.949               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073878337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073878337 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1686073878382 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1686073878449 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1686073884640 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686073885097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686073885097 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686073885097 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686073885097 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686073885097 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686073885362 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686073885362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.495 " "Worst-case setup slack is -6.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.495          -22758.306 clks\[1\]  " "   -6.495          -22758.306 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.490               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.490               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073885364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.228 " "Worst-case hold slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 clks\[1\]  " "    0.228               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.368               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073885463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.399 " "Worst-case recovery slack is -4.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.399          -18978.213 clks\[1\]  " "   -4.399          -18978.213 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073885485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.496 " "Worst-case removal slack is 2.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.496               0.000 clks\[1\]  " "    2.496               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073885506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -3621.043 clks\[1\]  " "   -0.538           -3621.043 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.025               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.025               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.980               0.000 clks\[2\]  " "    9.980               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073885513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073885513 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1686073885557 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1686073885765 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1686073891992 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686073892457 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686073892457 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686073892457 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686073892457 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686073892457 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686073892552 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686073892552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.464 " "Worst-case setup slack is -3.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.464          -11070.236 clks\[1\]  " "   -3.464          -11070.236 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.243               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.243               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073892554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 clks\[1\]  " "    0.131               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.225               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073892650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.705 " "Worst-case recovery slack is -1.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.705           -7323.237 clks\[1\]  " "   -1.705           -7323.237 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073892677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.425 " "Worst-case removal slack is 1.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.425               0.000 clks\[1\]  " "    1.425               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073892702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.098 " "Worst-case minimum pulse width slack is -0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098            -386.485 clks\[1\]  " "   -0.098            -386.485 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.364               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.364               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clks\[2\]  " "    9.643               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073892709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073892709 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1686073892749 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686073893166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686073893166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686073893166 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686073893166 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686073893166 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686073893261 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686073893261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.001 " "Worst-case setup slack is -3.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.001           -9398.988 clks\[1\]  " "   -3.001           -9398.988 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.334               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.334               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073893264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 clks\[1\]  " "    0.120               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.221               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073893362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.645 " "Worst-case recovery slack is -1.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.645           -7074.817 clks\[1\]  " "   -1.645           -7074.817 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073893384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.379 " "Worst-case removal slack is 1.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.379               0.000 clks\[1\]  " "    1.379               0.000 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073893406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.096 " "Worst-case minimum pulse width slack is -0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096            -399.170 clks\[1\]  " "   -0.096            -399.170 clks\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.584               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.373               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.373               0.000 vga_s\|clk_vga\|clockvga_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 clks\[2\]  " "    9.632               0.000 clks\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686073893414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686073893414 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686073896199 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686073896285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5213 " "Peak virtual memory: 5213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686073896476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 14:51:36 2023 " "Processing ended: Tue Jun 06 14:51:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686073896476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686073896476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686073896476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1686073896476 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 119 s " "Quartus Prime Full Compilation was successful. 0 errors, 119 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1686073897267 ""}
