Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Nov  2 20:44 2022
VCD+ Writer O-2018.09-SP2_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
The design has assertions or cover properties.
The assertion browser can be used to view them. Click on the assertion toolbar button or use the menu 'Window->Panes->Assertion' to open it.
The file '/home/verifier/Code_VCS/MyIIC/rkv_i2c_tb/sim/inter.vpd' was opened successfully.
dve> run
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_enable0_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_enable1_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_ack_general_call_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_master_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_hs_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_fs_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_ss_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_10bit_mst_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_tx_empty_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_10bit_slv_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_rstrt_en_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_slave_en_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_p_det_ifaddr_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_sda_hold_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_tx_abrt_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_rx_done_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_ic_rd_req_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_p_det_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_s_det_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_rx_gen_call_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_clr_leftover_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_set_tx_empty_en_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_mst_activity_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_activity_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_rx_aborted_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_fifo_filled_and_flushed_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_tx_abrt_source_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_fifo.U_DW_apb_i2c_bcm21_ic2pl_tx_pop_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_fifo.U_DW_apb_i2c_bcm21_ic2pl_rx_push_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
UVM_INFO @ 0: reporter [RNTST] Running test rkv_i2c_quick_reg_access_test...
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif

Note-[FCICIO] Instance coverage is ON
/home/verifier/Code_VCS/MyIIC/rkv_i2c_tb/sim/../reg/ral_rkv_i2c.sv, 1592
rkv_i2c_pkg, "rkv_i2c_pkg::ral_block_rkv_i2c::cg_addr"
  Instance coverage is set (option.per_instance = 1) for covergroup 
  'rkv_i2c_pkg::ral_block_rkv_i2c::cg_addr'
  
  Covergroup Instance: rkv_i2c_tb.me.obj.cg_addr 
  Design hierarchy: rkv_i2c_pkg

UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean i2c_vif
UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(82) @ 0: uvm_test_top.env.i2c_mst [build_phase] lvc_i2c_master_agent: starting...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(127) @ 0: uvm_test_top.env.i2c_mst [build_phase] creating passive agent
UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(142) @ 0: uvm_test_top.env.i2c_mst [build_phase] agent configuration
UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(147) @ 0: uvm_test_top.env.i2c_mst [build_phase] lvc_i2c_master_agent: finishing...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(144) @ 0: uvm_test_top.env.i2c_mst.monitor [build_phase] lvc_i2c_master_monitor: Starting...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(157) @ 0: uvm_test_top.env.i2c_mst.monitor [build_phase] lvc_i2c_master_monitor: finishing...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(83) @ 0: uvm_test_top.env.i2c_slv [build_phase] lvc_i2c_slave_agent: starting...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(132) @ 0: uvm_test_top.env.i2c_slv [build_phase] agent configuration
UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(135) @ 0: uvm_test_top.env.i2c_slv [build_phase] creating active agent
UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(150) @ 0: uvm_test_top.env.i2c_slv [build_phase] lvc_i2c_slave_agent: finishing...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(191) @ 0: uvm_test_top.env.i2c_slv.driver [build_phase] lvc_i2c_slave_driver: starting...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(214) @ 0: uvm_test_top.env.i2c_slv.driver [build_phase] lvc_i2c_slave_driver: finishing...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(143) @ 0: uvm_test_top.env.i2c_slv.monitor [build_phase] lvc_i2c_slave_monitor: Starting...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(156) @ 0: uvm_test_top.env.i2c_slv.monitor [build_phase] lvc_i2c_slave_monitor: finishing...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_sequencer.sv(65) @ 0: uvm_test_top.env.i2c_slv.sequencer [build_phase] cfg get ok
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_phase.svh(1797) @ 0: reporter [PH/TRC/WAIT_PRED_OF_SUCC] Phase 'common.build' (id=207) *** No pred to succ other than myself, so ending phase ***
UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(152) @ 0: uvm_test_top.env.i2c_mst [connect_phase] lvc_i2c_master_agent: starting...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(156) @ 0: uvm_test_top.env.i2c_mst [connect_phase] lvc_i2c_master_agent: finishing...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(155) @ 0: uvm_test_top.env.i2c_slv [connect_phase] lvc_i2c_slave_agent: starting...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(159) @ 0: uvm_test_top.env.i2c_slv [connect_phase] lvc_i2c_slave_agent: finishing...
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_phase.svh(1797) @ 0: reporter [PH/TRC/WAIT_PRED_OF_SUCC] Phase 'common.connect' (id=210) *** No pred to succ other than myself, so ending phase ***
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_phase.svh(1797) @ 0: reporter [PH/TRC/WAIT_PRED_OF_SUCC] Phase 'common.end_of_elaboration' (id=213) *** No pred to succ other than myself, so ending phase ***
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_phase.svh(1797) @ 0: reporter [PH/TRC/WAIT_PRED_OF_SUCC] Phase 'common.start_of_simulation' (id=216) *** No pred to succ other than myself, so ending phase ***
UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(194) @ 0: uvm_test_top.env.i2c_mst.monitor [run_phase] lvc_i2c_master_monitor::Starting...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(183) @ 0: uvm_test_top.env.i2c_mst [run_phase] lvc_i2c_master_agent run phase: starting...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(170) @ 0: uvm_test_top.env.i2c_mst [reconfigure_via_task] configuration at uvm_test_top.env.i2c_mst:
---------------------------------------------------------------------------------
Name                             Type                         Size  Value        
---------------------------------------------------------------------------------
lvc_i2c_agent_configuration      lvc_i2c_agent_configuration  -     @390         
  inst                           string                       0     ""           
  bus_speed                      bus_speed_enum               3     STANDARD_MODE
  bus_type                       bus_type_enum                2     I2C_BUS      
  scl_high_time_ss               integral                     32    'd4000       
  scl_low_time_ss                integral                     32    'd4700       
  scl_high_time_offset_ss        integral                     32    'd1000       
  scl_low_time_offset_ss         integral                     32    'd300        
  min_su_sta_time_ss             integral                     32    'd4700       
  min_su_sto_time_ss             integral                     32    'd4000       
  min_su_dat_time_ss             integral                     32    'd250        
  min_hd_sta_time_ss             integral                     32    'd4000       
  min_hd_dat_time_ss             integral                     32    'd300        
  max_hd_dat_time_ss             integral                     32    'd3450       
  tbuf_time_ss                   integral                     32    'd4700       
  scl_high_time_fs               integral                     32    'd600        
  scl_low_time_fs                integral                     32    'd1300       
  scl_high_time_offset_fs        integral                     32    'd300        
  scl_low_time_offset_fs         integral                     32    'd300        
  min_su_sta_time_fs             integral                     32    'd600        
  min_su_sto_time_fs             integral                     32    'd600        
  min_su_dat_time_fs             integral                     32    'd100        
  min_hd_sta_time_fs             integral                     32    'd600        
  min_hd_dat_time_fs             integral                     32    'd300        
  max_hd_dat_time_fs             integral                     32    'd900        
  tbuf_time_fs                   integral                     32    'd1300       
  scl_high_time_hs               integral                     32    'd100        
  scl_low_time_hs                integral                     32    'd200        
  scl_high_time_offset_hs        integral                     32    'd40         
  scl_low_time_offset_hs         integral                     32    'd40         
  min_su_sta_time_hs             integral                     32    'd160        
  min_su_sto_time_hs             integral                     32    'd160        
  min_su_dat_time_hs             integral                     32    'd10         
  min_hd_sta_time_hs             integral                     32    'd160        
  min_hd_dat_time_hs             integral                     32    'd40         
  max_hd_dat_time_hs             integral                     32    'd70         
  tbuf_time_hs                   integral                     32    'd1300       
  scl_high_time_fm_plus          integral                     32    'd260        
  scl_low_time_fm_plus           integral                     32    'd500        
  scl_high_time_offset_fm_plus   integral                     32    'd120        
  scl_low_time_offset_fm_plus    integral                     32    'd120        
  min_su_sta_time_fm_plus        integral                     32    'd260        
  min_su_sto_time_fm_plus        integral                     32    'd260        
  min_su_dat_time_fm_plus        integral                     32    'd50         
  min_hd_sta_time_fm_plus        integral                     32    'd260        
  min_hd_dat_time_fm_plus        integral                     32    'd300        
  max_hd_dat_time_fm_plus        integral                     32    'd900        
  tbuf_time_fm_plus              integral                     32    'd500        
  agent_id                       integral                     32    'b0          
  master_code                    integral                     3     'b0          
  slave_address                  integral                     10    'b1100110011 
  enable_10bit_addr              integral                     1     'b0          
  enable_response_to_gen_call    integral                     1     'b1          
  slave_type                     integral                     32    'd1          
  enable_put_response            integral                     1     'b1          
  enable_cci_8bit                integral                     1     'b0          
  enable_eeprom_32bit            integral                     1     'b0          
  enable_driver_events           integral                     1     'b1          
  enable_pullup_resistor         integral                     1     'b1          
  start_hs_in_fm_plus            integral                     1     'b0          
  enable_bus_clear_sda           integral                     1     'b0          
  enable_bus_clear_scl_off       integral                     1     'b0          
  clock_count_bus_clear_sda_low  integral                     32    'd15         
  clock_count_for_sda_bus_clear  integral                     32    'd3          
  bus_clear_sda_timeout          integral                     32    'd20000      
  enable_glitch_insert_sda       integral                     1     'b0          
  glitch_size_sda                integral                     32    'd1          
  enable_glitch_insert_scl       integral                     1     'b0          
  glitch_size_scl                integral                     32    'd1          
  no_of_slave_address_ranges     integral                     32    'd0          
  slave_address_start            da(integral)                 0     -            
  slave_address_end              da(integral)                 0     -            
  timescale_factor               real                         64    1.000000     
  device_id                      integral                     24    'b0          
  t_reset_detect_time            integral                     64    'b0          
  enable_tlow_1mhz_check         integral                     1     'b0          
  enable_tlow_400khz_check       integral                     1     'b0          
  enable_tlow_100khz_check       integral                     1     'b0          
  inst                           string                       0     ""           
  checks_coverage_enable         integral                     1     'b0          
  is_active                      integral                     1     'b0          
  checks_enable                  integral                     1     'b1          
  enable_xml_gen                 integral                     1     'b0          
  enable_traffic_log             integral                     1     'b1          
  enable_slave_blocking          integral                     1     'b0          
  enable_slave_trans_log         integral                     1     'b0          
---------------------------------------------------------------------------------

UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(193) @ 0: uvm_test_top.env.i2c_mst [run_phase] lvc_i2c_master_agent run phase: finishing...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(317) @ 0: uvm_test_top.env.i2c_slv.driver [run_phase] lvc_i2c_slave_driver::Starting...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(238) @ 0: uvm_test_top.env.i2c_slv.monitor [run_phase] lvc_i2c_slave_monitor::Starting...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(186) @ 0: uvm_test_top.env.i2c_slv [run_phase] lvc_i2c_slave_agent run phase: starting...
UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(173) @ 0: uvm_test_top.env.i2c_slv [reconfigure_via_task] configuration at uvm_test_top.env.i2c_slv:
---------------------------------------------------------------------------------
Name                             Type                         Size  Value        
---------------------------------------------------------------------------------
lvc_i2c_agent_configuration      lvc_i2c_agent_configuration  -     @1323        
  inst                           string                       0     ""           
  bus_speed                      bus_speed_enum               3     STANDARD_MODE
  bus_type                       bus_type_enum                2     I2C_BUS      
  scl_high_time_ss               integral                     32    'd4000       
  scl_low_time_ss                integral                     32    'd4700       
  scl_high_time_offset_ss        integral                     32    'd1000       
  scl_low_time_offset_ss         integral                     32    'd300        
  min_su_sta_time_ss             integral                     32    'd4700       
  min_su_sto_time_ss             integral                     32    'd4000       
  min_su_dat_time_ss             integral                     32    'd250        
  min_hd_sta_time_ss             integral                     32    'd4000       
  min_hd_dat_time_ss             integral                     32    'd300        
  max_hd_dat_time_ss             integral                     32    'd3450       
  tbuf_time_ss                   integral                     32    'd4700       
  scl_high_time_fs               integral                     32    'd600        
  scl_low_time_fs                integral                     32    'd1300       
  scl_high_time_offset_fs        integral                     32    'd300        
  scl_low_time_offset_fs         integral                     32    'd300        
  min_su_sta_time_fs             integral                     32    'd600        
  min_su_sto_time_fs             integral                     32    'd600        
  min_su_dat_time_fs             integral                     32    'd100        
  min_hd_sta_time_fs             integral                     32    'd600        
  min_hd_dat_time_fs             integral                     32    'd300        
  max_hd_dat_time_fs             integral                     32    'd900        
  tbuf_time_fs                   integral                     32    'd1300       
  scl_high_time_hs               integral                     32    'd100        
  scl_low_time_hs                integral                     32    'd200        
  scl_high_time_offset_hs        integral                     32    'd40         
  scl_low_time_offset_hs         integral                     32    'd40         
  min_su_sta_time_hs             integral                     32    'd160        
  min_su_sto_time_hs             integral                     32    'd160        
  min_su_dat_time_hs             integral                     32    'd10         
  min_hd_sta_time_hs             integral                     32    'd160        
  min_hd_dat_time_hs             integral                     32    'd40         
  max_hd_dat_time_hs             integral                     32    'd70         
  tbuf_time_hs                   integral                     32    'd1300       
  scl_high_time_fm_plus          integral                     32    'd260        
  scl_low_time_fm_plus           integral                     32    'd500        
  scl_high_time_offset_fm_plus   integral                     32    'd120        
  scl_low_time_offset_fm_plus    integral                     32    'd120        
  min_su_sta_time_fm_plus        integral                     32    'd260        
  min_su_sto_time_fm_plus        integral                     32    'd260        
  min_su_dat_time_fm_plus        integral                     32    'd50         
  min_hd_sta_time_fm_plus        integral                     32    'd260        
  min_hd_dat_time_fm_plus        integral                     32    'd300        
  max_hd_dat_time_fm_plus        integral                     32    'd900        
  tbuf_time_fm_plus              integral                     32    'd500        
  agent_id                       integral                     32    'b0          
  master_code                    integral                     3     'b0          
  slave_address                  integral                     10    'b1100110011 
  enable_10bit_addr              integral                     1     'b0          
  enable_response_to_gen_call    integral                     1     'b1          
  slave_type                     integral                     32    'd1          
  enable_put_response            integral                     1     'b1          
  enable_cci_8bit                integral                     1     'b0          
  enable_eeprom_32bit            integral                     1     'b0          
  enable_driver_events           integral                     1     'b1          
  enable_pullup_resistor         integral                     1     'b1          
  start_hs_in_fm_plus            integral                     1     'b0          
  enable_bus_clear_sda           integral                     1     'b0          
  enable_bus_clear_scl_off       integral                     1     'b0          
  clock_count_bus_clear_sda_low  integral                     32    'd15         
  clock_count_for_sda_bus_clear  integral                     32    'd3          
  bus_clear_sda_timeout          integral                     32    'd20000      
  enable_glitch_insert_sda       integral                     1     'b0          
  glitch_size_sda                integral                     32    'd1          
  enable_glitch_insert_scl       integral                     1     'b0          
  glitch_size_scl                integral                     32    'd1          
  no_of_slave_address_ranges     integral                     32    'd0          
  slave_address_start            da(integral)                 0     -            
  slave_address_end              da(integral)                 0     -            
  timescale_factor               real                         64    1.000000     
  device_id                      integral                     24    'b0          
  t_reset_detect_time            integral                     64    'b0          
  enable_tlow_1mhz_check         integral                     1     'b0          
  enable_tlow_400khz_check       integral                     1     'b0          
  enable_tlow_100khz_check       integral                     1     'b0          
  inst                           string                       0     ""           
  checks_coverage_enable         integral                     1     'b0          
  is_active                      integral                     1     'b1          
  checks_enable                  integral                     1     'b0          
  enable_xml_gen                 integral                     1     'b0          
  enable_traffic_log             integral                     1     'b1          
  enable_slave_blocking          integral                     1     'b0          
  enable_slave_trans_log         integral                     1     'b0          
---------------------------------------------------------------------------------

UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(196) @ 0: uvm_test_top.env.i2c_slv [run_phase] lvc_i2c_slave_agent run phase: finishing...
UVM_INFO ../tests/rkv_i2c_quick_reg_access_test.sv(23) @ 0: uvm_test_top [SEQ] sequence starting
UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(115) @ 0: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] reset_listener ...
UVM_INFO ../seq_lib/rkv_i2c_quick_reg_access_virt_seq.sv(15) @ 0: uvm_test_top.env.sqr@@seq [rkv_i2c_quick_reg_access_virt_seq] =====================STARTED=====================
UVM_INFO ../seq_lib/rkv_i2c_quick_reg_access_virt_seq.sv(22) @ 0: uvm_test_top.env.sqr@@seq [MYDATA] RX_TL readed val : 00000003
UVM_INFO ../seq_lib/rkv_i2c_quick_reg_access_virt_seq.sv(30) @ 0: uvm_test_top.env.sqr@@seq [rkv_i2c_quick_reg_access_virt_seq] =====================FINISHED=====================
UVM_INFO ../tests/rkv_i2c_quick_reg_access_test.sv(25) @ 0: uvm_test_top [SEQ] sequence finished
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_objection.svh(1276) @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_phase.svh(1797) @ 0: reporter [PH/TRC/WAIT_PRED_OF_SUCC] Phase 'common.extract' (id=228) *** No pred to succ other than myself, so ending phase ***
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_phase.svh(1797) @ 0: reporter [PH/TRC/WAIT_PRED_OF_SUCC] Phase 'common.check' (id=231) *** No pred to succ other than myself, so ending phase ***
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_phase.svh(1797) @ 0: reporter [PH/TRC/WAIT_PRED_OF_SUCC] Phase 'common.report' (id=234) *** No pred to succ other than myself, so ending phase ***
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_phase.svh(1797) @ 0: reporter [PH/TRC/WAIT_PRED_OF_SUCC] Phase 'common.final' (id=237) *** No pred to succ other than myself, so ending phase ***
UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_report_catcher.svh(705) @ 0: reporter [UVM/REPORT/CATCHER] 
--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

UVM_INFO /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_report_server.svh(894) @ 0: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

Quit count :     0 of    10
** Report counts by severity
UVM_INFO :   88
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[MYDATA]     1
[PH/TRC/WAIT_PRED_OF_SUCC]     8
[RNTST]     1
[SEQ]     2
[TEST_DONE]     1
[UVM/CONFIGDB/SPELLCHK]    43
[UVM/REPORT/CATCHER]     1
[build_phase]    15
[connect_phase]     4
[lvc_apb_master_driver]     1
[reconfigure_via_task]     2
[rkv_i2c_quick_reg_access_virt_seq]     2
[run_phase]     7

$finish called from file "/opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/etc/uvm-1.2/base/uvm_root.svh", line 527.
$finish at simulation time                    0
"../agents/lvc_apb3/lvc_apb_if.sv", 163: rkv_i2c_tb.apb_if.unnamed$$_12, 0 attempts, 0 match
"../agents/lvc_apb3/lvc_apb_if.sv", 168: rkv_i2c_tb.apb_if.unnamed$$_13, 0 attempts, 0 match
"../agents/lvc_apb3/lvc_apb_if.sv", 174: rkv_i2c_tb.apb_if.unnamed$$_14, 0 attempts, 0 match
"../agents/lvc_apb3/lvc_apb_if.sv", 180: rkv_i2c_tb.apb_if.unnamed$$_15, 0 attempts, 0 match
"../agents/lvc_apb3/lvc_apb_if.sv", 185: rkv_i2c_tb.apb_if.unnamed$$_16, 0 attempts, 0 match
"../agents/lvc_apb3/lvc_apb_if.sv", 190: rkv_i2c_tb.apb_if.unnamed$$_17, 0 attempts, 0 match
"../agents/lvc_apb3/lvc_apb_if.sv", 196: rkv_i2c_tb.apb_if.unnamed$$_18, 0 attempts, 0 match
Simulation complete, time is 0 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0 ps
CPU Time:      1.900 seconds;       Data structure size:   9.0Mb
Wed Nov  2 20:46:33 2022
