
---------- Begin Simulation Statistics ----------
simSeconds                                   0.015479                       # Number of seconds simulated (Second)
simTicks                                  15478729000                       # Number of ticks simulated (Tick)
finalTick                                 15478729000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     63.13                       # Real time elapsed on the host (Second)
hostTickRate                                245191954                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     714372                       # Number of bytes of host memory used (Byte)
simInsts                                      5000000                       # Number of instructions simulated (Count)
simOps                                       10569105                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    79203                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     167420                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         15478730                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.095746                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.323024                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        12835911                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   450449                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       12525126                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  13941                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              2717200                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           3472768                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved              126425                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            15463872                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.809961                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.873341                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   7645945     49.44%     49.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3110728     20.12%     69.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4707199     30.44%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 2                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              15463872                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0                       # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       350520      2.80%      2.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       8517007     68.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          921      0.01%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       1290589     10.30%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          561      0.00%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          439      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1118      0.01%     81.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            2      0.00%     81.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1069      0.01%     81.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         1014      0.01%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     81.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          384      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1285724     10.27%     91.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1073231      8.57%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         1375      0.01%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1172      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       12525126                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.809183                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   0                       # FU busy when requested (Count)
system.cpu.fuBusyRate                               0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 40512951                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                15994197                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        12445631                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                     15112                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     9381                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             7235                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    12167084                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         7522                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     42189                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             362                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           14858                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        1381506                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1234742                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       970852                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       609512                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          304      0.02%      0.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        173438     10.13%     10.15% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       285894     16.69%     26.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          113      0.01%     26.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1153667     67.37%     94.21% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         2700      0.16%     94.37% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     94.37% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        96441      5.63%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        1712557                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          264      0.05%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        10605      2.01%      2.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       123143     23.29%     25.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           26      0.00%     25.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       352238     66.62%     91.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          249      0.05%     92.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     92.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        42222      7.99%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        528747                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch           47      0.09%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          267      0.50%      0.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           89      0.17%      0.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        52950     98.55%     99.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          226      0.42%     99.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          149      0.28%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        53728                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           40      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       162831     13.75%     13.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       162749     13.75%     27.51% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           87      0.01%     27.51% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       801426     67.70%     95.21% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond         2451      0.21%     95.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     95.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        54218      4.58%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      1183802                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           40      0.07%      0.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          186      0.35%      0.42% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           87      0.16%      0.59% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        52857     98.90%     99.48% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          136      0.25%     99.74% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.74% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          141      0.26%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        53447                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       781847     45.65%     45.65% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       661130     38.60%     84.26% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       173438     10.13%     94.39% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        96142      5.61%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      1712557                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         5512     90.38%     90.38% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          574      9.41%     99.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%     99.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           13      0.21%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         6099                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1153971                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       431170                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             53728                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            587                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        47741                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          5987                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              1712557                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                47456                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  936788                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.547011                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1150                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           96554                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              96142                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              412                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          304      0.02%      0.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       173438     10.13%     10.15% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       285894     16.69%     26.84% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          113      0.01%     26.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1153667     67.37%     94.21% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         2700      0.16%     94.37% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     94.37% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        96441      5.63%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      1712557                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           98      0.01%      0.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       173438     22.36%     22.37% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          354      0.05%     22.42% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          113      0.01%     22.43% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       505052     65.10%     87.53% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          273      0.04%     87.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     87.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        96441     12.43%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        775769                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          267      0.56%      0.56% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.56% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        46963     98.96%     99.52% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          226      0.48%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        47456                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          267      0.56%      0.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        46963     98.96%     99.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          226      0.48%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        47456                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  15478729000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        96554                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        96142                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          412                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          238                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        96792                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               296612                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 296607                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             133774                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 162831                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              162831                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         2715408                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          324024                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             53290                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     14088612                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.750188                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.915461                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         8102973     57.51%     57.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1402173      9.95%     67.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4583466     32.53%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            2                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     14088612                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      216016                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                162836                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       217283      2.06%      2.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7058007     66.78%     68.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          844      0.01%     68.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      1257938     11.90%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          405      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          432      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          928      0.01%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            2      0.00%     80.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          976      0.01%     80.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          998      0.01%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          220      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     80.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1160127     10.98%     91.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       868757      8.22%     99.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         1069      0.01%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1119      0.01%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     10569105                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4583466                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              5000000                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               10569105                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        5000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         10569105                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.095746                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.323024                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            2031072                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               6503                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           9932636                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          1161196                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          869876                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       217283      2.06%      2.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      7058007     66.78%     68.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          844      0.01%     68.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      1257938     11.90%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          405      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          432      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          928      0.01%     80.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            2      0.00%     80.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          976      0.01%     80.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          998      0.01%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          220      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      1160127     10.98%     91.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       868757      8.22%     99.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         1069      0.01%     99.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         1119      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     10569105                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      1183803                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       966627                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       217136                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       801427                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       382336                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       162836                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       162831                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data        1759874                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1759874                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1759874                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1759874                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       125446                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          125446                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       125446                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         125446                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   8092435000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   8092435000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   8092435000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   8092435000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1885320                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1885320                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1885320                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1885320                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.066538                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.066538                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.066538                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.066538                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 64509.310779                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 64509.310779                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 64509.310779                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 64509.310779                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         2052                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           38                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs             54                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       133984                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            133984                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        43399                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         43399                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        43399                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        43399                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        82047                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        82047                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        82047                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher       152864                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       234911                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   6079554000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   6079554000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   6079554000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher   9498682079                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  15578236079                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.043519                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.043519                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.043519                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.124600                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 74098.431387                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 74098.431387                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 74098.431387                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 62138.123293                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 66315.481519                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 234064                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher       152864                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total       152864                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher   9498682079                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total   9498682079                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 62138.123293                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 62138.123293                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data       107829                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total       107829                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data          179                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total          179                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data      1614000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total      1614000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data       108008                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total       108008                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.001657                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.001657                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data  9016.759777                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total  9016.759777                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data          179                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total          179                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data    812576000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total    812576000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.001657                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.001657                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data 4539530.726257                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 4539530.726257                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data       108008                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total       108008                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data       108008                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total       108008                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1024886                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1024886                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        98565                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         98565                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   6529312000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   6529312000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1123451                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1123451                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.087734                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.087734                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 66243.717344                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 66243.717344                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        17873                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        17873                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        80692                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        80692                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   6004781000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   6004781000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.071825                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.071825                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 74416.063550                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 74416.063550                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       734988                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         734988                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        26881                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        26881                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1563123000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1563123000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       761869                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       761869                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.035283                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.035283                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 58149.734013                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 58149.734013                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        25526                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        25526                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         1355                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         1355                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     74773000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     74773000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001779                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001779                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 55183.025830                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 55183.025830                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15478729000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses        82047                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued          242616                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused          101110                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful           25635                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.105661                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.238062                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache        87589                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR         2146                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB             17                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate             89752                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified       245015                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit         1329                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand           70                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage          6235                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  15478729000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1020.597662                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              2210799                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             235088                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               9.404134                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              169000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   411.427879                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   609.169782                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.401785                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.594892                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.996677                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          548                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          476                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           72                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1          342                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2          134                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           59                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          280                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          137                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.535156                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.464844                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            8640432                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           8640432                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15478729000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   525596                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               8098834                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   6069414                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                715808                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  54220                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               589511                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   547                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               13461750                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   944                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            12482935                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          1364549                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         1286675                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1074239                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.806457                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        5631670                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       3682228                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads          10573                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          5621                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      19480489                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     11552251                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           2360914                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      4831073                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             930710                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      14033953                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  109508                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           983                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   1356644                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   458                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           15463872                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.975059                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.973087                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  7519019     48.62%     48.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   811526      5.25%     53.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  7133327     46.13%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                2                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             15463872                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               7204561                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.465449                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            1712557                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.110639                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      1374073                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        1355830                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1355830                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1355830                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1355830                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          814                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             814                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          814                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            814                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     36881000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     36881000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     36881000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     36881000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1356644                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1356644                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1356644                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1356644                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000600                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000600                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000600                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000600                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 45308.353808                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 45308.353808                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 45308.353808                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 45308.353808                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           63                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      10.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          329                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           329                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          329                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          329                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          485                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          485                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          485                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.icache.prefetcher         1041                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1526                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     23881000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     23881000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     23881000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.icache.prefetcher     57369124                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     81250124                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000357                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000357                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000357                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.icache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001125                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 49239.175258                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 49239.175258                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 49239.175258                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.icache.prefetcher 55109.629203                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 53243.855832                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    546                       # number of replacements (Count)
system.cpu.icache.HardPFReq.mshrMisses::cpu.icache.prefetcher         1041                       # number of HardPFReq MSHR misses (Count)
system.cpu.icache.HardPFReq.mshrMisses::total         1041                       # number of HardPFReq MSHR misses (Count)
system.cpu.icache.HardPFReq.mshrMissLatency::cpu.icache.prefetcher     57369124                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.icache.HardPFReq.mshrMissLatency::total     57369124                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.icache.HardPFReq.mshrMissRate::cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.icache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.icache.HardPFReq.avgMshrMissLatency::cpu.icache.prefetcher 55109.629203                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.icache.HardPFReq.avgMshrMissLatency::total 55109.629203                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.hits::cpu.inst      1355830                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1355830                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          814                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           814                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     36881000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     36881000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1356644                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1356644                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000600                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000600                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 45308.353808                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 45308.353808                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          329                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          329                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          485                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          485                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     23881000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     23881000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000357                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000357                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 49239.175258                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 49239.175258                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15478729000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses          485                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued            1394                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUnused             105                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.icache.prefetcher.pfUseful             483                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy        0.346485                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage        0.498967                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache          259                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR           94                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate               353                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified         1600                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit           89                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand           26                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage            28                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  15478729000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           977.141284                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1357356                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1526                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             889.486239                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   318.374383                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::cpu.icache.prefetcher   658.766901                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.310912                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::cpu.icache.prefetcher     0.643327                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.954240                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1022          661                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.occupanciesTaskId::1024          319                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1022::4          661                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          319                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1022     0.645508                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.311523                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            5428102                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           5428102                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15478729000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     54220                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1321040                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                       41                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               13286360                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   54                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1381506                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1234742                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                150161                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                       41                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           6047                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        47447                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                53494                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 12462149                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                12452866                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   7992380                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  17700594                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.804515                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.451532                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       55060                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  220303                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  19                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 364861                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     21                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1161196                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              8.098789                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            20.138331                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1095918     94.38%     94.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 4400      0.38%     94.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1831      0.16%     94.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 2250      0.19%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  209      0.02%     95.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  255      0.02%     95.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 5905      0.51%     95.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                19185      1.65%     97.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 8024      0.69%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                19409      1.67%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                456      0.04%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                353      0.03%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                270      0.02%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                223      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                255      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                167      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                139      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                162      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                181      0.02%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                125      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                105      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                113      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                112      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                114      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                103      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 74      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 85      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                101      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                106      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 79      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              487      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              525                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1161196                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1286658                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1074240                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     48871                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      3947                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15478729000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1356760                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       239                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15478729000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  15478729000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  54220                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   811835                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 7286283                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            553                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   6097848                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1213133                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               13389858                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                710783                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.SQFullEvents                  86122                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            22495946                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    44531610                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 21395542                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     12409                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              18652914                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  3842948                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      59                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  47                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1491824                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         22777803                       # The number of ROB reads (Count)
system.cpu.rob.writes                        27944375                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  5000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10569105                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    33                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               235082                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         260611                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict             309157                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq              225038                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                1534                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               1534                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          235082                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         3598                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       704246                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   707844                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        97664                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     23620736                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  23718400                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            560194                       # Total snoops (Count)
system.l2bus.snoopTraffic                     8104128                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              796926                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.081279                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.273263                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    732153     91.87%     91.87% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     64773      8.13%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                796926                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15478729000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            829148290                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             4579998                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           705272997                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          471451                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       234719                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             64767                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        64767                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               177                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data              9241                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.dcache.prefetcher         8505                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.icache.prefetcher          119                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                18042                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              177                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data             9241                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.dcache.prefetcher         8505                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.icache.prefetcher          119                       # number of overall hits (Count)
system.l2cache.overallHits::total               18042                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             308                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           72985                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.dcache.prefetcher       144359                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.icache.prefetcher          922                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             218574                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            308                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          72985                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.dcache.prefetcher       144359                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.icache.prefetcher          922                       # number of overall misses (Count)
system.l2cache.overallMisses::total            218574                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     20776967                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   5783528965                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.dcache.prefetcher   9289290647                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.icache.prefetcher     55418168                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   15149014747                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     20776967                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   5783528965                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.dcache.prefetcher   9289290647                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.icache.prefetcher     55418168                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  15149014747                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           485                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         82226                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.dcache.prefetcher       152864                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.icache.prefetcher         1041                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           236616                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          485                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        82226                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.dcache.prefetcher       152864                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.icache.prefetcher         1041                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          236616                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.635052                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.887615                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.dcache.prefetcher     0.944362                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.icache.prefetcher     0.885687                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.923750                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.635052                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.887615                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.dcache.prefetcher     0.944362                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.icache.prefetcher     0.885687                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.923750                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 67457.685065                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 79242.706926                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 64348.538345                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.icache.prefetcher 60106.472885                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 69308.402404                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 67457.685065                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 79242.706926                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 64348.538345                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.icache.prefetcher 60106.472885                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 69308.402404                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs          44829                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs           1073                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs         41.779124                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          126627                       # number of writebacks (Count)
system.l2cache.writebacks::total               126627                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst            11                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data             4                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.dcache.prefetcher       103529                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.icache.prefetcher          239                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total           103783                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst           11                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data            4                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.dcache.prefetcher       103529                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.icache.prefetcher          239                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total          103783                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          297                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        72981                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.dcache.prefetcher        40830                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.icache.prefetcher          683                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         114791                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          297                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        72981                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.dcache.prefetcher        40830                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.icache.prefetcher          683                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher       193969                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        308760                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     19723967                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   5637513965                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher   3185467234                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.icache.prefetcher     42847390                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   8885552556                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     19723967                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   5637513965                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher   3185467234                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.icache.prefetcher     42847390                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher  11130892748                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  20016445304                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.612371                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.887566                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.267100                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.icache.prefetcher     0.656100                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.485136                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.612371                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.887566                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.267100                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.icache.prefetcher     0.656100                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     1.304899                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 66410.663300                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 77246.323906                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 78017.811266                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.icache.prefetcher 62734.099561                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 77406.352031                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 66410.663300                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 77246.323906                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 78017.811266                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.icache.prefetcher 62734.099561                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 57384.905567                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 64828.492369                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                    335156                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks        28917                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total        28917                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher       193969                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total       193969                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher  11130892748                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total  11130892748                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 57384.905567                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 57384.905567                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data           649                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              649                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data          885                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            885                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     68912989                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     68912989                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         1534                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         1534                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.576923                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.576923                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 77867.784181                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 77867.784181                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data            2                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total            2                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data          883                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          883                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     67114989                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     67114989                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.575619                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.575619                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 76007.915062                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 76007.915062                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          177                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data         8592                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher         8505                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.icache.prefetcher          119                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        17393                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          308                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data        72100                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher       144359                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.icache.prefetcher          922                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total       217689                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     20776967                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data   5714615976                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher   9289290647                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.icache.prefetcher     55418168                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  15080101758                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          485                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        80692                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher       152864                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.icache.prefetcher         1041                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       235082                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.635052                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.893521                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.944362                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.icache.prefetcher     0.885687                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.926013                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 67457.685065                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 79259.583578                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 64348.538345                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.icache.prefetcher 60106.472885                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 69273.604812                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.inst           11                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher       103529                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.icache.prefetcher          239                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total       103781                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          297                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data        72098                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher        40830                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.icache.prefetcher          683                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total       113908                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     19723967                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   5570398976                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher   3185467234                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.icache.prefetcher     42847390                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total   8818437567                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.612371                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.893496                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.267100                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.icache.prefetcher     0.656100                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.484546                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 66410.663300                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 77261.490971                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 78017.811266                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.icache.prefetcher 62734.099561                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 77417.192533                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks       133984                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       133984                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       133984                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       133984                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  15478729000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses       114791                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued             287710                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused              81004                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful               6050                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.021028                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.050066                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache          93733                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR               3                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 5                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                93741                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified         426839                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit           67673                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand         1857                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage            10309                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  15478729000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4070.683533                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  530449                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                339252                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.563584                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks   380.826451                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     3.742323                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   977.299763                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.dcache.prefetcher   512.805526                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.icache.prefetcher     9.244918                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  2186.764553                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.092975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000914                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.238599                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.125197                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.icache.prefetcher     0.002257                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.533878                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.993819                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         2606                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024         1490                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0             141                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1             879                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2            1559                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::3              27                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0              70                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             452                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             943                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3              25                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.636230                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.363770                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               2224140                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              2224140                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15478729000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    126627.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       297.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     72946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples     40863.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.icache.prefetcher::samples       683.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples    191781.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000191305252                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          7596                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          7596                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               702900                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              119232                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       306718                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      126627                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     306718                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    126627                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     148                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.57                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.12                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 306718                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                126627                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   178978                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   125305                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1937                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      350                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1954                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    2171                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    3733                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    5034                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    7162                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    8454                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    8975                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    8743                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    8357                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    7992                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    7888                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    7900                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    8221                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    8193                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    8475                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    8085                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    7638                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    7609                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      22                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         7596                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       40.356372                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      33.729224                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      46.468205                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127           7589     99.91%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            5      0.07%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3456-3583            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           7596                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         7596                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.666667                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.632345                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.098566                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              5366     70.64%     70.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               174      2.29%     72.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1395     18.36%     91.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               554      7.29%     98.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                97      1.28%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                10      0.13%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           7596                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     9472                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 19629952                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               8104128                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1268188880.36608171                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               523565468.45674473                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    15478644002                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       35718.99                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        19008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      4668544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher      2615232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.icache.prefetcher        43712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher     12273984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      8102400                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1228007.803483089665                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 301610293.713392078876                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 168956507.992355197668                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.icache.prefetcher 2824004.477370202541                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 792958129.830944180489                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 523453831.383700788021                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          297                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        72981                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher        40889                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.icache.prefetcher          683                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher       191868                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       126627                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      9709278                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   3187646742                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher   1801852351                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.icache.prefetcher     18917483                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher   5116463054                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 375607200339                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     32691.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     43677.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     44066.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.icache.prefetcher     27697.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     26666.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   2966248.91                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        19008                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      4670784                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher      2616896                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.icache.prefetcher        43712                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher     12279552                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        19629952                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        19008                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        19008                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      8104128                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      8104128                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           297                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         72981                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher        40889                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.icache.prefetcher          683                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher       191868                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           306718                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       126627                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          126627                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         1228008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       301755008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher    169064010                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.icache.prefetcher      2824004                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher    793317849                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1268188880                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      1228008                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        1228008                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    523565468                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         523565468                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    523565468                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        1228008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      301755008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher    169064010                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.icache.prefetcher      2824004                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher    793317849                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1791754349                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                306570                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               126600                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         18840                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         19612                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         19273                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         19512                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         19289                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         19426                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         19216                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         19440                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         19049                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         19206                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        19047                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        19041                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        19254                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        19020                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        18601                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        18744                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          7894                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          8101                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          7995                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          8001                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          7940                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          8045                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          7924                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          7810                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          7808                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          7864                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         7858                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         7998                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         7861                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         7861                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         7794                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         7846                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               4386401408                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1532850000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         10134588908                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14307.99                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33057.99                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               240678                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               51729                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             78.51                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            40.86                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       140751                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   196.946267                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   143.049130                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   173.384219                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        60997     43.34%     43.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        25201     17.90%     61.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        44597     31.69%     92.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         4156      2.95%     95.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1473      1.05%     96.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         1075      0.76%     97.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          494      0.35%     98.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          833      0.59%     98.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1925      1.37%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       140751                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           19620480                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         8102400                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1267.576944                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               523.453831                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    13.99                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 9.90                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                4.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                67.50                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  15478729000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        506140320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        269000985                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      1103901120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      332566200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1221289680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   6900993420                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    132469440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    10466361165                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    676.177040                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    281409763                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    516620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  14680699237                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        498907500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        265149060                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1085008680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      328285800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1221289680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   6894089010                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    138283680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    10431013410                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    673.893406                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    296280766                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    516620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  14665828234                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  15478729000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              305835                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        126627                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            174780                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                883                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               883                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         305835                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       914843                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total       914843                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  914843                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port     27734080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total     27734080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 27734080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             306718                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   306718    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               306718                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15478729000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          1273612199                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         1618555434                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         608125                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       301407                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
