{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701658313417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701658313417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 08:21:53 2023 " "Processing started: Mon Dec 04 08:21:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701658313417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658313417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off superscalar -c superscalar " "Command: quartus_map --read_settings_files=on --write_settings_files=off superscalar -c superscalar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658313417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701658314151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701658314151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store_buffer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file store_buffer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 store_buffer-Struct " "Found design unit 1: store_buffer-Struct" {  } { { "store_buffer.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/store_buffer.vhdl" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329363 ""} { "Info" "ISGN_ENTITY_NAME" "1 store_buffer " "Found entity 1: store_buffer" {  } { { "store_buffer.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/store_buffer.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_queue.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file load_queue.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 load_queue-Struct " "Found design unit 1: load_queue-Struct" {  } { { "load_queue.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/load_queue.vhdl" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329363 ""} { "Info" "ISGN_ENTITY_NAME" "1 load_queue " "Found entity 1: load_queue" {  } { { "load_queue.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/load_queue.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rob.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rob-Struct " "Found design unit 1: rob-Struct" {  } { { "rob.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/rob.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329378 ""} { "Info" "ISGN_ENTITY_NAME" "1 rob " "Found entity 1: rob" {  } { { "rob.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/rob.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integer_rs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integer_rs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_RS-int_RS_arch " "Found design unit 1: int_RS-int_RS_arch" {  } { { "integer_RS.vhd" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/integer_RS.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329378 ""} { "Info" "ISGN_ENTITY_NAME" "1 int_RS " "Found entity 1: int_RS" {  } { { "integer_RS.vhd" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/integer_RS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_block.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fetch_block.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_block-struct " "Found design unit 1: fetch_block-struct" {  } { { "fetch_block.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/fetch_block.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329378 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_block " "Found entity 1: fetch_block" {  } { { "fetch_block.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/fetch_block.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-struct " "Found design unit 1: decoder-struct" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329378 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pc_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_register-Struct " "Found design unit 1: pc_register-Struct" {  } { { "pc_register.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/pc_register.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329394 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "pc_register.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/pc_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmsm_block.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lmsm_block.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lmsm_block-Struct " "Found design unit 1: lmsm_block-Struct" {  } { { "lmsm_block.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/lmsm_block.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329394 ""} { "Info" "ISGN_ENTITY_NAME" "1 lmsm_block " "Found entity 1: lmsm_block" {  } { { "lmsm_block.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/lmsm_block.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_arbiter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory_arbiter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-Struct " "Found design unit 1: memory_arbiter-Struct" {  } { { "memory_arbiter.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/memory_arbiter.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329394 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "memory_arbiter.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/memory_arbiter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-struct " "Found design unit 1: memory-struct" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/memory.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329394 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701658329394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329394 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder " "Elaborating entity \"decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701658329519 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "control_maybe1 decoder.vhdl(56) " "VHDL Signal Declaration warning at decoder.vhdl(56): used explicit default value for signal \"control_maybe1\" because signal was never assigned a value" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701658329540 "|decoder"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "control_maybe2 decoder.vhdl(56) " "VHDL Signal Declaration warning at decoder.vhdl(56): used explicit default value for signal \"control_maybe2\" because signal was never assigned a value" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701658329540 "|decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instr1_disable decoder.vhdl(58) " "Verilog HDL or VHDL warning at decoder.vhdl(58): object \"instr1_disable\" assigned a value but never read" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701658329540 "|decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instr2_disable decoder.vhdl(58) " "Verilog HDL or VHDL warning at decoder.vhdl(58): object \"instr2_disable\" assigned a value but never read" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701658329540 "|decoder"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decoder.vhdl(65) " "VHDL warning at decoder.vhdl(65): comparison between unequal length operands always returns FALSE" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 65 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329540 "|decoder"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decoder.vhdl(64) " "VHDL warning at decoder.vhdl(64): comparison between unequal length operands always returns FALSE" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 64 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329540 "|decoder"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decoder.vhdl(71) " "VHDL warning at decoder.vhdl(71): comparison between unequal length operands always returns FALSE" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 71 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329540 "|decoder"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decoder.vhdl(70) " "VHDL warning at decoder.vhdl(70): comparison between unequal length operands always returns FALSE" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 70 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329540 "|decoder"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decoder.vhdl(285) " "VHDL warning at decoder.vhdl(285): comparison between unequal length operands always returns FALSE" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 285 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329540 "|decoder"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE decoder.vhdl(294) " "VHDL warning at decoder.vhdl(294): comparison between unequal length operands always returns FALSE" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 294 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329540 "|decoder"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "store_dispatch2\[16..1\] decoder.vhdl(30) " "Using initial value X (don't care) for net \"store_dispatch2\[16..1\]\" at decoder.vhdl(30)" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329550 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_addr2\[0\] decoder.vhdl(83) " "Inferred latch for \"op_addr2\[0\]\" at decoder.vhdl(83)" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329566 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_addr2\[1\] decoder.vhdl(83) " "Inferred latch for \"op_addr2\[1\]\" at decoder.vhdl(83)" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329566 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_addr2\[2\] decoder.vhdl(83) " "Inferred latch for \"op_addr2\[2\]\" at decoder.vhdl(83)" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329566 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_addr1\[0\] decoder.vhdl(78) " "Inferred latch for \"op_addr1\[0\]\" at decoder.vhdl(78)" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329566 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_addr1\[1\] decoder.vhdl(78) " "Inferred latch for \"op_addr1\[1\]\" at decoder.vhdl(78)" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329566 "|decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_addr1\[2\] decoder.vhdl(78) " "Inferred latch for \"op_addr1\[2\]\" at decoder.vhdl(78)" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658329566 "|decoder"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op_addr1\[0\]\$latch " "Latch op_addr1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch1\[12\] " "Ports D and ENA on the latch are fed by the same signal fetch1\[12\]" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701658330693 ""}  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701658330693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op_addr1\[1\]\$latch " "Latch op_addr1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch1\[12\] " "Ports D and ENA on the latch are fed by the same signal fetch1\[12\]" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701658330693 ""}  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701658330693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op_addr1\[2\]\$latch " "Latch op_addr1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch1\[12\] " "Ports D and ENA on the latch are fed by the same signal fetch1\[12\]" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701658330693 ""}  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 78 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701658330693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op_addr2\[0\]\$latch " "Latch op_addr2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch2\[12\] " "Ports D and ENA on the latch are fed by the same signal fetch2\[12\]" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701658330693 ""}  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 83 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701658330693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op_addr2\[1\]\$latch " "Latch op_addr2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch2\[12\] " "Ports D and ENA on the latch are fed by the same signal fetch2\[12\]" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701658330693 ""}  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 83 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701658330693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op_addr2\[2\]\$latch " "Latch op_addr2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fetch2\[12\] " "Ports D and ENA on the latch are fed by the same signal fetch2\[12\]" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701658330693 ""}  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 83 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701658330693 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "int_dispatch1\[64\] GND " "Pin \"int_dispatch1\[64\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|int_dispatch1[64]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_dispatch1\[65\] GND " "Pin \"int_dispatch1\[65\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|int_dispatch1[65]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_dispatch1\[66\] GND " "Pin \"int_dispatch1\[66\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|int_dispatch1[66]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_dispatch1\[67\] GND " "Pin \"int_dispatch1\[67\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|int_dispatch1[67]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_dispatch1\[68\] GND " "Pin \"int_dispatch1\[68\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|int_dispatch1[68]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_dispatch2\[64\] GND " "Pin \"int_dispatch2\[64\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|int_dispatch2[64]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_dispatch2\[65\] GND " "Pin \"int_dispatch2\[65\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|int_dispatch2[65]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_dispatch2\[66\] GND " "Pin \"int_dispatch2\[66\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|int_dispatch2[66]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_dispatch2\[67\] GND " "Pin \"int_dispatch2\[67\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|int_dispatch2[67]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_dispatch2\[68\] GND " "Pin \"int_dispatch2\[68\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|int_dispatch2[68]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch1\[22\] GND " "Pin \"ls_dispatch1\[22\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch1\[23\] GND " "Pin \"ls_dispatch1\[23\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch1\[24\] GND " "Pin \"ls_dispatch1\[24\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch1\[25\] GND " "Pin \"ls_dispatch1\[25\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch1\[26\] GND " "Pin \"ls_dispatch1\[26\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch1\[27\] GND " "Pin \"ls_dispatch1\[27\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch1\[28\] GND " "Pin \"ls_dispatch1\[28\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch1\[46\] GND " "Pin \"ls_dispatch1\[46\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch1[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch1\[47\] GND " "Pin \"ls_dispatch1\[47\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch1[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch1\[48\] GND " "Pin \"ls_dispatch1\[48\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch1[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch1\[49\] GND " "Pin \"ls_dispatch1\[49\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch1[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch1\[50\] GND " "Pin \"ls_dispatch1\[50\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch1[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch2\[22\] GND " "Pin \"ls_dispatch2\[22\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch2\[23\] GND " "Pin \"ls_dispatch2\[23\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch2\[24\] GND " "Pin \"ls_dispatch2\[24\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch2\[25\] GND " "Pin \"ls_dispatch2\[25\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch2\[26\] GND " "Pin \"ls_dispatch2\[26\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch2\[27\] GND " "Pin \"ls_dispatch2\[27\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch2\[28\] GND " "Pin \"ls_dispatch2\[28\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch2\[46\] GND " "Pin \"ls_dispatch2\[46\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch2[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch2\[47\] GND " "Pin \"ls_dispatch2\[47\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch2[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch2\[48\] GND " "Pin \"ls_dispatch2\[48\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch2[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch2\[49\] GND " "Pin \"ls_dispatch2\[49\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch2[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_dispatch2\[50\] GND " "Pin \"ls_dispatch2\[50\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|ls_dispatch2[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_dispatch1\[0\] GND " "Pin \"store_dispatch1\[0\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|store_dispatch1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_dispatch2\[0\] GND " "Pin \"store_dispatch2\[0\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|store_dispatch2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_dispatch2\[1\] GND " "Pin \"store_dispatch2\[1\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|store_dispatch2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_dispatch2\[2\] GND " "Pin \"store_dispatch2\[2\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|store_dispatch2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_dispatch2\[3\] GND " "Pin \"store_dispatch2\[3\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|store_dispatch2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_dispatch2\[4\] GND " "Pin \"store_dispatch2\[4\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|store_dispatch2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_dispatch2\[5\] GND " "Pin \"store_dispatch2\[5\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|store_dispatch2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_dispatch2\[6\] GND " "Pin \"store_dispatch2\[6\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|store_dispatch2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_dispatch2\[7\] GND " "Pin \"store_dispatch2\[7\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|store_dispatch2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_dispatch2\[8\] GND " "Pin \"store_dispatch2\[8\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|store_dispatch2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_dispatch2\[9\] GND " "Pin \"store_dispatch2\[9\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|store_dispatch2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_dispatch2\[10\] GND " "Pin \"store_dispatch2\[10\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|store_dispatch2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_dispatch2\[11\] GND " "Pin \"store_dispatch2\[11\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|store_dispatch2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_dispatch2\[12\] GND " "Pin \"store_dispatch2\[12\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|store_dispatch2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_dispatch2\[13\] GND " "Pin \"store_dispatch2\[13\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|store_dispatch2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_dispatch2\[14\] GND " "Pin \"store_dispatch2\[14\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|store_dispatch2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_dispatch2\[15\] GND " "Pin \"store_dispatch2\[15\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|store_dispatch2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "store_dispatch2\[16\] GND " "Pin \"store_dispatch2\[16\]\" is stuck at GND" {  } { { "decoder.vhdl" "" { Text "C:/Users/vedik/Documents/GitHub/EE739-SuperScalar/Project/decoder.vhdl" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701658330787 "|decoder|store_dispatch2[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701658330787 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701658330928 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701658332007 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701658332007 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1019 " "Implemented 1019 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "171 " "Implemented 171 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701658332429 ""} { "Info" "ICUT_CUT_TM_OPINS" "415 " "Implemented 415 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701658332429 ""} { "Info" "ICUT_CUT_TM_LCELLS" "433 " "Implemented 433 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701658332429 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701658332429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701658332476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 08:22:12 2023 " "Processing ended: Mon Dec 04 08:22:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701658332476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701658332476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701658332476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701658332476 ""}
