Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 21 08:37:25 2021
| Host         : DESKTOP-2PVBHFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.824        0.000                      0                  453        0.070        0.000                      0                  453        4.500        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.824        0.000                      0                  439        0.070        0.000                      0                  439        4.500        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.595        0.000                      0                   14        0.524        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 envio_comp/cont_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            envio_comp/nByte_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.014ns (24.953%)  route 3.050ns (75.047%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.619     5.221    envio_comp/clk_m_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  envio_comp/cont_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.518     5.739 r  envio_comp/cont_tx_reg[2]/Q
                         net (fo=4, routed)           1.172     6.912    envio_comp/cont_tx_reg[2]
    SLICE_X48Y102        LUT4 (Prop_lut4_I0_O)        0.124     7.036 f  envio_comp/nByte_tx[2]_i_5/O
                         net (fo=1, routed)           0.282     7.318    envio_comp/nByte_tx[2]_i_5_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.124     7.442 r  envio_comp/nByte_tx[2]_i_3/O
                         net (fo=1, routed)           1.135     8.577    envio_comp/nByte_tx1
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.124     8.701 r  envio_comp/nByte_tx[2]_i_2/O
                         net (fo=3, routed)           0.460     9.161    envio_comp/nByte_tx0
    SLICE_X48Y89         LUT3 (Prop_lut3_I1_O)        0.124     9.285 r  envio_comp/nByte_tx[0]_i_1/O
                         net (fo=1, routed)           0.000     9.285    envio_comp/nByte_tx[0]_i_1_n_0
    SLICE_X48Y89         FDRE                                         r  envio_comp/nByte_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.511    14.934    envio_comp/clk_m_IBUF_BUFG
    SLICE_X48Y89         FDRE                                         r  envio_comp/nByte_tx_reg[0]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X48Y89         FDRE (Setup_fdre_C_D)        0.031    15.109    envio_comp/nByte_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 envio_comp/cont_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            envio_comp/nByte_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.014ns (25.167%)  route 3.015ns (74.833%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.619     5.221    envio_comp/clk_m_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  envio_comp/cont_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.518     5.739 r  envio_comp/cont_tx_reg[2]/Q
                         net (fo=4, routed)           1.172     6.912    envio_comp/cont_tx_reg[2]
    SLICE_X48Y102        LUT4 (Prop_lut4_I0_O)        0.124     7.036 f  envio_comp/nByte_tx[2]_i_5/O
                         net (fo=1, routed)           0.282     7.318    envio_comp/nByte_tx[2]_i_5_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.124     7.442 r  envio_comp/nByte_tx[2]_i_3/O
                         net (fo=1, routed)           1.135     8.577    envio_comp/nByte_tx1
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.124     8.701 r  envio_comp/nByte_tx[2]_i_2/O
                         net (fo=3, routed)           0.426     9.126    envio_comp/nByte_tx0
    SLICE_X48Y89         LUT4 (Prop_lut4_I1_O)        0.124     9.250 r  envio_comp/nByte_tx[1]_i_1/O
                         net (fo=1, routed)           0.000     9.250    envio_comp/nByte_tx[1]_i_1_n_0
    SLICE_X48Y89         FDRE                                         r  envio_comp/nByte_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.511    14.934    envio_comp/clk_m_IBUF_BUFG
    SLICE_X48Y89         FDRE                                         r  envio_comp/nByte_tx_reg[1]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X48Y89         FDRE (Setup_fdre_C_D)        0.031    15.109    envio_comp/nByte_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.250    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 envio_comp/cont_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            envio_comp/nByte_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.009ns (25.074%)  route 3.015ns (74.926%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.619     5.221    envio_comp/clk_m_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  envio_comp/cont_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y100        FDRE (Prop_fdre_C_Q)         0.518     5.739 r  envio_comp/cont_tx_reg[2]/Q
                         net (fo=4, routed)           1.172     6.912    envio_comp/cont_tx_reg[2]
    SLICE_X48Y102        LUT4 (Prop_lut4_I0_O)        0.124     7.036 f  envio_comp/nByte_tx[2]_i_5/O
                         net (fo=1, routed)           0.282     7.318    envio_comp/nByte_tx[2]_i_5_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I1_O)        0.124     7.442 r  envio_comp/nByte_tx[2]_i_3/O
                         net (fo=1, routed)           1.135     8.577    envio_comp/nByte_tx1
    SLICE_X47Y89         LUT5 (Prop_lut5_I4_O)        0.124     8.701 r  envio_comp/nByte_tx[2]_i_2/O
                         net (fo=3, routed)           0.426     9.126    envio_comp/nByte_tx0
    SLICE_X48Y89         LUT5 (Prop_lut5_I1_O)        0.119     9.245 r  envio_comp/nByte_tx[2]_i_1/O
                         net (fo=1, routed)           0.000     9.245    envio_comp/nByte_tx[2]_i_1_n_0
    SLICE_X48Y89         FDRE                                         r  envio_comp/nByte_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.511    14.934    envio_comp/clk_m_IBUF_BUFG
    SLICE_X48Y89         FDRE                                         r  envio_comp/nByte_tx_reg[2]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X48Y89         FDRE (Setup_fdre_C_D)        0.075    15.153    envio_comp/nByte_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 recepcion_comp/cont_rx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recepcion_comp/cont_rx_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.258%)  route 2.732ns (76.742%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.708     5.310    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  recepcion_comp/cont_rx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  recepcion_comp/cont_rx_reg[11]/Q
                         net (fo=7, routed)           0.934     6.700    recepcion_comp/cont_rx_reg[11]
    SLICE_X6Y103         LUT6 (Prop_lut6_I1_O)        0.124     6.824 f  recepcion_comp/cont_rx[0]_i_5/O
                         net (fo=1, routed)           0.313     7.137    recepcion_comp/cont_rx[0]_i_5_n_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.261 f  recepcion_comp/cont_rx[0]_i_3/O
                         net (fo=1, routed)           0.680     7.941    recepcion_comp/cont_rx[0]_i_3_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.065 r  recepcion_comp/cont_rx[0]_i_1/O
                         net (fo=14, routed)          0.805     8.870    recepcion_comp/cont_rx[0]_i_1_n_0
    SLICE_X5Y105         FDRE                                         r  recepcion_comp/cont_rx_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.587    15.009    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  recepcion_comp/cont_rx_reg[10]/C
                         clock pessimism              0.301    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X5Y105         FDRE (Setup_fdre_C_R)       -0.429    14.846    recepcion_comp/cont_rx_reg[10]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 recepcion_comp/cont_rx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recepcion_comp/cont_rx_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.258%)  route 2.732ns (76.742%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.708     5.310    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  recepcion_comp/cont_rx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  recepcion_comp/cont_rx_reg[11]/Q
                         net (fo=7, routed)           0.934     6.700    recepcion_comp/cont_rx_reg[11]
    SLICE_X6Y103         LUT6 (Prop_lut6_I1_O)        0.124     6.824 f  recepcion_comp/cont_rx[0]_i_5/O
                         net (fo=1, routed)           0.313     7.137    recepcion_comp/cont_rx[0]_i_5_n_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.261 f  recepcion_comp/cont_rx[0]_i_3/O
                         net (fo=1, routed)           0.680     7.941    recepcion_comp/cont_rx[0]_i_3_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.065 r  recepcion_comp/cont_rx[0]_i_1/O
                         net (fo=14, routed)          0.805     8.870    recepcion_comp/cont_rx[0]_i_1_n_0
    SLICE_X5Y105         FDRE                                         r  recepcion_comp/cont_rx_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.587    15.009    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  recepcion_comp/cont_rx_reg[11]/C
                         clock pessimism              0.301    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X5Y105         FDRE (Setup_fdre_C_R)       -0.429    14.846    recepcion_comp/cont_rx_reg[11]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 recepcion_comp/cont_rx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recepcion_comp/cont_rx_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.258%)  route 2.732ns (76.742%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.708     5.310    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  recepcion_comp/cont_rx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  recepcion_comp/cont_rx_reg[11]/Q
                         net (fo=7, routed)           0.934     6.700    recepcion_comp/cont_rx_reg[11]
    SLICE_X6Y103         LUT6 (Prop_lut6_I1_O)        0.124     6.824 f  recepcion_comp/cont_rx[0]_i_5/O
                         net (fo=1, routed)           0.313     7.137    recepcion_comp/cont_rx[0]_i_5_n_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.261 f  recepcion_comp/cont_rx[0]_i_3/O
                         net (fo=1, routed)           0.680     7.941    recepcion_comp/cont_rx[0]_i_3_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.065 r  recepcion_comp/cont_rx[0]_i_1/O
                         net (fo=14, routed)          0.805     8.870    recepcion_comp/cont_rx[0]_i_1_n_0
    SLICE_X5Y105         FDRE                                         r  recepcion_comp/cont_rx_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.587    15.009    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  recepcion_comp/cont_rx_reg[8]/C
                         clock pessimism              0.301    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X5Y105         FDRE (Setup_fdre_C_R)       -0.429    14.846    recepcion_comp/cont_rx_reg[8]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 recepcion_comp/cont_rx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recepcion_comp/cont_rx_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.258%)  route 2.732ns (76.742%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.708     5.310    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  recepcion_comp/cont_rx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  recepcion_comp/cont_rx_reg[11]/Q
                         net (fo=7, routed)           0.934     6.700    recepcion_comp/cont_rx_reg[11]
    SLICE_X6Y103         LUT6 (Prop_lut6_I1_O)        0.124     6.824 f  recepcion_comp/cont_rx[0]_i_5/O
                         net (fo=1, routed)           0.313     7.137    recepcion_comp/cont_rx[0]_i_5_n_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.261 f  recepcion_comp/cont_rx[0]_i_3/O
                         net (fo=1, routed)           0.680     7.941    recepcion_comp/cont_rx[0]_i_3_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.065 r  recepcion_comp/cont_rx[0]_i_1/O
                         net (fo=14, routed)          0.805     8.870    recepcion_comp/cont_rx[0]_i_1_n_0
    SLICE_X5Y105         FDRE                                         r  recepcion_comp/cont_rx_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.587    15.009    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  recepcion_comp/cont_rx_reg[9]/C
                         clock pessimism              0.301    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X5Y105         FDRE (Setup_fdre_C_R)       -0.429    14.846    recepcion_comp/cont_rx_reg[9]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 recepcion_comp/cont_rx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recepcion_comp/cont_rx_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.828ns (24.069%)  route 2.612ns (75.931%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.708     5.310    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  recepcion_comp/cont_rx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  recepcion_comp/cont_rx_reg[11]/Q
                         net (fo=7, routed)           0.934     6.700    recepcion_comp/cont_rx_reg[11]
    SLICE_X6Y103         LUT6 (Prop_lut6_I1_O)        0.124     6.824 f  recepcion_comp/cont_rx[0]_i_5/O
                         net (fo=1, routed)           0.313     7.137    recepcion_comp/cont_rx[0]_i_5_n_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.261 f  recepcion_comp/cont_rx[0]_i_3/O
                         net (fo=1, routed)           0.680     7.941    recepcion_comp/cont_rx[0]_i_3_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.065 r  recepcion_comp/cont_rx[0]_i_1/O
                         net (fo=14, routed)          0.685     8.750    recepcion_comp/cont_rx[0]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  recepcion_comp/cont_rx_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.587    15.009    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  recepcion_comp/cont_rx_reg[12]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y106         FDRE (Setup_fdre_C_R)       -0.429    14.821    recepcion_comp/cont_rx_reg[12]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 recepcion_comp/cont_rx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recepcion_comp/cont_rx_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.828ns (24.069%)  route 2.612ns (75.931%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.708     5.310    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  recepcion_comp/cont_rx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  recepcion_comp/cont_rx_reg[11]/Q
                         net (fo=7, routed)           0.934     6.700    recepcion_comp/cont_rx_reg[11]
    SLICE_X6Y103         LUT6 (Prop_lut6_I1_O)        0.124     6.824 f  recepcion_comp/cont_rx[0]_i_5/O
                         net (fo=1, routed)           0.313     7.137    recepcion_comp/cont_rx[0]_i_5_n_0
    SLICE_X6Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.261 f  recepcion_comp/cont_rx[0]_i_3/O
                         net (fo=1, routed)           0.680     7.941    recepcion_comp/cont_rx[0]_i_3_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.065 r  recepcion_comp/cont_rx[0]_i_1/O
                         net (fo=14, routed)          0.685     8.750    recepcion_comp/cont_rx[0]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  recepcion_comp/cont_rx_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.587    15.009    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  recepcion_comp/cont_rx_reg[13]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y106         FDRE (Setup_fdre_C_R)       -0.429    14.821    recepcion_comp/cont_rx_reg[13]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 memoria_comp/rst_ant_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoria_comp/registro_reg[6][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.704ns (21.297%)  route 2.602ns (78.703%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.726     5.329    memoria_comp/clk_m_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  memoria_comp/rst_ant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.456     5.785 f  memoria_comp/rst_ant_reg/Q
                         net (fo=1, routed)           0.510     6.294    memoria_comp/rst_ant
    SLICE_X0Y98          LUT2 (Prop_lut2_I1_O)        0.124     6.418 r  memoria_comp/registro[11][7]_i_3/O
                         net (fo=13, routed)          0.600     7.019    memoria_comp/registro[11]0__0
    SLICE_X3Y99          LUT2 (Prop_lut2_I0_O)        0.124     7.143 r  memoria_comp/registro[11][7]_i_1/O
                         net (fo=96, routed)          1.492     8.634    memoria_comp/registro[11][7]_i_1_n_0
    SLICE_X6Y96          FDRE                                         r  memoria_comp/registro_reg[6][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.603    15.026    memoria_comp/clk_m_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  memoria_comp/registro_reg[6][0]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y96          FDRE (Setup_fdre_C_R)       -0.524    14.725    memoria_comp/registro_reg[6][0]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                  6.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 recepcion_comp/dato_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoria_comp/registro_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.267%)  route 0.270ns (65.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.598     1.517    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  recepcion_comp/dato_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  recepcion_comp/dato_reg[2]/Q
                         net (fo=12, routed)          0.270     1.929    memoria_comp/registro_reg[11][7]_1[2]
    SLICE_X5Y95          FDRE                                         r  memoria_comp/registro_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.874     2.039    memoria_comp/clk_m_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  memoria_comp/registro_reg[5][2]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.066     1.859    memoria_comp/registro_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 recepcion_comp/dato_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoria_comp/registro_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.463%)  route 0.280ns (66.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.598     1.517    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  recepcion_comp/dato_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  recepcion_comp/dato_reg[2]/Q
                         net (fo=12, routed)          0.280     1.939    memoria_comp/registro_reg[11][7]_1[2]
    SLICE_X3Y96          FDRE                                         r  memoria_comp/registro_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.877     2.042    memoria_comp/clk_m_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  memoria_comp/registro_reg[0][2]/C
                         clock pessimism             -0.245     1.796    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.070     1.866    memoria_comp/registro_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 recepcion_comp/dato_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoria_comp/registro_reg[10][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.673%)  route 0.241ns (65.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.598     1.517    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  recepcion_comp/dato_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  recepcion_comp/dato_reg[3]/Q
                         net (fo=12, routed)          0.241     1.887    memoria_comp/registro_reg[11][7]_1[3]
    SLICE_X2Y98          FDRE                                         r  memoria_comp/registro_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.878     2.043    memoria_comp/clk_m_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  memoria_comp/registro_reg[10][3]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)        -0.001     1.796    memoria_comp/registro_reg[10][3]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 recepcion_comp/dato_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoria_comp/registro_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.758%)  route 0.302ns (70.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.598     1.517    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  recepcion_comp/dato_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  recepcion_comp/dato_reg[3]/Q
                         net (fo=12, routed)          0.302     1.948    memoria_comp/registro_reg[11][7]_1[3]
    SLICE_X2Y97          FDRE                                         r  memoria_comp/registro_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.878     2.043    memoria_comp/clk_m_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  memoria_comp/registro_reg[2][3]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.023     1.820    memoria_comp/registro_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 recepcion_comp/dato_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoria_comp/registro_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.128ns (29.280%)  route 0.309ns (70.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.598     1.517    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  recepcion_comp/dato_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  recepcion_comp/dato_reg[4]/Q
                         net (fo=12, routed)          0.309     1.955    memoria_comp/registro_reg[11][7]_1[4]
    SLICE_X5Y95          FDRE                                         r  memoria_comp/registro_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.874     2.039    memoria_comp/clk_m_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  memoria_comp/registro_reg[5][4]/C
                         clock pessimism             -0.245     1.793    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.017     1.810    memoria_comp/registro_reg[5][4]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 recepcion_comp/dato_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoria_comp/registro_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.426%)  route 0.355ns (71.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.598     1.517    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  recepcion_comp/dato_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  recepcion_comp/dato_reg[2]/Q
                         net (fo=12, routed)          0.355     2.013    memoria_comp/registro_reg[11][7]_1[2]
    SLICE_X2Y95          FDRE                                         r  memoria_comp/registro_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.877     2.042    memoria_comp/clk_m_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  memoria_comp/registro_reg[1][2]/C
                         clock pessimism             -0.245     1.796    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.052     1.848    memoria_comp/registro_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 recepcion_comp/dato_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoria_comp/registro_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.341%)  route 0.375ns (72.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.598     1.517    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  recepcion_comp/dato_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  recepcion_comp/dato_reg[1]/Q
                         net (fo=12, routed)          0.375     2.033    memoria_comp/registro_reg[11][7]_1[1]
    SLICE_X7Y97          FDRE                                         r  memoria_comp/registro_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.875     2.040    memoria_comp/clk_m_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  memoria_comp/registro_reg[0][1]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y97          FDRE (Hold_fdre_C_D)         0.070     1.864    memoria_comp/registro_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 recepcion_comp/acumulador_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recepcion_comp/dato_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.195%)  route 0.345ns (67.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.598     1.517    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  recepcion_comp/acumulador_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  recepcion_comp/acumulador_reg[5]/Q
                         net (fo=2, routed)           0.345     2.027    recepcion_comp/acumulador[5]
    SLICE_X6Y99          FDRE                                         r  recepcion_comp/dato_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.875     2.040    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  recepcion_comp/dato_reg[5]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.059     1.853    recepcion_comp/dato_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 recepcion_comp/nByte_rx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recepcion_comp/addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.409%)  route 0.339ns (72.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.598     1.517    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  recepcion_comp/nByte_rx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  recepcion_comp/nByte_rx_reg[3]/Q
                         net (fo=3, routed)           0.339     1.984    recepcion_comp/nByte_rx_reg[3]
    SLICE_X4Y99          FDRE                                         r  recepcion_comp/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.875     2.040    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  recepcion_comp/addr_reg[3]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.013     1.807    recepcion_comp/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 recepcion_comp/acumulador_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recepcion_comp/dato_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.132%)  route 0.346ns (67.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.598     1.517    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  recepcion_comp/acumulador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  recepcion_comp/acumulador_reg[6]/Q
                         net (fo=2, routed)           0.346     2.028    recepcion_comp/acumulador[6]
    SLICE_X6Y99          FDRE                                         r  recepcion_comp/dato_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.875     2.040    recepcion_comp/clk_m_IBUF_BUFG
    SLICE_X6Y99          FDRE                                         r  recepcion_comp/dato_reg[6]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.052     1.846    recepcion_comp/dato_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_m }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_m_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y91     display_comp/contador_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y91     display_comp/contador_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y91     display_comp/contador_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y92     display_comp/contador_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y92     display_comp/contador_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y92     display_comp/contador_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y92     display_comp/contador_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y93     display_comp/contador_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y93     display_comp/contador_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     display_comp/contador_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     display_comp/contador_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y88    envio_comp/init_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     memoria_comp/dn_ant_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y96     memoria_comp/registro_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     memoria_comp/registro_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y96     memoria_comp/registro_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     memoria_comp/registro_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     memoria_comp/registro_reg[0][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y96     memoria_comp/registro_reg[0][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     display_comp/contador_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     display_comp/contador_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     display_comp/contador_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     display_comp/contador_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     display_comp/contador_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     display_comp/contador_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92     display_comp/contador_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92     display_comp/contador_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92     display_comp/contador_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92     display_comp/contador_reg[5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 display_comp/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.994ns (32.845%)  route 2.032ns (67.155%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.723     5.326    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  display_comp/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  display_comp/contador_reg[3]/Q
                         net (fo=9, routed)           0.656     6.500    display_comp/contador_reg[3]
    SLICE_X5Y92          LUT2 (Prop_lut2_I1_O)        0.150     6.650 r  display_comp/contador[0]_i_4/O
                         net (fo=2, routed)           0.803     7.452    display_comp/contador[0]_i_4_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.326     7.778 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.574     8.352    display_comp/clear
    SLICE_X6Y93          FDCE                                         f  display_comp/contador_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.603    15.026    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  display_comp/contador_reg[10]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y93          FDCE (Recov_fdce_C_CLR)     -0.319    14.947    display_comp/contador_reg[10]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 display_comp/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.994ns (32.845%)  route 2.032ns (67.155%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.723     5.326    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  display_comp/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  display_comp/contador_reg[3]/Q
                         net (fo=9, routed)           0.656     6.500    display_comp/contador_reg[3]
    SLICE_X5Y92          LUT2 (Prop_lut2_I1_O)        0.150     6.650 r  display_comp/contador[0]_i_4/O
                         net (fo=2, routed)           0.803     7.452    display_comp/contador[0]_i_4_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.326     7.778 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.574     8.352    display_comp/clear
    SLICE_X6Y93          FDCE                                         f  display_comp/contador_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.603    15.026    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  display_comp/contador_reg[11]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y93          FDCE (Recov_fdce_C_CLR)     -0.319    14.947    display_comp/contador_reg[11]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 display_comp/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.994ns (32.845%)  route 2.032ns (67.155%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.723     5.326    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  display_comp/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  display_comp/contador_reg[3]/Q
                         net (fo=9, routed)           0.656     6.500    display_comp/contador_reg[3]
    SLICE_X5Y92          LUT2 (Prop_lut2_I1_O)        0.150     6.650 r  display_comp/contador[0]_i_4/O
                         net (fo=2, routed)           0.803     7.452    display_comp/contador[0]_i_4_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.326     7.778 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.574     8.352    display_comp/clear
    SLICE_X6Y93          FDCE                                         f  display_comp/contador_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.603    15.026    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  display_comp/contador_reg[8]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y93          FDCE (Recov_fdce_C_CLR)     -0.319    14.947    display_comp/contador_reg[8]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 display_comp/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.994ns (32.845%)  route 2.032ns (67.155%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.723     5.326    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  display_comp/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  display_comp/contador_reg[3]/Q
                         net (fo=9, routed)           0.656     6.500    display_comp/contador_reg[3]
    SLICE_X5Y92          LUT2 (Prop_lut2_I1_O)        0.150     6.650 r  display_comp/contador[0]_i_4/O
                         net (fo=2, routed)           0.803     7.452    display_comp/contador[0]_i_4_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.326     7.778 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.574     8.352    display_comp/clear
    SLICE_X6Y93          FDCE                                         f  display_comp/contador_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.603    15.026    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  display_comp/contador_reg[9]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y93          FDCE (Recov_fdce_C_CLR)     -0.319    14.947    display_comp/contador_reg[9]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 display_comp/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.994ns (32.699%)  route 2.046ns (67.301%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.723     5.326    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  display_comp/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  display_comp/contador_reg[3]/Q
                         net (fo=9, routed)           0.656     6.500    display_comp/contador_reg[3]
    SLICE_X5Y92          LUT2 (Prop_lut2_I1_O)        0.150     6.650 r  display_comp/contador[0]_i_4/O
                         net (fo=2, routed)           0.803     7.452    display_comp/contador[0]_i_4_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.326     7.778 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.587     8.366    display_comp/clear
    SLICE_X6Y91          FDCE                                         f  display_comp/contador_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.602    15.025    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  display_comp/contador_reg[0]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X6Y91          FDCE (Recov_fdce_C_CLR)     -0.319    14.971    display_comp/contador_reg[0]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 display_comp/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.994ns (32.699%)  route 2.046ns (67.301%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.723     5.326    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  display_comp/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  display_comp/contador_reg[3]/Q
                         net (fo=9, routed)           0.656     6.500    display_comp/contador_reg[3]
    SLICE_X5Y92          LUT2 (Prop_lut2_I1_O)        0.150     6.650 r  display_comp/contador[0]_i_4/O
                         net (fo=2, routed)           0.803     7.452    display_comp/contador[0]_i_4_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.326     7.778 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.587     8.366    display_comp/clear
    SLICE_X6Y91          FDCE                                         f  display_comp/contador_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.602    15.025    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  display_comp/contador_reg[1]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X6Y91          FDCE (Recov_fdce_C_CLR)     -0.319    14.971    display_comp/contador_reg[1]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 display_comp/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.994ns (32.699%)  route 2.046ns (67.301%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.723     5.326    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  display_comp/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  display_comp/contador_reg[3]/Q
                         net (fo=9, routed)           0.656     6.500    display_comp/contador_reg[3]
    SLICE_X5Y92          LUT2 (Prop_lut2_I1_O)        0.150     6.650 r  display_comp/contador[0]_i_4/O
                         net (fo=2, routed)           0.803     7.452    display_comp/contador[0]_i_4_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.326     7.778 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.587     8.366    display_comp/clear
    SLICE_X6Y91          FDCE                                         f  display_comp/contador_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.602    15.025    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  display_comp/contador_reg[2]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X6Y91          FDCE (Recov_fdce_C_CLR)     -0.319    14.971    display_comp/contador_reg[2]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 display_comp/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.994ns (32.699%)  route 2.046ns (67.301%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.723     5.326    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  display_comp/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  display_comp/contador_reg[3]/Q
                         net (fo=9, routed)           0.656     6.500    display_comp/contador_reg[3]
    SLICE_X5Y92          LUT2 (Prop_lut2_I1_O)        0.150     6.650 r  display_comp/contador[0]_i_4/O
                         net (fo=2, routed)           0.803     7.452    display_comp/contador[0]_i_4_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.326     7.778 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.587     8.366    display_comp/clear
    SLICE_X6Y91          FDCE                                         f  display_comp/contador_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.602    15.025    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  display_comp/contador_reg[3]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X6Y91          FDCE (Recov_fdce_C_CLR)     -0.319    14.971    display_comp/contador_reg[3]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 display_comp/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.994ns (33.239%)  route 1.996ns (66.761%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.723     5.326    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  display_comp/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  display_comp/contador_reg[3]/Q
                         net (fo=9, routed)           0.656     6.500    display_comp/contador_reg[3]
    SLICE_X5Y92          LUT2 (Prop_lut2_I1_O)        0.150     6.650 r  display_comp/contador[0]_i_4/O
                         net (fo=2, routed)           0.803     7.452    display_comp/contador[0]_i_4_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.326     7.778 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.538     8.316    display_comp/clear
    SLICE_X6Y92          FDCE                                         f  display_comp/contador_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.602    15.025    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  display_comp/contador_reg[4]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X6Y92          FDCE (Recov_fdce_C_CLR)     -0.319    14.946    display_comp/contador_reg[4]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  6.630    

Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 display_comp/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.994ns (33.239%)  route 1.996ns (66.761%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.723     5.326    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  display_comp/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  display_comp/contador_reg[3]/Q
                         net (fo=9, routed)           0.656     6.500    display_comp/contador_reg[3]
    SLICE_X5Y92          LUT2 (Prop_lut2_I1_O)        0.150     6.650 r  display_comp/contador[0]_i_4/O
                         net (fo=2, routed)           0.803     7.452    display_comp/contador[0]_i_4_n_0
    SLICE_X7Y92          LUT6 (Prop_lut6_I3_O)        0.326     7.778 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.538     8.316    display_comp/clear
    SLICE_X6Y92          FDCE                                         f  display_comp/contador_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_m (IN)
                         net (fo=0)                   0.000    10.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.602    15.025    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  display_comp/contador_reg[5]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X6Y92          FDCE (Recov_fdce_C_CLR)     -0.319    14.946    display_comp/contador_reg[5]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  6.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 display_comp/contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.209ns (44.166%)  route 0.264ns (55.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.602     1.521    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  display_comp/contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  display_comp/contador_reg[6]/Q
                         net (fo=15, routed)          0.074     1.759    display_comp/contador_reg[6]
    SLICE_X7Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.804 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.190     1.995    display_comp/clear
    SLICE_X6Y91          FDCE                                         f  display_comp/contador_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.873     2.038    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  display_comp/contador_reg[0]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y91          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    display_comp/contador_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 display_comp/contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.209ns (44.166%)  route 0.264ns (55.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.602     1.521    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  display_comp/contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  display_comp/contador_reg[6]/Q
                         net (fo=15, routed)          0.074     1.759    display_comp/contador_reg[6]
    SLICE_X7Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.804 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.190     1.995    display_comp/clear
    SLICE_X6Y91          FDCE                                         f  display_comp/contador_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.873     2.038    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  display_comp/contador_reg[1]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y91          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    display_comp/contador_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 display_comp/contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.209ns (44.166%)  route 0.264ns (55.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.602     1.521    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  display_comp/contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  display_comp/contador_reg[6]/Q
                         net (fo=15, routed)          0.074     1.759    display_comp/contador_reg[6]
    SLICE_X7Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.804 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.190     1.995    display_comp/clear
    SLICE_X6Y91          FDCE                                         f  display_comp/contador_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.873     2.038    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  display_comp/contador_reg[2]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y91          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    display_comp/contador_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 display_comp/contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.209ns (44.166%)  route 0.264ns (55.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.602     1.521    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  display_comp/contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  display_comp/contador_reg[6]/Q
                         net (fo=15, routed)          0.074     1.759    display_comp/contador_reg[6]
    SLICE_X7Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.804 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.190     1.995    display_comp/clear
    SLICE_X6Y91          FDCE                                         f  display_comp/contador_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.873     2.038    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  display_comp/contador_reg[3]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y91          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    display_comp/contador_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 display_comp/contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.868%)  route 0.257ns (55.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.602     1.521    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  display_comp/contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  display_comp/contador_reg[6]/Q
                         net (fo=15, routed)          0.074     1.759    display_comp/contador_reg[6]
    SLICE_X7Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.804 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.183     1.987    display_comp/clear
    SLICE_X6Y92          FDCE                                         f  display_comp/contador_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.873     2.038    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  display_comp/contador_reg[4]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.067     1.454    display_comp/contador_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 display_comp/contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.868%)  route 0.257ns (55.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.602     1.521    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  display_comp/contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  display_comp/contador_reg[6]/Q
                         net (fo=15, routed)          0.074     1.759    display_comp/contador_reg[6]
    SLICE_X7Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.804 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.183     1.987    display_comp/clear
    SLICE_X6Y92          FDCE                                         f  display_comp/contador_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.873     2.038    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  display_comp/contador_reg[5]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.067     1.454    display_comp/contador_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 display_comp/contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.868%)  route 0.257ns (55.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.602     1.521    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  display_comp/contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  display_comp/contador_reg[6]/Q
                         net (fo=15, routed)          0.074     1.759    display_comp/contador_reg[6]
    SLICE_X7Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.804 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.183     1.987    display_comp/clear
    SLICE_X6Y92          FDCE                                         f  display_comp/contador_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.873     2.038    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  display_comp/contador_reg[6]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.067     1.454    display_comp/contador_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 display_comp/contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.868%)  route 0.257ns (55.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.602     1.521    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  display_comp/contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  display_comp/contador_reg[6]/Q
                         net (fo=15, routed)          0.074     1.759    display_comp/contador_reg[6]
    SLICE_X7Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.804 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.183     1.987    display_comp/clear
    SLICE_X6Y92          FDCE                                         f  display_comp/contador_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.873     2.038    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  display_comp/contador_reg[7]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.067     1.454    display_comp/contador_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 display_comp/contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.209ns (42.249%)  route 0.286ns (57.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.602     1.521    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  display_comp/contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  display_comp/contador_reg[6]/Q
                         net (fo=15, routed)          0.074     1.759    display_comp/contador_reg[6]
    SLICE_X7Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.804 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.212     2.016    display_comp/clear
    SLICE_X6Y93          FDCE                                         f  display_comp/contador_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.874     2.039    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  display_comp/contador_reg[10]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y93          FDCE (Remov_fdce_C_CLR)     -0.067     1.471    display_comp/contador_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 display_comp/contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/contador_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.209ns (42.249%)  route 0.286ns (57.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.602     1.521    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  display_comp/contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  display_comp/contador_reg[6]/Q
                         net (fo=15, routed)          0.074     1.759    display_comp/contador_reg[6]
    SLICE_X7Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.804 f  display_comp/contador[0]_i_2/O
                         net (fo=12, routed)          0.212     2.016    display_comp/clear
    SLICE_X6Y93          FDCE                                         f  display_comp/contador_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_m (IN)
                         net (fo=0)                   0.000     0.000    clk_m
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_m_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_m_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_m_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.874     2.039    display_comp/clk_m_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  display_comp/contador_reg[11]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y93          FDCE (Remov_fdce_C_CLR)     -0.067     1.471    display_comp/contador_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.545    





