Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov 21 16:55:24 2022
| Host         : PHY-100057LT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    34          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: gen/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.454        0.000                      0                  590        0.128        0.000                      0                  590        3.000        0.000                       0                   333  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in                {0.000 5.000}        10.000          100.000         
  clk_out_clk_wiz_0   {0.000 5.000}        10.000          100.000         
    send_data/CLK     {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out_clk_wiz_0         4.240        0.000                      0                  576        0.128        0.000                      0                  576        4.500        0.000                       0                   325  
    send_data/CLK          96.810        0.000                      0                    8        0.474        0.000                      0                    8       49.500        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
send_data/CLK      clk_out_clk_wiz_0        2.454        0.000                      0                   14        1.409        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)              send_data/CLK                           
(none)                                  clk_out_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 lis_BP/dead_time_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_BP/dead_time_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 2.396ns (41.821%)  route 3.333ns (58.179%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 8.042 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.691    -2.356    lis_BP/clk_out
    SLICE_X0Y126         FDRE                                         r  lis_BP/dead_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  lis_BP/dead_time_reg[7]/Q
                         net (fo=3, routed)           0.814    -1.086    lis_BP/dead_time_reg[7]
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124    -0.962 r  lis_BP/pulse_i_3__2/O
                         net (fo=1, routed)           0.940    -0.022    lis_BP/pulse_i_3__2_n_0
    SLICE_X2Y130         LUT6 (Prop_lut6_I1_O)        0.124     0.102 r  lis_BP/pulse_i_1__2/O
                         net (fo=64, routed)          1.580     1.681    lis_BP/pulse_i_1__2_n_0
    SLICE_X0Y125         LUT3 (Prop_lut3_I2_O)        0.124     1.805 r  lis_BP/dead_time[0]_i_8__2/O
                         net (fo=1, routed)           0.000     1.805    lis_BP/dead_time[0]_i_8__2_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.355 r  lis_BP/dead_time_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.355    lis_BP/dead_time_reg[0]_i_1__2_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.469 r  lis_BP/dead_time_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.469    lis_BP/dead_time_reg[4]_i_1__2_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.583 r  lis_BP/dead_time_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.583    lis_BP/dead_time_reg[8]_i_1__2_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  lis_BP/dead_time_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.697    lis_BP/dead_time_reg[12]_i_1__2_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.811 r  lis_BP/dead_time_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.811    lis_BP/dead_time_reg[16]_i_1__2_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.925 r  lis_BP/dead_time_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.925    lis_BP/dead_time_reg[20]_i_1__2_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.039 r  lis_BP/dead_time_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.039    lis_BP/dead_time_reg[24]_i_1__2_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.373 r  lis_BP/dead_time_reg[28]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     3.373    lis_BP/dead_time_reg[28]_i_1__2_n_6
    SLICE_X0Y132         FDRE                                         r  lis_BP/dead_time_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.581     8.042    lis_BP/clk_out
    SLICE_X0Y132         FDRE                                         r  lis_BP/dead_time_reg[29]/C
                         clock pessimism             -0.413     7.629    
                         clock uncertainty           -0.077     7.552    
    SLICE_X0Y132         FDRE (Setup_fdre_C_D)        0.062     7.614    lis_BP/dead_time_reg[29]
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 lis_BP/dead_time_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_BP/dead_time_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 2.375ns (41.607%)  route 3.333ns (58.393%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 8.042 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.691    -2.356    lis_BP/clk_out
    SLICE_X0Y126         FDRE                                         r  lis_BP/dead_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  lis_BP/dead_time_reg[7]/Q
                         net (fo=3, routed)           0.814    -1.086    lis_BP/dead_time_reg[7]
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124    -0.962 r  lis_BP/pulse_i_3__2/O
                         net (fo=1, routed)           0.940    -0.022    lis_BP/pulse_i_3__2_n_0
    SLICE_X2Y130         LUT6 (Prop_lut6_I1_O)        0.124     0.102 r  lis_BP/pulse_i_1__2/O
                         net (fo=64, routed)          1.580     1.681    lis_BP/pulse_i_1__2_n_0
    SLICE_X0Y125         LUT3 (Prop_lut3_I2_O)        0.124     1.805 r  lis_BP/dead_time[0]_i_8__2/O
                         net (fo=1, routed)           0.000     1.805    lis_BP/dead_time[0]_i_8__2_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.355 r  lis_BP/dead_time_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.355    lis_BP/dead_time_reg[0]_i_1__2_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.469 r  lis_BP/dead_time_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.469    lis_BP/dead_time_reg[4]_i_1__2_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.583 r  lis_BP/dead_time_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.583    lis_BP/dead_time_reg[8]_i_1__2_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  lis_BP/dead_time_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.697    lis_BP/dead_time_reg[12]_i_1__2_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.811 r  lis_BP/dead_time_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.811    lis_BP/dead_time_reg[16]_i_1__2_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.925 r  lis_BP/dead_time_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.925    lis_BP/dead_time_reg[20]_i_1__2_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.039 r  lis_BP/dead_time_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.039    lis_BP/dead_time_reg[24]_i_1__2_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.352 r  lis_BP/dead_time_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     3.352    lis_BP/dead_time_reg[28]_i_1__2_n_4
    SLICE_X0Y132         FDRE                                         r  lis_BP/dead_time_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.581     8.042    lis_BP/clk_out
    SLICE_X0Y132         FDRE                                         r  lis_BP/dead_time_reg[31]/C
                         clock pessimism             -0.413     7.629    
                         clock uncertainty           -0.077     7.552    
    SLICE_X0Y132         FDRE (Setup_fdre_C_D)        0.062     7.614    lis_BP/dead_time_reg[31]
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                          -3.352    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 lis_BP/dead_time_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_BP/dead_time_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 2.301ns (40.840%)  route 3.333ns (59.160%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 8.042 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.691    -2.356    lis_BP/clk_out
    SLICE_X0Y126         FDRE                                         r  lis_BP/dead_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  lis_BP/dead_time_reg[7]/Q
                         net (fo=3, routed)           0.814    -1.086    lis_BP/dead_time_reg[7]
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124    -0.962 r  lis_BP/pulse_i_3__2/O
                         net (fo=1, routed)           0.940    -0.022    lis_BP/pulse_i_3__2_n_0
    SLICE_X2Y130         LUT6 (Prop_lut6_I1_O)        0.124     0.102 r  lis_BP/pulse_i_1__2/O
                         net (fo=64, routed)          1.580     1.681    lis_BP/pulse_i_1__2_n_0
    SLICE_X0Y125         LUT3 (Prop_lut3_I2_O)        0.124     1.805 r  lis_BP/dead_time[0]_i_8__2/O
                         net (fo=1, routed)           0.000     1.805    lis_BP/dead_time[0]_i_8__2_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.355 r  lis_BP/dead_time_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.355    lis_BP/dead_time_reg[0]_i_1__2_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.469 r  lis_BP/dead_time_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.469    lis_BP/dead_time_reg[4]_i_1__2_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.583 r  lis_BP/dead_time_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.583    lis_BP/dead_time_reg[8]_i_1__2_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  lis_BP/dead_time_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.697    lis_BP/dead_time_reg[12]_i_1__2_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.811 r  lis_BP/dead_time_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.811    lis_BP/dead_time_reg[16]_i_1__2_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.925 r  lis_BP/dead_time_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.925    lis_BP/dead_time_reg[20]_i_1__2_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.039 r  lis_BP/dead_time_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.039    lis_BP/dead_time_reg[24]_i_1__2_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.278 r  lis_BP/dead_time_reg[28]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     3.278    lis_BP/dead_time_reg[28]_i_1__2_n_5
    SLICE_X0Y132         FDRE                                         r  lis_BP/dead_time_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.581     8.042    lis_BP/clk_out
    SLICE_X0Y132         FDRE                                         r  lis_BP/dead_time_reg[30]/C
                         clock pessimism             -0.413     7.629    
                         clock uncertainty           -0.077     7.552    
    SLICE_X0Y132         FDRE (Setup_fdre_C_D)        0.062     7.614    lis_BP/dead_time_reg[30]
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 lis_BP/dead_time_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_BP/dead_time_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 2.285ns (40.672%)  route 3.333ns (59.328%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 8.042 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.691    -2.356    lis_BP/clk_out
    SLICE_X0Y126         FDRE                                         r  lis_BP/dead_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  lis_BP/dead_time_reg[7]/Q
                         net (fo=3, routed)           0.814    -1.086    lis_BP/dead_time_reg[7]
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124    -0.962 r  lis_BP/pulse_i_3__2/O
                         net (fo=1, routed)           0.940    -0.022    lis_BP/pulse_i_3__2_n_0
    SLICE_X2Y130         LUT6 (Prop_lut6_I1_O)        0.124     0.102 r  lis_BP/pulse_i_1__2/O
                         net (fo=64, routed)          1.580     1.681    lis_BP/pulse_i_1__2_n_0
    SLICE_X0Y125         LUT3 (Prop_lut3_I2_O)        0.124     1.805 r  lis_BP/dead_time[0]_i_8__2/O
                         net (fo=1, routed)           0.000     1.805    lis_BP/dead_time[0]_i_8__2_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.355 r  lis_BP/dead_time_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.355    lis_BP/dead_time_reg[0]_i_1__2_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.469 r  lis_BP/dead_time_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.469    lis_BP/dead_time_reg[4]_i_1__2_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.583 r  lis_BP/dead_time_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.583    lis_BP/dead_time_reg[8]_i_1__2_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  lis_BP/dead_time_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.697    lis_BP/dead_time_reg[12]_i_1__2_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.811 r  lis_BP/dead_time_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.811    lis_BP/dead_time_reg[16]_i_1__2_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.925 r  lis_BP/dead_time_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.925    lis_BP/dead_time_reg[20]_i_1__2_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.039 r  lis_BP/dead_time_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.039    lis_BP/dead_time_reg[24]_i_1__2_n_0
    SLICE_X0Y132         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.262 r  lis_BP/dead_time_reg[28]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     3.262    lis_BP/dead_time_reg[28]_i_1__2_n_7
    SLICE_X0Y132         FDRE                                         r  lis_BP/dead_time_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.581     8.042    lis_BP/clk_out
    SLICE_X0Y132         FDRE                                         r  lis_BP/dead_time_reg[28]/C
                         clock pessimism             -0.413     7.629    
                         clock uncertainty           -0.077     7.552    
    SLICE_X0Y132         FDRE (Setup_fdre_C_D)        0.062     7.614    lis_BP/dead_time_reg[28]
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 lis_BP/dead_time_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_BP/dead_time_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 2.282ns (40.640%)  route 3.333ns (59.360%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 8.040 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.691    -2.356    lis_BP/clk_out
    SLICE_X0Y126         FDRE                                         r  lis_BP/dead_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  lis_BP/dead_time_reg[7]/Q
                         net (fo=3, routed)           0.814    -1.086    lis_BP/dead_time_reg[7]
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124    -0.962 r  lis_BP/pulse_i_3__2/O
                         net (fo=1, routed)           0.940    -0.022    lis_BP/pulse_i_3__2_n_0
    SLICE_X2Y130         LUT6 (Prop_lut6_I1_O)        0.124     0.102 r  lis_BP/pulse_i_1__2/O
                         net (fo=64, routed)          1.580     1.681    lis_BP/pulse_i_1__2_n_0
    SLICE_X0Y125         LUT3 (Prop_lut3_I2_O)        0.124     1.805 r  lis_BP/dead_time[0]_i_8__2/O
                         net (fo=1, routed)           0.000     1.805    lis_BP/dead_time[0]_i_8__2_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.355 r  lis_BP/dead_time_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.355    lis_BP/dead_time_reg[0]_i_1__2_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.469 r  lis_BP/dead_time_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.469    lis_BP/dead_time_reg[4]_i_1__2_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.583 r  lis_BP/dead_time_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.583    lis_BP/dead_time_reg[8]_i_1__2_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  lis_BP/dead_time_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.697    lis_BP/dead_time_reg[12]_i_1__2_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.811 r  lis_BP/dead_time_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.811    lis_BP/dead_time_reg[16]_i_1__2_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.925 r  lis_BP/dead_time_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.925    lis_BP/dead_time_reg[20]_i_1__2_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.259 r  lis_BP/dead_time_reg[24]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     3.259    lis_BP/dead_time_reg[24]_i_1__2_n_6
    SLICE_X0Y131         FDRE                                         r  lis_BP/dead_time_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.579     8.040    lis_BP/clk_out
    SLICE_X0Y131         FDRE                                         r  lis_BP/dead_time_reg[25]/C
                         clock pessimism             -0.413     7.627    
                         clock uncertainty           -0.077     7.550    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.062     7.612    lis_BP/dead_time_reg[25]
  -------------------------------------------------------------------
                         required time                          7.612    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 lis_BP/dead_time_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_BP/dead_time_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 2.261ns (40.417%)  route 3.333ns (59.583%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 8.040 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.691    -2.356    lis_BP/clk_out
    SLICE_X0Y126         FDRE                                         r  lis_BP/dead_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  lis_BP/dead_time_reg[7]/Q
                         net (fo=3, routed)           0.814    -1.086    lis_BP/dead_time_reg[7]
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124    -0.962 r  lis_BP/pulse_i_3__2/O
                         net (fo=1, routed)           0.940    -0.022    lis_BP/pulse_i_3__2_n_0
    SLICE_X2Y130         LUT6 (Prop_lut6_I1_O)        0.124     0.102 r  lis_BP/pulse_i_1__2/O
                         net (fo=64, routed)          1.580     1.681    lis_BP/pulse_i_1__2_n_0
    SLICE_X0Y125         LUT3 (Prop_lut3_I2_O)        0.124     1.805 r  lis_BP/dead_time[0]_i_8__2/O
                         net (fo=1, routed)           0.000     1.805    lis_BP/dead_time[0]_i_8__2_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.355 r  lis_BP/dead_time_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.355    lis_BP/dead_time_reg[0]_i_1__2_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.469 r  lis_BP/dead_time_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.469    lis_BP/dead_time_reg[4]_i_1__2_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.583 r  lis_BP/dead_time_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.583    lis_BP/dead_time_reg[8]_i_1__2_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  lis_BP/dead_time_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.697    lis_BP/dead_time_reg[12]_i_1__2_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.811 r  lis_BP/dead_time_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.811    lis_BP/dead_time_reg[16]_i_1__2_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.925 r  lis_BP/dead_time_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.925    lis_BP/dead_time_reg[20]_i_1__2_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.238 r  lis_BP/dead_time_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     3.238    lis_BP/dead_time_reg[24]_i_1__2_n_4
    SLICE_X0Y131         FDRE                                         r  lis_BP/dead_time_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.579     8.040    lis_BP/clk_out
    SLICE_X0Y131         FDRE                                         r  lis_BP/dead_time_reg[27]/C
                         clock pessimism             -0.413     7.627    
                         clock uncertainty           -0.077     7.550    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.062     7.612    lis_BP/dead_time_reg[27]
  -------------------------------------------------------------------
                         required time                          7.612    
                         arrival time                          -3.238    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 lis_BP/dead_time_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_BP/dead_time_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 2.187ns (39.618%)  route 3.333ns (60.382%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 8.040 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.691    -2.356    lis_BP/clk_out
    SLICE_X0Y126         FDRE                                         r  lis_BP/dead_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  lis_BP/dead_time_reg[7]/Q
                         net (fo=3, routed)           0.814    -1.086    lis_BP/dead_time_reg[7]
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124    -0.962 r  lis_BP/pulse_i_3__2/O
                         net (fo=1, routed)           0.940    -0.022    lis_BP/pulse_i_3__2_n_0
    SLICE_X2Y130         LUT6 (Prop_lut6_I1_O)        0.124     0.102 r  lis_BP/pulse_i_1__2/O
                         net (fo=64, routed)          1.580     1.681    lis_BP/pulse_i_1__2_n_0
    SLICE_X0Y125         LUT3 (Prop_lut3_I2_O)        0.124     1.805 r  lis_BP/dead_time[0]_i_8__2/O
                         net (fo=1, routed)           0.000     1.805    lis_BP/dead_time[0]_i_8__2_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.355 r  lis_BP/dead_time_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.355    lis_BP/dead_time_reg[0]_i_1__2_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.469 r  lis_BP/dead_time_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.469    lis_BP/dead_time_reg[4]_i_1__2_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.583 r  lis_BP/dead_time_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.583    lis_BP/dead_time_reg[8]_i_1__2_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  lis_BP/dead_time_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.697    lis_BP/dead_time_reg[12]_i_1__2_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.811 r  lis_BP/dead_time_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.811    lis_BP/dead_time_reg[16]_i_1__2_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.925 r  lis_BP/dead_time_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.925    lis_BP/dead_time_reg[20]_i_1__2_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.164 r  lis_BP/dead_time_reg[24]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     3.164    lis_BP/dead_time_reg[24]_i_1__2_n_5
    SLICE_X0Y131         FDRE                                         r  lis_BP/dead_time_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.579     8.040    lis_BP/clk_out
    SLICE_X0Y131         FDRE                                         r  lis_BP/dead_time_reg[26]/C
                         clock pessimism             -0.413     7.627    
                         clock uncertainty           -0.077     7.550    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.062     7.612    lis_BP/dead_time_reg[26]
  -------------------------------------------------------------------
                         required time                          7.612    
                         arrival time                          -3.164    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 lis_BP/dead_time_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_BP/dead_time_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 2.171ns (39.443%)  route 3.333ns (60.557%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( 8.040 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.691    -2.356    lis_BP/clk_out
    SLICE_X0Y126         FDRE                                         r  lis_BP/dead_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  lis_BP/dead_time_reg[7]/Q
                         net (fo=3, routed)           0.814    -1.086    lis_BP/dead_time_reg[7]
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124    -0.962 r  lis_BP/pulse_i_3__2/O
                         net (fo=1, routed)           0.940    -0.022    lis_BP/pulse_i_3__2_n_0
    SLICE_X2Y130         LUT6 (Prop_lut6_I1_O)        0.124     0.102 r  lis_BP/pulse_i_1__2/O
                         net (fo=64, routed)          1.580     1.681    lis_BP/pulse_i_1__2_n_0
    SLICE_X0Y125         LUT3 (Prop_lut3_I2_O)        0.124     1.805 r  lis_BP/dead_time[0]_i_8__2/O
                         net (fo=1, routed)           0.000     1.805    lis_BP/dead_time[0]_i_8__2_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.355 r  lis_BP/dead_time_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.355    lis_BP/dead_time_reg[0]_i_1__2_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.469 r  lis_BP/dead_time_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.469    lis_BP/dead_time_reg[4]_i_1__2_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.583 r  lis_BP/dead_time_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.583    lis_BP/dead_time_reg[8]_i_1__2_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  lis_BP/dead_time_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.697    lis_BP/dead_time_reg[12]_i_1__2_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.811 r  lis_BP/dead_time_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.811    lis_BP/dead_time_reg[16]_i_1__2_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.925 r  lis_BP/dead_time_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.925    lis_BP/dead_time_reg[20]_i_1__2_n_0
    SLICE_X0Y131         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.148 r  lis_BP/dead_time_reg[24]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     3.148    lis_BP/dead_time_reg[24]_i_1__2_n_7
    SLICE_X0Y131         FDRE                                         r  lis_BP/dead_time_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.579     8.040    lis_BP/clk_out
    SLICE_X0Y131         FDRE                                         r  lis_BP/dead_time_reg[24]/C
                         clock pessimism             -0.413     7.627    
                         clock uncertainty           -0.077     7.550    
    SLICE_X0Y131         FDRE (Setup_fdre_C_D)        0.062     7.612    lis_BP/dead_time_reg[24]
  -------------------------------------------------------------------
                         required time                          7.612    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 lis_BP/dead_time_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_BP/dead_time_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 2.168ns (39.410%)  route 3.333ns (60.590%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 8.039 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.691    -2.356    lis_BP/clk_out
    SLICE_X0Y126         FDRE                                         r  lis_BP/dead_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  lis_BP/dead_time_reg[7]/Q
                         net (fo=3, routed)           0.814    -1.086    lis_BP/dead_time_reg[7]
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124    -0.962 r  lis_BP/pulse_i_3__2/O
                         net (fo=1, routed)           0.940    -0.022    lis_BP/pulse_i_3__2_n_0
    SLICE_X2Y130         LUT6 (Prop_lut6_I1_O)        0.124     0.102 r  lis_BP/pulse_i_1__2/O
                         net (fo=64, routed)          1.580     1.681    lis_BP/pulse_i_1__2_n_0
    SLICE_X0Y125         LUT3 (Prop_lut3_I2_O)        0.124     1.805 r  lis_BP/dead_time[0]_i_8__2/O
                         net (fo=1, routed)           0.000     1.805    lis_BP/dead_time[0]_i_8__2_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.355 r  lis_BP/dead_time_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.355    lis_BP/dead_time_reg[0]_i_1__2_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.469 r  lis_BP/dead_time_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.469    lis_BP/dead_time_reg[4]_i_1__2_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.583 r  lis_BP/dead_time_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.583    lis_BP/dead_time_reg[8]_i_1__2_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  lis_BP/dead_time_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.697    lis_BP/dead_time_reg[12]_i_1__2_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.811 r  lis_BP/dead_time_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.811    lis_BP/dead_time_reg[16]_i_1__2_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.145 r  lis_BP/dead_time_reg[20]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     3.145    lis_BP/dead_time_reg[20]_i_1__2_n_6
    SLICE_X0Y130         FDRE                                         r  lis_BP/dead_time_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.578     8.039    lis_BP/clk_out
    SLICE_X0Y130         FDRE                                         r  lis_BP/dead_time_reg[21]/C
                         clock pessimism             -0.413     7.626    
                         clock uncertainty           -0.077     7.549    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.062     7.611    lis_BP/dead_time_reg[21]
  -------------------------------------------------------------------
                         required time                          7.611    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 lis_BP/dead_time_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lis_BP/dead_time_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 2.147ns (39.178%)  route 3.333ns (60.822%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 8.039 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.356ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.691    -2.356    lis_BP/clk_out
    SLICE_X0Y126         FDRE                                         r  lis_BP/dead_time_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.456    -1.900 r  lis_BP/dead_time_reg[7]/Q
                         net (fo=3, routed)           0.814    -1.086    lis_BP/dead_time_reg[7]
    SLICE_X3Y127         LUT6 (Prop_lut6_I0_O)        0.124    -0.962 r  lis_BP/pulse_i_3__2/O
                         net (fo=1, routed)           0.940    -0.022    lis_BP/pulse_i_3__2_n_0
    SLICE_X2Y130         LUT6 (Prop_lut6_I1_O)        0.124     0.102 r  lis_BP/pulse_i_1__2/O
                         net (fo=64, routed)          1.580     1.681    lis_BP/pulse_i_1__2_n_0
    SLICE_X0Y125         LUT3 (Prop_lut3_I2_O)        0.124     1.805 r  lis_BP/dead_time[0]_i_8__2/O
                         net (fo=1, routed)           0.000     1.805    lis_BP/dead_time[0]_i_8__2_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.355 r  lis_BP/dead_time_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.355    lis_BP/dead_time_reg[0]_i_1__2_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.469 r  lis_BP/dead_time_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.469    lis_BP/dead_time_reg[4]_i_1__2_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.583 r  lis_BP/dead_time_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.583    lis_BP/dead_time_reg[8]_i_1__2_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.697 r  lis_BP/dead_time_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.697    lis_BP/dead_time_reg[12]_i_1__2_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.811 r  lis_BP/dead_time_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.811    lis_BP/dead_time_reg[16]_i_1__2_n_0
    SLICE_X0Y130         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.124 r  lis_BP/dead_time_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     3.124    lis_BP/dead_time_reg[20]_i_1__2_n_4
    SLICE_X0Y130         FDRE                                         r  lis_BP/dead_time_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.578     8.039    lis_BP/clk_out
    SLICE_X0Y130         FDRE                                         r  lis_BP/dead_time_reg[23]/C
                         clock pessimism             -0.413     7.626    
                         clock uncertainty           -0.077     7.549    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.062     7.611    lis_BP/dead_time_reg[23]
  -------------------------------------------------------------------
                         required time                          7.611    
                         arrival time                          -3.124    
  -------------------------------------------------------------------
                         slack                                  4.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 count_3/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_3/current_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.884%)  route 0.076ns (35.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.559    -0.553    count_3/clk_out
    SLICE_X9Y128         FDRE                                         r  count_3/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  count_3/q_reg[5]/Q
                         net (fo=3, routed)           0.076    -0.336    count_3/q_reg[5]
    SLICE_X8Y128         FDRE                                         r  count_3/current_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.828    -0.324    count_3/clk_out
    SLICE_X8Y128         FDRE                                         r  count_3/current_count_reg[5]/C
                         clock pessimism             -0.216    -0.540    
    SLICE_X8Y128         FDRE (Hold_fdre_C_D)         0.076    -0.464    count_3/current_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 count_8/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_8/current_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.589    -0.523    count_8/clk_out
    SLICE_X5Y130         FDRE                                         r  count_8/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  count_8/q_reg[6]/Q
                         net (fo=3, routed)           0.119    -0.263    count_8/q_reg[6]
    SLICE_X4Y130         FDRE                                         r  count_8/current_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.857    -0.294    count_8/clk_out
    SLICE_X4Y130         FDRE                                         r  count_8/current_count_reg[6]/C
                         clock pessimism             -0.216    -0.510    
    SLICE_X4Y130         FDRE (Hold_fdre_C_D)         0.076    -0.434    count_8/current_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 count_1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_1/current_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.570%)  route 0.127ns (47.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.587    -0.525    count_1/clk_out
    SLICE_X7Y128         FDRE                                         r  count_1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  count_1/q_reg[1]/Q
                         net (fo=7, routed)           0.127    -0.257    count_1/q_reg[1]
    SLICE_X4Y127         FDRE                                         r  count_1/current_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.854    -0.297    count_1/clk_out
    SLICE_X4Y127         FDRE                                         r  count_1/current_count_reg[1]/C
                         clock pessimism             -0.215    -0.512    
    SLICE_X4Y127         FDRE (Hold_fdre_C_D)         0.072    -0.440    count_1/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 count_4/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_4/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.560    -0.552    count_4/clk_out
    SLICE_X9Y129         FDRE                                         r  count_4/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  count_4/q_reg[1]/Q
                         net (fo=7, routed)           0.133    -0.279    count_4/q_reg[1]
    SLICE_X8Y129         LUT6 (Prop_lut6_I1_O)        0.045    -0.234 r  count_4/q[5]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.234    count_4/p_0_in__4[5]
    SLICE_X8Y129         FDRE                                         r  count_4/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.829    -0.323    count_4/clk_out
    SLICE_X8Y129         FDRE                                         r  count_4/q_reg[5]/C
                         clock pessimism             -0.216    -0.539    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.120    -0.419    count_4/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 count_0/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_0/current_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.206%)  route 0.124ns (46.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.584    -0.528    count_0/clk_out
    SLICE_X5Y125         FDRE                                         r  count_0/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  count_0/q_reg[5]/Q
                         net (fo=3, routed)           0.124    -0.263    count_0/q_reg[5]
    SLICE_X6Y125         FDRE                                         r  count_0/current_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.851    -0.300    count_0/clk_out
    SLICE_X6Y125         FDRE                                         r  count_0/current_count_reg[5]/C
                         clock pessimism             -0.215    -0.515    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.063    -0.452    count_0/current_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 count_5/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_5/current_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.494%)  route 0.126ns (43.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.560    -0.552    count_5/clk_out
    SLICE_X10Y129        FDRE                                         r  count_5/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  count_5/q_reg[6]/Q
                         net (fo=3, routed)           0.126    -0.262    count_5/q_reg[6]
    SLICE_X8Y128         FDRE                                         r  count_5/current_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.828    -0.324    count_5/clk_out
    SLICE_X8Y128         FDRE                                         r  count_5/current_count_reg[6]/C
                         clock pessimism             -0.194    -0.518    
    SLICE_X8Y128         FDRE (Hold_fdre_C_D)         0.060    -0.458    count_5/current_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 count_0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_0/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.584    -0.528    count_0/clk_out
    SLICE_X4Y125         FDRE                                         r  count_0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  count_0/q_reg[1]/Q
                         net (fo=7, routed)           0.131    -0.256    count_0/q_reg[1]
    SLICE_X5Y125         LUT5 (Prop_lut5_I2_O)        0.048    -0.208 r  count_0/q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    count_0/p_0_in__0[4]
    SLICE_X5Y125         FDRE                                         r  count_0/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.851    -0.300    count_0/clk_out
    SLICE_X5Y125         FDRE                                         r  count_0/q_reg[4]/C
                         clock pessimism             -0.215    -0.515    
    SLICE_X5Y125         FDRE (Hold_fdre_C_D)         0.107    -0.408    count_0/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 count_6/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_6/current_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.613%)  route 0.136ns (45.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.562    -0.550    count_6/clk_out
    SLICE_X10Y131        FDRE                                         r  count_6/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  count_6/q_reg[5]/Q
                         net (fo=3, routed)           0.136    -0.250    count_6/q_reg[5]
    SLICE_X8Y131         FDRE                                         r  count_6/current_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.831    -0.321    count_6/clk_out
    SLICE_X8Y131         FDRE                                         r  count_6/current_count_reg[5]/C
                         clock pessimism             -0.194    -0.515    
    SLICE_X8Y131         FDRE (Hold_fdre_C_D)         0.064    -0.451    count_6/current_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 monitor/packet_bit_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            monitor/packet_bit_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.331%)  route 0.122ns (39.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.588    -0.524    monitor/clk_out
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  monitor/packet_bit_count_reg[6]/Q
                         net (fo=4, routed)           0.122    -0.261    monitor/sel0[6]
    SLICE_X7Y129         LUT6 (Prop_lut6_I3_O)        0.045    -0.216 r  monitor/packet_bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    monitor/packet_bit_count[1]_i_1_n_0
    SLICE_X7Y129         FDRE                                         r  monitor/packet_bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.856    -0.295    monitor/clk_out
    SLICE_X7Y129         FDRE                                         r  monitor/packet_bit_count_reg[1]/C
                         clock pessimism             -0.215    -0.510    
    SLICE_X7Y129         FDRE (Hold_fdre_C_D)         0.091    -0.419    monitor/packet_bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 count_7/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_7/current_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.763%)  route 0.134ns (51.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.588    -0.524    count_7/clk_out
    SLICE_X3Y128         FDRE                                         r  count_7/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDRE (Prop_fdre_C_Q)         0.128    -0.396 r  count_7/q_reg[7]/Q
                         net (fo=2, routed)           0.134    -0.262    count_7/q_reg[7]
    SLICE_X5Y128         FDRE                                         r  count_7/current_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.855    -0.296    count_7/clk_out
    SLICE_X5Y128         FDRE                                         r  count_7/current_count_reg[7]/C
                         clock pessimism             -0.194    -0.490    
    SLICE_X5Y128         FDRE (Hold_fdre_C_D)         0.024    -0.466    count_7/current_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  instance_name/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y127    count_0/current_count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y127    count_0/current_count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X5Y129    count_0/current_count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y125    count_0/current_count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y125    count_0/current_count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X6Y125    count_0/current_count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X7Y126    count_0/current_count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X7Y126    count_0/current_count_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y127    count_0/current_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y127    count_0/current_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y127    count_0/current_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y127    count_0/current_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y129    count_0/current_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y129    count_0/current_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y125    count_0/current_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y125    count_0/current_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y125    count_0/current_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y125    count_0/current_count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y127    count_0/current_count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y127    count_0/current_count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y127    count_0/current_count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y127    count_0/current_count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y129    count_0/current_count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X5Y129    count_0/current_count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y125    count_0/current_count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y125    count_0/current_count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y125    count_0/current_count_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y125    count_0/current_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  send_data/CLK
  To Clock:  send_data/CLK

Setup :            0  Failing Endpoints,  Worst Slack       96.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.474ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.810ns  (required time - arrival time)
  Source:                 select_all/select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            select_all/select_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             send_data/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (send_data/CLK rise@100.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.755ns (26.728%)  route 2.070ns (73.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 101.595 - 100.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 r  select_all/select_reg[3]/Q
                         net (fo=14, routed)          1.318     3.641    select_all/Q[3]
    SLICE_X5Y128         LUT4 (Prop_lut4_I0_O)        0.124     3.765 r  select_all/select[3]_i_1/O
                         net (fo=4, routed)           0.752     4.517    select_all/clear
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock send_data/CLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.511    97.973    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.418    98.391 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.619    99.010    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.101 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.579   100.679    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.337   101.016 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.578   101.595    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[0]/C
                         clock pessimism              0.098   101.692    
                         clock uncertainty           -0.077   101.615    
    SLICE_X4Y128         FDRE (Setup_fdre_C_R)       -0.288   101.327    select_all/select_reg[0]
  -------------------------------------------------------------------
                         required time                        101.327    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                 96.810    

Slack (MET) :             96.810ns  (required time - arrival time)
  Source:                 select_all/select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            select_all/select_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             send_data/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (send_data/CLK rise@100.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.755ns (26.728%)  route 2.070ns (73.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 101.595 - 100.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 r  select_all/select_reg[3]/Q
                         net (fo=14, routed)          1.318     3.641    select_all/Q[3]
    SLICE_X5Y128         LUT4 (Prop_lut4_I0_O)        0.124     3.765 r  select_all/select[3]_i_1/O
                         net (fo=4, routed)           0.752     4.517    select_all/clear
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock send_data/CLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.511    97.973    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.418    98.391 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.619    99.010    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.101 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.579   100.679    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.337   101.016 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.578   101.595    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/C
                         clock pessimism              0.098   101.692    
                         clock uncertainty           -0.077   101.615    
    SLICE_X4Y128         FDRE (Setup_fdre_C_R)       -0.288   101.327    select_all/select_reg[1]
  -------------------------------------------------------------------
                         required time                        101.327    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                 96.810    

Slack (MET) :             96.810ns  (required time - arrival time)
  Source:                 select_all/select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            select_all/select_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             send_data/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (send_data/CLK rise@100.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.755ns (26.728%)  route 2.070ns (73.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 101.595 - 100.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 r  select_all/select_reg[3]/Q
                         net (fo=14, routed)          1.318     3.641    select_all/Q[3]
    SLICE_X5Y128         LUT4 (Prop_lut4_I0_O)        0.124     3.765 r  select_all/select[3]_i_1/O
                         net (fo=4, routed)           0.752     4.517    select_all/clear
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock send_data/CLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.511    97.973    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.418    98.391 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.619    99.010    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.101 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.579   100.679    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.337   101.016 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.578   101.595    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[2]/C
                         clock pessimism              0.098   101.692    
                         clock uncertainty           -0.077   101.615    
    SLICE_X4Y128         FDRE (Setup_fdre_C_R)       -0.288   101.327    select_all/select_reg[2]
  -------------------------------------------------------------------
                         required time                        101.327    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                 96.810    

Slack (MET) :             96.810ns  (required time - arrival time)
  Source:                 select_all/select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            select_all/select_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             send_data/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (send_data/CLK rise@100.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.755ns (26.728%)  route 2.070ns (73.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 101.595 - 100.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 r  select_all/select_reg[3]/Q
                         net (fo=14, routed)          1.318     3.641    select_all/Q[3]
    SLICE_X5Y128         LUT4 (Prop_lut4_I0_O)        0.124     3.765 r  select_all/select[3]_i_1/O
                         net (fo=4, routed)           0.752     4.517    select_all/clear
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock send_data/CLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.511    97.973    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.418    98.391 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.619    99.010    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.101 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.579   100.679    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.337   101.016 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.578   101.595    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
                         clock pessimism              0.098   101.692    
                         clock uncertainty           -0.077   101.615    
    SLICE_X4Y128         FDRE (Setup_fdre_C_R)       -0.288   101.327    select_all/select_reg[3]
  -------------------------------------------------------------------
                         required time                        101.327    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                 96.810    

Slack (MET) :             97.556ns  (required time - arrival time)
  Source:                 select_all/select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            select_all/select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             send_data/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (send_data/CLK rise@100.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.755ns (31.108%)  route 1.672ns (68.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 101.595 - 100.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 r  select_all/select_reg[1]/Q
                         net (fo=22, routed)          0.873     3.197    select_all/Q[1]
    SLICE_X4Y127         LUT2 (Prop_lut2_I0_O)        0.124     3.321 r  select_all/select[1]_i_1/O
                         net (fo=1, routed)           0.799     4.119    select_all/p_0_in__9[1]
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock send_data/CLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.511    97.973    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.418    98.391 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.619    99.010    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.101 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.579   100.679    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.337   101.016 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.578   101.595    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/C
                         clock pessimism              0.098   101.692    
                         clock uncertainty           -0.077   101.615    
    SLICE_X4Y128         FDRE (Setup_fdre_C_D)        0.060   101.675    select_all/select_reg[1]
  -------------------------------------------------------------------
                         required time                        101.675    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                 97.556    

Slack (MET) :             97.688ns  (required time - arrival time)
  Source:                 select_all/select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            select_all/select_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             send_data/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (send_data/CLK rise@100.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.755ns (32.579%)  route 1.562ns (67.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 101.595 - 100.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 r  select_all/select_reg[1]/Q
                         net (fo=22, routed)          0.919     3.242    select_all/Q[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.124     3.366 r  select_all/select[3]_i_2/O
                         net (fo=1, routed)           0.644     4.010    select_all/p_0_in__9[3]
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock send_data/CLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.511    97.973    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.418    98.391 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.619    99.010    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.101 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.579   100.679    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.337   101.016 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.578   101.595    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
                         clock pessimism              0.098   101.692    
                         clock uncertainty           -0.077   101.615    
    SLICE_X4Y128         FDRE (Setup_fdre_C_D)        0.083   101.698    select_all/select_reg[3]
  -------------------------------------------------------------------
                         required time                        101.698    
                         arrival time                          -4.010    
  -------------------------------------------------------------------
                         slack                                 97.688    

Slack (MET) :             98.010ns  (required time - arrival time)
  Source:                 select_all/select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            select_all/select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             send_data/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (send_data/CLK rise@100.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.755ns (37.899%)  route 1.237ns (62.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 101.595 - 100.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 r  select_all/select_reg[1]/Q
                         net (fo=22, routed)          0.718     3.041    select_all/Q[1]
    SLICE_X4Y128         LUT3 (Prop_lut3_I2_O)        0.124     3.165 r  select_all/select[2]_i_1/O
                         net (fo=1, routed)           0.519     3.684    select_all/p_0_in__9[2]
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock send_data/CLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.511    97.973    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.418    98.391 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.619    99.010    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.101 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.579   100.679    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.337   101.016 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.578   101.595    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[2]/C
                         clock pessimism              0.098   101.692    
                         clock uncertainty           -0.077   101.615    
    SLICE_X4Y128         FDRE (Setup_fdre_C_D)        0.080   101.695    select_all/select_reg[2]
  -------------------------------------------------------------------
                         required time                        101.695    
                         arrival time                          -3.684    
  -------------------------------------------------------------------
                         slack                                 98.010    

Slack (MET) :             98.272ns  (required time - arrival time)
  Source:                 select_all/select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            select_all/select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             send_data/CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (send_data/CLK rise@100.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.755ns (41.477%)  route 1.065ns (58.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 101.595 - 100.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 f  select_all/select_reg[0]/Q
                         net (fo=25, routed)          1.065     3.389    select_all/Q[0]
    SLICE_X4Y128         LUT1 (Prop_lut1_I0_O)        0.124     3.513 r  select_all/select[0]_i_1/O
                         net (fo=1, routed)           0.000     3.513    select_all/select[0]_i_1_n_0
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock send_data/CLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.511    97.973    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.418    98.391 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.619    99.010    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    99.101 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.579   100.679    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.337   101.016 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.578   101.595    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[0]/C
                         clock pessimism              0.098   101.692    
                         clock uncertainty           -0.077   101.615    
    SLICE_X4Y128         FDRE (Setup_fdre_C_D)        0.170   101.785    select_all/select_reg[0]
  -------------------------------------------------------------------
                         required time                        101.785    
                         arrival time                          -3.513    
  -------------------------------------------------------------------
                         slack                                 98.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 select_all/select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            select_all/select_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             send_data/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (send_data/CLK rise@0.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.240ns (39.198%)  route 0.372ns (60.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 r  select_all/select_reg[2]/Q
                         net (fo=7, routed)           0.202     1.259    select_all/Q[2]
    SLICE_X4Y128         LUT3 (Prop_lut3_I0_O)        0.045     1.304 r  select_all/select[2]_i_1/O
                         net (fo=1, routed)           0.170     1.474    select_all/p_0_in__9[2]
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.835    -0.317    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.204    -0.113 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.293     0.180    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.209 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.068    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.160     1.228 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.282     1.510    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[2]/C
                         clock pessimism             -0.649     0.861    
    SLICE_X4Y128         FDRE (Hold_fdre_C_D)         0.138     0.999    select_all/select_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 select_all/select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            select_all/select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             send_data/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (send_data/CLK rise@0.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.240ns (35.859%)  route 0.429ns (64.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 f  select_all/select_reg[0]/Q
                         net (fo=25, routed)          0.429     1.486    select_all/Q[0]
    SLICE_X4Y128         LUT1 (Prop_lut1_I0_O)        0.045     1.531 r  select_all/select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.531    select_all/select[0]_i_1_n_0
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.835    -0.317    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.204    -0.113 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.293     0.180    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.209 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.068    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.160     1.228 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.282     1.510    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[0]/C
                         clock pessimism             -0.649     0.861    
    SLICE_X4Y128         FDRE (Hold_fdre_C_D)         0.159     1.020    select_all/select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 select_all/select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            select_all/select_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             send_data/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (send_data/CLK rise@0.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.240ns (33.428%)  route 0.478ns (66.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 r  select_all/select_reg[3]/Q
                         net (fo=14, routed)          0.243     1.300    select_all/Q[3]
    SLICE_X4Y128         LUT4 (Prop_lut4_I0_O)        0.045     1.345 r  select_all/select[3]_i_2/O
                         net (fo=1, routed)           0.235     1.579    select_all/p_0_in__9[3]
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.835    -0.317    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.204    -0.113 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.293     0.180    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.209 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.068    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.160     1.228 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.282     1.510    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
                         clock pessimism             -0.649     0.861    
    SLICE_X4Y128         FDRE (Hold_fdre_C_D)         0.140     1.001    select_all/select_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 select_all/select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            select_all/select_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             send_data/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (send_data/CLK rise@0.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.240ns (36.970%)  route 0.409ns (63.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 r  select_all/select_reg[0]/Q
                         net (fo=25, routed)          0.146     1.202    select_all/Q[0]
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.045     1.247 r  select_all/select[3]_i_1/O
                         net (fo=4, routed)           0.264     1.511    select_all/clear
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.835    -0.317    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.204    -0.113 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.293     0.180    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.209 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.068    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.160     1.228 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.282     1.510    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[0]/C
                         clock pessimism             -0.649     0.861    
    SLICE_X4Y128         FDRE (Hold_fdre_C_R)         0.050     0.911    select_all/select_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 select_all/select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            select_all/select_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             send_data/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (send_data/CLK rise@0.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.240ns (36.970%)  route 0.409ns (63.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 r  select_all/select_reg[0]/Q
                         net (fo=25, routed)          0.146     1.202    select_all/Q[0]
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.045     1.247 r  select_all/select[3]_i_1/O
                         net (fo=4, routed)           0.264     1.511    select_all/clear
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.835    -0.317    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.204    -0.113 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.293     0.180    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.209 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.068    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.160     1.228 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.282     1.510    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/C
                         clock pessimism             -0.649     0.861    
    SLICE_X4Y128         FDRE (Hold_fdre_C_R)         0.050     0.911    select_all/select_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 select_all/select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            select_all/select_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             send_data/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (send_data/CLK rise@0.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.240ns (36.970%)  route 0.409ns (63.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 r  select_all/select_reg[0]/Q
                         net (fo=25, routed)          0.146     1.202    select_all/Q[0]
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.045     1.247 r  select_all/select[3]_i_1/O
                         net (fo=4, routed)           0.264     1.511    select_all/clear
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.835    -0.317    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.204    -0.113 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.293     0.180    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.209 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.068    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.160     1.228 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.282     1.510    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[2]/C
                         clock pessimism             -0.649     0.861    
    SLICE_X4Y128         FDRE (Hold_fdre_C_R)         0.050     0.911    select_all/select_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 select_all/select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            select_all/select_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             send_data/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (send_data/CLK rise@0.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.240ns (36.970%)  route 0.409ns (63.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 r  select_all/select_reg[0]/Q
                         net (fo=25, routed)          0.146     1.202    select_all/Q[0]
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.045     1.247 r  select_all/select[3]_i_1/O
                         net (fo=4, routed)           0.264     1.511    select_all/clear
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.835    -0.317    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.204    -0.113 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.293     0.180    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.209 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.068    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.160     1.228 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.282     1.510    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
                         clock pessimism             -0.649     0.861    
    SLICE_X4Y128         FDRE (Hold_fdre_C_R)         0.050     0.911    select_all/select_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 select_all/select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            select_all/select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             send_data/CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (send_data/CLK rise@0.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.240ns (26.780%)  route 0.656ns (73.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 r  select_all/select_reg[0]/Q
                         net (fo=25, routed)          0.274     1.330    select_all/Q[0]
    SLICE_X4Y127         LUT2 (Prop_lut2_I1_O)        0.045     1.375 r  select_all/select[1]_i_1/O
                         net (fo=1, routed)           0.383     1.758    select_all/p_0_in__9[1]
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.835    -0.317    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.204    -0.113 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.293     0.180    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.209 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.068    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.160     1.228 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.282     1.510    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/C
                         clock pessimism             -0.649     0.861    
    SLICE_X4Y128         FDRE (Hold_fdre_C_D)         0.134     0.995    select_all/select_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.762    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         send_data/CLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { send_data/done_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y128  select_all/select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y128  select_all/select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y128  select_all/select_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X4Y128  select_all/select_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128  select_all/select_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128  select_all/select_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128  select_all/select_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128  select_all/select_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128  select_all/select_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128  select_all/select_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128  select_all/select_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128  select_all/select_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128  select_all/select_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128  select_all/select_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128  select_all/select_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128  select_all/select_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128  select_all/select_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128  select_all/select_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128  select_all/select_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X4Y128  select_all/select_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  send_data/CLK
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 select_all/select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/packet_bit_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 1.112ns (38.671%)  route 1.764ns (61.329%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -4.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 f  select_all/select_reg[1]/Q
                         net (fo=22, routed)          0.919     3.242    select_all/Q[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.154     3.396 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.442     3.838    monitor/packet_bit_count_reg[7]_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I0_O)        0.327     4.165 r  monitor/packet_bit_count[7]_i_1/O
                         net (fo=6, routed)           0.403     4.568    monitor/packet_bit_count[7]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.576     8.037    monitor/clk_out
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[3]/C
                         clock pessimism             -0.509     7.529    
                         clock uncertainty           -0.077     7.451    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429     7.022    monitor/packet_bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.022    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 select_all/select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/packet_bit_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 1.112ns (38.671%)  route 1.764ns (61.329%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -4.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 f  select_all/select_reg[1]/Q
                         net (fo=22, routed)          0.919     3.242    select_all/Q[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.154     3.396 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.442     3.838    monitor/packet_bit_count_reg[7]_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I0_O)        0.327     4.165 r  monitor/packet_bit_count[7]_i_1/O
                         net (fo=6, routed)           0.403     4.568    monitor/packet_bit_count[7]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.576     8.037    monitor/clk_out
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[4]/C
                         clock pessimism             -0.509     7.529    
                         clock uncertainty           -0.077     7.451    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429     7.022    monitor/packet_bit_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.022    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 select_all/select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/packet_bit_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 1.112ns (38.671%)  route 1.764ns (61.329%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -4.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 f  select_all/select_reg[1]/Q
                         net (fo=22, routed)          0.919     3.242    select_all/Q[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.154     3.396 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.442     3.838    monitor/packet_bit_count_reg[7]_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I0_O)        0.327     4.165 r  monitor/packet_bit_count[7]_i_1/O
                         net (fo=6, routed)           0.403     4.568    monitor/packet_bit_count[7]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.576     8.037    monitor/clk_out
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[5]/C
                         clock pessimism             -0.509     7.529    
                         clock uncertainty           -0.077     7.451    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429     7.022    monitor/packet_bit_count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.022    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 select_all/select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/packet_bit_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 1.112ns (38.671%)  route 1.764ns (61.329%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -4.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 f  select_all/select_reg[1]/Q
                         net (fo=22, routed)          0.919     3.242    select_all/Q[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.154     3.396 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.442     3.838    monitor/packet_bit_count_reg[7]_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I0_O)        0.327     4.165 r  monitor/packet_bit_count[7]_i_1/O
                         net (fo=6, routed)           0.403     4.568    monitor/packet_bit_count[7]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.576     8.037    monitor/clk_out
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[6]/C
                         clock pessimism             -0.509     7.529    
                         clock uncertainty           -0.077     7.451    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429     7.022    monitor/packet_bit_count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.022    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 select_all/select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/packet_bit_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 1.112ns (38.671%)  route 1.764ns (61.329%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -4.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 f  select_all/select_reg[1]/Q
                         net (fo=22, routed)          0.919     3.242    select_all/Q[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.154     3.396 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.442     3.838    monitor/packet_bit_count_reg[7]_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I0_O)        0.327     4.165 r  monitor/packet_bit_count[7]_i_1/O
                         net (fo=6, routed)           0.403     4.568    monitor/packet_bit_count[7]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.576     8.037    monitor/clk_out
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[7]/C
                         clock pessimism             -0.509     7.529    
                         clock uncertainty           -0.077     7.451    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429     7.022    monitor/packet_bit_count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.022    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 select_all/select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/batch_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 1.112ns (39.417%)  route 1.709ns (60.583%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -4.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( 8.039 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 f  select_all/select_reg[1]/Q
                         net (fo=22, routed)          0.919     3.242    select_all/Q[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.154     3.396 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.442     3.838    monitor/packet_bit_count_reg[7]_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I0_O)        0.327     4.165 r  monitor/packet_bit_count[7]_i_1/O
                         net (fo=6, routed)           0.349     4.513    monitor/packet_bit_count[7]_i_1_n_0
    SLICE_X3Y129         FDRE                                         r  monitor/batch_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.578     8.039    monitor/clk_out
    SLICE_X3Y129         FDRE                                         r  monitor/batch_done_reg/C
                         clock pessimism             -0.509     7.531    
                         clock uncertainty           -0.077     7.453    
    SLICE_X3Y129         FDRE (Setup_fdre_C_D)       -0.047     7.406    monitor/batch_done_reg
  -------------------------------------------------------------------
                         required time                          7.406    
                         arrival time                          -4.513    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 select_all/select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/packet_bit_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.785ns (35.365%)  route 1.435ns (64.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 f  select_all/select_reg[1]/Q
                         net (fo=22, routed)          0.919     3.242    select_all/Q[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.154     3.396 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.516     3.912    monitor/packet_bit_count_reg[7]_0
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.576     8.037    monitor/clk_out
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[3]/C
                         clock pessimism             -0.509     7.529    
                         clock uncertainty           -0.077     7.451    
    SLICE_X4Y129         FDRE (Setup_fdre_C_CE)      -0.408     7.043    monitor/packet_bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.043    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 select_all/select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/packet_bit_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.785ns (35.365%)  route 1.435ns (64.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 f  select_all/select_reg[1]/Q
                         net (fo=22, routed)          0.919     3.242    select_all/Q[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.154     3.396 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.516     3.912    monitor/packet_bit_count_reg[7]_0
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.576     8.037    monitor/clk_out
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[4]/C
                         clock pessimism             -0.509     7.529    
                         clock uncertainty           -0.077     7.451    
    SLICE_X4Y129         FDRE (Setup_fdre_C_CE)      -0.408     7.043    monitor/packet_bit_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.043    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 select_all/select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/packet_bit_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.785ns (35.365%)  route 1.435ns (64.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 f  select_all/select_reg[1]/Q
                         net (fo=22, routed)          0.919     3.242    select_all/Q[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.154     3.396 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.516     3.912    monitor/packet_bit_count_reg[7]_0
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.576     8.037    monitor/clk_out
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[5]/C
                         clock pessimism             -0.509     7.529    
                         clock uncertainty           -0.077     7.451    
    SLICE_X4Y129         FDRE (Setup_fdre_C_CE)      -0.408     7.043    monitor/packet_bit_count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.043    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 select_all/select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/packet_bit_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.785ns (35.365%)  route 1.435ns (64.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 8.037 - 10.000 ) 
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 f  select_all/select_reg[1]/Q
                         net (fo=22, routed)          0.919     3.242    select_all/Q[1]
    SLICE_X4Y128         LUT4 (Prop_lut4_I1_O)        0.154     3.396 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.516     3.912    monitor/packet_bit_count_reg[7]_0
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     4.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     6.370    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.461 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.576     8.037    monitor/clk_out
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[6]/C
                         clock pessimism             -0.509     7.529    
                         clock uncertainty           -0.077     7.451    
    SLICE_X4Y129         FDRE (Setup_fdre_C_CE)      -0.408     7.043    monitor/packet_bit_count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.043    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                  3.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.409ns  (arrival time - required time)
  Source:                 select_all/select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/packet_bit_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.240ns (62.762%)  route 0.142ns (37.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 r  select_all/select_reg[2]/Q
                         net (fo=7, routed)           0.142     1.199    monitor/Q[2]
    SLICE_X5Y127         LUT5 (Prop_lut5_I0_O)        0.045     1.244 r  monitor/packet_bit_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.244    monitor/packet_bit_count[0]_i_1_n_0
    SLICE_X5Y127         FDRE                                         r  monitor/packet_bit_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.854    -0.297    monitor/clk_out
    SLICE_X5Y127         FDRE                                         r  monitor/packet_bit_count_reg[0]/C
                         clock pessimism              0.040    -0.257    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.092    -0.165    monitor/packet_bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 select_all/select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/packet_bit_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.350ns (41.976%)  route 0.484ns (58.024%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 f  select_all/select_reg[3]/Q
                         net (fo=14, routed)          0.243     1.300    select_all/Q[3]
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.045     1.345 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.241     1.585    monitor/packet_bit_count_reg[7]_0
    SLICE_X3Y129         LUT4 (Prop_lut4_I2_O)        0.110     1.695 r  monitor/packet_bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.695    monitor/packet_bit_count[2]_i_1_n_0
    SLICE_X3Y129         FDRE                                         r  monitor/packet_bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.860    -0.292    monitor/clk_out
    SLICE_X3Y129         FDRE                                         r  monitor/packet_bit_count_reg[2]/C
                         clock pessimism              0.040    -0.252    
    SLICE_X3Y129         FDRE (Hold_fdre_C_D)         0.091    -0.161    monitor/packet_bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.896ns  (arrival time - required time)
  Source:                 select_all/select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/packet_bit_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.240ns (35.536%)  route 0.435ns (64.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 f  select_all/select_reg[3]/Q
                         net (fo=14, routed)          0.243     1.300    select_all/Q[3]
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.045     1.345 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.192     1.537    monitor/packet_bit_count_reg[7]_0
    SLICE_X7Y129         FDRE                                         r  monitor/packet_bit_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.856    -0.295    monitor/clk_out
    SLICE_X7Y129         FDRE                                         r  monitor/packet_bit_count_reg[1]/C
                         clock pessimism              0.040    -0.255    
    SLICE_X7Y129         FDRE (Hold_fdre_C_CE)       -0.104    -0.359    monitor/packet_bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.912ns  (arrival time - required time)
  Source:                 select_all/select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/packet_bit_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.240ns (34.720%)  route 0.451ns (65.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 f  select_all/select_reg[3]/Q
                         net (fo=14, routed)          0.243     1.300    select_all/Q[3]
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.045     1.345 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.208     1.553    monitor/packet_bit_count_reg[7]_0
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.856    -0.295    monitor/clk_out
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[3]/C
                         clock pessimism              0.040    -0.255    
    SLICE_X4Y129         FDRE (Hold_fdre_C_CE)       -0.104    -0.359    monitor/packet_bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (arrival time - required time)
  Source:                 select_all/select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/packet_bit_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.240ns (34.720%)  route 0.451ns (65.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 f  select_all/select_reg[3]/Q
                         net (fo=14, routed)          0.243     1.300    select_all/Q[3]
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.045     1.345 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.208     1.553    monitor/packet_bit_count_reg[7]_0
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.856    -0.295    monitor/clk_out
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[4]/C
                         clock pessimism              0.040    -0.255    
    SLICE_X4Y129         FDRE (Hold_fdre_C_CE)       -0.104    -0.359    monitor/packet_bit_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (arrival time - required time)
  Source:                 select_all/select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/packet_bit_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.240ns (34.720%)  route 0.451ns (65.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 f  select_all/select_reg[3]/Q
                         net (fo=14, routed)          0.243     1.300    select_all/Q[3]
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.045     1.345 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.208     1.553    monitor/packet_bit_count_reg[7]_0
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.856    -0.295    monitor/clk_out
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[5]/C
                         clock pessimism              0.040    -0.255    
    SLICE_X4Y129         FDRE (Hold_fdre_C_CE)       -0.104    -0.359    monitor/packet_bit_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (arrival time - required time)
  Source:                 select_all/select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/packet_bit_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.240ns (34.720%)  route 0.451ns (65.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 f  select_all/select_reg[3]/Q
                         net (fo=14, routed)          0.243     1.300    select_all/Q[3]
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.045     1.345 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.208     1.553    monitor/packet_bit_count_reg[7]_0
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.856    -0.295    monitor/clk_out
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[6]/C
                         clock pessimism              0.040    -0.255    
    SLICE_X4Y129         FDRE (Hold_fdre_C_CE)       -0.104    -0.359    monitor/packet_bit_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.912ns  (arrival time - required time)
  Source:                 select_all/select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/packet_bit_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.240ns (34.720%)  route 0.451ns (65.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 f  select_all/select_reg[3]/Q
                         net (fo=14, routed)          0.243     1.300    select_all/Q[3]
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.045     1.345 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.208     1.553    monitor/packet_bit_count_reg[7]_0
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.856    -0.295    monitor/clk_out
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[7]/C
                         clock pessimism              0.040    -0.255    
    SLICE_X4Y129         FDRE (Hold_fdre_C_CE)       -0.104    -0.359    monitor/packet_bit_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.931ns  (arrival time - required time)
  Source:                 select_all/select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/batch_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.350ns (39.210%)  route 0.543ns (60.790%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 f  select_all/select_reg[3]/Q
                         net (fo=14, routed)          0.243     1.300    select_all/Q[3]
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.045     1.345 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.174     1.518    monitor/packet_bit_count_reg[7]_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I0_O)        0.110     1.628 r  monitor/packet_bit_count[7]_i_1/O
                         net (fo=6, routed)           0.126     1.754    monitor/packet_bit_count[7]_i_1_n_0
    SLICE_X3Y129         FDRE                                         r  monitor/batch_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.860    -0.292    monitor/clk_out
    SLICE_X3Y129         FDRE                                         r  monitor/batch_done_reg/C
                         clock pessimism              0.040    -0.252    
    SLICE_X3Y129         FDRE (Hold_fdre_C_D)         0.075    -0.177    monitor/batch_done_reg
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             2.037ns  (arrival time - required time)
  Source:                 select_all/select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            monitor/packet_bit_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - send_data/CLK rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.350ns (38.799%)  route 0.552ns (61.201%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 f  select_all/select_reg[3]/Q
                         net (fo=14, routed)          0.243     1.300    select_all/Q[3]
    SLICE_X4Y128         LUT4 (Prop_lut4_I2_O)        0.045     1.345 r  select_all/packet_bit_count[7]_i_2/O
                         net (fo=8, routed)           0.174     1.518    monitor/packet_bit_count_reg[7]_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I0_O)        0.110     1.628 r  monitor/packet_bit_count[7]_i_1/O
                         net (fo=6, routed)           0.135     1.764    monitor/packet_bit_count[7]_i_1_n_0
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.856    -0.295    monitor/clk_out
    SLICE_X4Y129         FDRE                                         r  monitor/packet_bit_count_reg[3]/C
                         clock pessimism              0.040    -0.255    
    SLICE_X4Y129         FDRE (Hold_fdre_C_R)        -0.018    -0.273    monitor/packet_bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  2.037    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 send_data/bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.202ns  (logic 4.011ns (48.909%)  route 4.190ns (51.091%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE                         0.000     0.000 r  send_data/bit_reg/C
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  send_data/bit_reg/Q
                         net (fo=1, routed)           4.190     4.646    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     8.202 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.202    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/done_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.929ns  (logic 0.890ns (22.651%)  route 3.039ns (77.349%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE                         0.000     0.000 r  send_data/i_reg[14]/C
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  send_data/i_reg[14]/Q
                         net (fo=2, routed)           0.786     1.304    send_data/i_reg_n_0_[14]
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.124     1.428 f  send_data/i[31]_i_9/O
                         net (fo=1, routed)           0.549     1.978    send_data/i[31]_i_9_n_0
    SLICE_X7Y132         LUT5 (Prop_lut5_I4_O)        0.124     2.102 f  send_data/i[31]_i_5/O
                         net (fo=1, routed)           0.853     2.955    send_data/i[31]_i_5_n_0
    SLICE_X7Y133         LUT4 (Prop_lut4_I2_O)        0.124     3.079 r  send_data/i[31]_i_1/O
                         net (fo=32, routed)          0.851     3.929    send_data/i[31]_i_1_n_0
    SLICE_X7Y130         FDRE                                         r  send_data/done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.790ns  (logic 0.890ns (23.482%)  route 2.900ns (76.518%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE                         0.000     0.000 r  send_data/i_reg[14]/C
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  send_data/i_reg[14]/Q
                         net (fo=2, routed)           0.786     1.304    send_data/i_reg_n_0_[14]
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.124     1.428 f  send_data/i[31]_i_9/O
                         net (fo=1, routed)           0.549     1.978    send_data/i[31]_i_9_n_0
    SLICE_X7Y132         LUT5 (Prop_lut5_I4_O)        0.124     2.102 f  send_data/i[31]_i_5/O
                         net (fo=1, routed)           0.853     2.955    send_data/i[31]_i_5_n_0
    SLICE_X7Y133         LUT4 (Prop_lut4_I2_O)        0.124     3.079 r  send_data/i[31]_i_1/O
                         net (fo=32, routed)          0.712     3.790    send_data/i[31]_i_1_n_0
    SLICE_X6Y129         FDRE                                         r  send_data/i_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.790ns  (logic 0.890ns (23.482%)  route 2.900ns (76.518%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE                         0.000     0.000 r  send_data/i_reg[14]/C
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  send_data/i_reg[14]/Q
                         net (fo=2, routed)           0.786     1.304    send_data/i_reg_n_0_[14]
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.124     1.428 f  send_data/i[31]_i_9/O
                         net (fo=1, routed)           0.549     1.978    send_data/i[31]_i_9_n_0
    SLICE_X7Y132         LUT5 (Prop_lut5_I4_O)        0.124     2.102 f  send_data/i[31]_i_5/O
                         net (fo=1, routed)           0.853     2.955    send_data/i[31]_i_5_n_0
    SLICE_X7Y133         LUT4 (Prop_lut4_I2_O)        0.124     3.079 r  send_data/i[31]_i_1/O
                         net (fo=32, routed)          0.712     3.790    send_data/i[31]_i_1_n_0
    SLICE_X6Y129         FDRE                                         r  send_data/i_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.790ns  (logic 0.890ns (23.482%)  route 2.900ns (76.518%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE                         0.000     0.000 r  send_data/i_reg[14]/C
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  send_data/i_reg[14]/Q
                         net (fo=2, routed)           0.786     1.304    send_data/i_reg_n_0_[14]
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.124     1.428 f  send_data/i[31]_i_9/O
                         net (fo=1, routed)           0.549     1.978    send_data/i[31]_i_9_n_0
    SLICE_X7Y132         LUT5 (Prop_lut5_I4_O)        0.124     2.102 f  send_data/i[31]_i_5/O
                         net (fo=1, routed)           0.853     2.955    send_data/i[31]_i_5_n_0
    SLICE_X7Y133         LUT4 (Prop_lut4_I2_O)        0.124     3.079 r  send_data/i[31]_i_1/O
                         net (fo=32, routed)          0.712     3.790    send_data/i[31]_i_1_n_0
    SLICE_X6Y129         FDRE                                         r  send_data/i_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.790ns  (logic 0.890ns (23.482%)  route 2.900ns (76.518%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE                         0.000     0.000 r  send_data/i_reg[14]/C
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  send_data/i_reg[14]/Q
                         net (fo=2, routed)           0.786     1.304    send_data/i_reg_n_0_[14]
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.124     1.428 f  send_data/i[31]_i_9/O
                         net (fo=1, routed)           0.549     1.978    send_data/i[31]_i_9_n_0
    SLICE_X7Y132         LUT5 (Prop_lut5_I4_O)        0.124     2.102 f  send_data/i[31]_i_5/O
                         net (fo=1, routed)           0.853     2.955    send_data/i[31]_i_5_n_0
    SLICE_X7Y133         LUT4 (Prop_lut4_I2_O)        0.124     3.079 r  send_data/i[31]_i_1/O
                         net (fo=32, routed)          0.712     3.790    send_data/i[31]_i_1_n_0
    SLICE_X6Y129         FDRE                                         r  send_data/i_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.750ns  (logic 0.890ns (23.734%)  route 2.860ns (76.266%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE                         0.000     0.000 r  send_data/i_reg[14]/C
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  send_data/i_reg[14]/Q
                         net (fo=2, routed)           0.786     1.304    send_data/i_reg_n_0_[14]
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.124     1.428 f  send_data/i[31]_i_9/O
                         net (fo=1, routed)           0.549     1.978    send_data/i[31]_i_9_n_0
    SLICE_X7Y132         LUT5 (Prop_lut5_I4_O)        0.124     2.102 f  send_data/i[31]_i_5/O
                         net (fo=1, routed)           0.853     2.955    send_data/i[31]_i_5_n_0
    SLICE_X7Y133         LUT4 (Prop_lut4_I2_O)        0.124     3.079 r  send_data/i[31]_i_1/O
                         net (fo=32, routed)          0.671     3.750    send_data/i[31]_i_1_n_0
    SLICE_X6Y130         FDRE                                         r  send_data/i_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.750ns  (logic 0.890ns (23.734%)  route 2.860ns (76.266%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE                         0.000     0.000 r  send_data/i_reg[14]/C
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  send_data/i_reg[14]/Q
                         net (fo=2, routed)           0.786     1.304    send_data/i_reg_n_0_[14]
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.124     1.428 f  send_data/i[31]_i_9/O
                         net (fo=1, routed)           0.549     1.978    send_data/i[31]_i_9_n_0
    SLICE_X7Y132         LUT5 (Prop_lut5_I4_O)        0.124     2.102 f  send_data/i[31]_i_5/O
                         net (fo=1, routed)           0.853     2.955    send_data/i[31]_i_5_n_0
    SLICE_X7Y133         LUT4 (Prop_lut4_I2_O)        0.124     3.079 r  send_data/i[31]_i_1/O
                         net (fo=32, routed)          0.671     3.750    send_data/i[31]_i_1_n_0
    SLICE_X6Y130         FDRE                                         r  send_data/i_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.750ns  (logic 0.890ns (23.734%)  route 2.860ns (76.266%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE                         0.000     0.000 r  send_data/i_reg[14]/C
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  send_data/i_reg[14]/Q
                         net (fo=2, routed)           0.786     1.304    send_data/i_reg_n_0_[14]
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.124     1.428 f  send_data/i[31]_i_9/O
                         net (fo=1, routed)           0.549     1.978    send_data/i[31]_i_9_n_0
    SLICE_X7Y132         LUT5 (Prop_lut5_I4_O)        0.124     2.102 f  send_data/i[31]_i_5/O
                         net (fo=1, routed)           0.853     2.955    send_data/i[31]_i_5_n_0
    SLICE_X7Y133         LUT4 (Prop_lut4_I2_O)        0.124     3.079 r  send_data/i[31]_i_1/O
                         net (fo=32, routed)          0.671     3.750    send_data/i[31]_i_1_n_0
    SLICE_X6Y130         FDRE                                         r  send_data/i_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.750ns  (logic 0.890ns (23.734%)  route 2.860ns (76.266%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE                         0.000     0.000 r  send_data/i_reg[14]/C
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  send_data/i_reg[14]/Q
                         net (fo=2, routed)           0.786     1.304    send_data/i_reg_n_0_[14]
    SLICE_X7Y135         LUT4 (Prop_lut4_I2_O)        0.124     1.428 f  send_data/i[31]_i_9/O
                         net (fo=1, routed)           0.549     1.978    send_data/i[31]_i_9_n_0
    SLICE_X7Y132         LUT5 (Prop_lut5_I4_O)        0.124     2.102 f  send_data/i[31]_i_5/O
                         net (fo=1, routed)           0.853     2.955    send_data/i[31]_i_5_n_0
    SLICE_X7Y133         LUT4 (Prop_lut4_I2_O)        0.124     3.079 r  send_data/i[31]_i_1/O
                         net (fo=32, routed)          0.671     3.750    send_data/i[31]_i_1_n_0
    SLICE_X6Y130         FDRE                                         r  send_data/i_reg[8]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 send_data/i_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE                         0.000     0.000 r  send_data/i_reg[0]/C
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  send_data/i_reg[0]/Q
                         net (fo=7, routed)           0.180     0.321    send_data/Q[0]
    SLICE_X7Y133         LUT1 (Prop_lut1_I0_O)        0.042     0.363 r  send_data/i[0]_i_1/O
                         net (fo=1, routed)           0.000     0.363    send_data/i[0]
    SLICE_X7Y133         FDRE                                         r  send_data/i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDRE                         0.000     0.000 r  send_data/i_reg[15]/C
    SLICE_X6Y132         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  send_data/i_reg[15]/Q
                         net (fo=2, routed)           0.125     0.289    send_data/i_reg_n_0_[15]
    SLICE_X6Y132         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  send_data/i_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    send_data/i_reg[16]_i_1_n_5
    SLICE_X6Y132         FDRE                                         r  send_data/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDRE                         0.000     0.000 r  send_data/i_reg[19]/C
    SLICE_X6Y133         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  send_data/i_reg[19]/Q
                         net (fo=2, routed)           0.127     0.291    send_data/i_reg_n_0_[19]
    SLICE_X6Y133         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  send_data/i_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    send_data/i_reg[20]_i_1_n_5
    SLICE_X6Y133         FDRE                                         r  send_data/i_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE                         0.000     0.000 r  send_data/i_reg[31]/C
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  send_data/i_reg[31]/Q
                         net (fo=2, routed)           0.127     0.291    send_data/i_reg_n_0_[31]
    SLICE_X6Y136         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  send_data/i_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.401    send_data/i_reg[31]_i_2_n_5
    SLICE_X6Y136         FDRE                                         r  send_data/i_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE                         0.000     0.000 r  send_data/i_reg[3]/C
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  send_data/i_reg[3]/Q
                         net (fo=3, routed)           0.127     0.291    send_data/S[2]
    SLICE_X6Y129         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  send_data/i_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    send_data/i_reg[4]_i_1_n_5
    SLICE_X6Y129         FDRE                                         r  send_data/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y131         FDRE                         0.000     0.000 r  send_data/i_reg[11]/C
    SLICE_X6Y131         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  send_data/i_reg[11]/Q
                         net (fo=2, routed)           0.127     0.291    send_data/i_reg_n_0_[11]
    SLICE_X6Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  send_data/i_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    send_data/i_reg[12]_i_1_n_5
    SLICE_X6Y131         FDRE                                         r  send_data/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y134         FDRE                         0.000     0.000 r  send_data/i_reg[23]/C
    SLICE_X6Y134         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  send_data/i_reg[23]/Q
                         net (fo=2, routed)           0.127     0.291    send_data/i_reg_n_0_[23]
    SLICE_X6Y134         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  send_data/i_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    send_data/i_reg[24]_i_1_n_5
    SLICE_X6Y134         FDRE                                         r  send_data/i_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y135         FDRE                         0.000     0.000 r  send_data/i_reg[27]/C
    SLICE_X6Y135         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  send_data/i_reg[27]/Q
                         net (fo=2, routed)           0.127     0.291    send_data/i_reg_n_0_[27]
    SLICE_X6Y135         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  send_data/i_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    send_data/i_reg[28]_i_1_n_5
    SLICE_X6Y135         FDRE                                         r  send_data/i_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/i_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y130         FDRE                         0.000     0.000 r  send_data/i_reg[7]/C
    SLICE_X6Y130         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  send_data/i_reg[7]/Q
                         net (fo=2, routed)           0.127     0.291    send_data/i_reg_n_0_[7]
    SLICE_X6Y130         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  send_data/i_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    send_data/i_reg[8]_i_1_n_5
    SLICE_X6Y130         FDRE                                         r  send_data/i_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_data/i_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            send_data/bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.209ns (49.881%)  route 0.210ns (50.119%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y129         FDRE                         0.000     0.000 r  send_data/i_reg[3]/C
    SLICE_X6Y129         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  send_data/i_reg[3]/Q
                         net (fo=3, routed)           0.210     0.374    select_all/S[2]
    SLICE_X7Y130         LUT5 (Prop_lut5_I1_O)        0.045     0.419 r  select_all/bit_i_1/O
                         net (fo=1, routed)           0.000     0.419    send_data/bit_reg_0
    SLICE_X7Y130         FDRE                                         r  send_data/bit_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_0/current_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_data/bit_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.479ns  (logic 1.331ns (29.714%)  route 3.148ns (70.286%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.690    -2.357    count_0/clk_out
    SLICE_X7Y126         FDRE                                         r  count_0/current_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.456    -1.901 r  count_0/current_count_reg[6]/Q
                         net (fo=1, routed)           1.160    -0.741    select_all/bit_i_2_8[6]
    SLICE_X8Y127         LUT5 (Prop_lut5_I4_O)        0.124    -0.617 r  select_all/bit_i_31/O
                         net (fo=1, routed)           1.178     0.561    select_all/bit_i_31_n_0
    SLICE_X7Y131         LUT6 (Prop_lut6_I5_O)        0.124     0.685 r  select_all/bit_i_16/O
                         net (fo=1, routed)           0.000     0.685    select_all/bit_i_16_n_0
    SLICE_X7Y131         MUXF7 (Prop_muxf7_I1_O)      0.217     0.902 r  select_all/bit_reg_i_9/O
                         net (fo=1, routed)           0.000     0.902    select_all/bit_reg_i_9_n_0
    SLICE_X7Y131         MUXF8 (Prop_muxf8_I1_O)      0.094     0.996 r  select_all/bit_reg_i_3/O
                         net (fo=1, routed)           0.810     1.806    select_all/bit_reg_i_3_n_0
    SLICE_X7Y130         LUT5 (Prop_lut5_I2_O)        0.316     2.122 r  select_all/bit_i_1/O
                         net (fo=1, routed)           0.000     2.122    send_data/bit_reg_0
    SLICE_X7Y130         FDRE                                         r  send_data/bit_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_8/current_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_data/bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.564ns  (logic 0.667ns (42.653%)  route 0.897ns (57.347%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.576    -1.963    count_8/clk_out
    SLICE_X4Y130         FDRE                                         r  count_8/current_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDRE (Prop_fdre_C_Q)         0.367    -1.596 r  count_8/current_count_reg[0]/Q
                         net (fo=1, routed)           0.131    -1.465    select_all/bit_i_2_0[0]
    SLICE_X5Y130         LUT6 (Prop_lut6_I0_O)        0.100    -1.365 r  select_all/bit_i_12/O
                         net (fo=1, routed)           0.637    -0.728    select_all/bit_i_12_n_0
    SLICE_X7Y130         LUT5 (Prop_lut5_I3_O)        0.100    -0.628 r  select_all/bit_i_4/O
                         net (fo=1, routed)           0.129    -0.499    select_all/bit_i_4_n_0
    SLICE_X7Y130         LUT5 (Prop_lut5_I4_O)        0.100    -0.399 r  select_all/bit_i_1/O
                         net (fo=1, routed)           0.000    -0.399    send_data/bit_reg_0
    SLICE_X7Y130         FDRE                                         r  send_data/bit_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.954%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.919    instance_name/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659     3.260 f  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560     3.819    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.848 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.829     4.677    instance_name/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    instance_name/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  send_data/CLK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 select_all/select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            send_data/bit_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.223ns  (logic 1.501ns (28.740%)  route 3.722ns (71.260%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.632    -2.415    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518    -1.897 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.698    -1.199    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.103 r  tick_BUFG_inst/O
                         net (fo=34, routed)          1.698     0.595    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     1.014 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.678     1.692    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.631     2.323 r  select_all/select_reg[1]/Q
                         net (fo=22, routed)          1.894     4.217    select_all/Q[1]
    SLICE_X8Y131         LUT6 (Prop_lut6_I2_O)        0.124     4.341 r  select_all/bit_i_28/O
                         net (fo=1, routed)           1.018     5.359    select_all/bit_i_28_n_0
    SLICE_X7Y131         LUT6 (Prop_lut6_I3_O)        0.124     5.483 r  select_all/bit_i_15/O
                         net (fo=1, routed)           0.000     5.483    select_all/bit_i_15_n_0
    SLICE_X7Y131         MUXF7 (Prop_muxf7_I0_O)      0.212     5.695 r  select_all/bit_reg_i_9/O
                         net (fo=1, routed)           0.000     5.695    select_all/bit_reg_i_9_n_0
    SLICE_X7Y131         MUXF8 (Prop_muxf8_I1_O)      0.094     5.789 r  select_all/bit_reg_i_3/O
                         net (fo=1, routed)           0.810     6.599    select_all/bit_reg_i_3_n_0
    SLICE_X7Y130         LUT5 (Prop_lut5_I2_O)        0.316     6.915 r  select_all/bit_i_1/O
                         net (fo=1, routed)           0.000     6.915    send_data/bit_reg_0
    SLICE_X7Y130         FDRE                                         r  send_data/bit_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 select_all/select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by send_data/CLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            send_data/bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.330ns (43.291%)  route 0.432ns (56.709%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock send_data/CLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.565    -0.547    gen/clk_out
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  gen/tick_reg/Q
                         net (fo=1, routed)           0.259    -0.124    tick
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.098 r  tick_BUFG_inst/O
                         net (fo=34, routed)          0.591     0.492    send_data/tick_BUFG
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.128     0.620 r  send_data/done_reg/Q
                         net (fo=4, routed)           0.241     0.861    select_all/CLK
    SLICE_X4Y128         FDRE                                         r  select_all/select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.195     1.056 r  select_all/select_reg[3]/Q
                         net (fo=14, routed)          0.332     1.389    select_all/Q[3]
    SLICE_X7Y130         LUT6 (Prop_lut6_I2_O)        0.045     1.434 r  select_all/bit_i_10/O
                         net (fo=1, routed)           0.049     1.482    select_all/bit_i_10_n_0
    SLICE_X7Y130         LUT5 (Prop_lut5_I0_O)        0.045     1.527 r  select_all/bit_i_4/O
                         net (fo=1, routed)           0.051     1.579    select_all/bit_i_4_n_0
    SLICE_X7Y130         LUT5 (Prop_lut5_I4_O)        0.045     1.624 r  select_all/bit_i_1/O
                         net (fo=1, routed)           0.000     1.624    send_data/bit_reg_0
    SLICE_X7Y130         FDRE                                         r  send_data/bit_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            lis_A/dead_time_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.051ns  (logic 3.175ns (62.853%)  route 1.876ns (37.147%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  A_IBUF_inst/O
                         net (fo=3, routed)           1.876     3.359    lis_A/A_IBUF
    SLICE_X1Y127         LUT3 (Prop_lut3_I0_O)        0.124     3.483 r  lis_A/dead_time[0]_i_8/O
                         net (fo=1, routed)           0.000     3.483    lis_A/dead_time[0]_i_8_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.033 r  lis_A/dead_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.033    lis_A/dead_time_reg[0]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.147 r  lis_A/dead_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.147    lis_A/dead_time_reg[4]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.261 r  lis_A/dead_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.261    lis_A/dead_time_reg[8]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  lis_A/dead_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.375    lis_A/dead_time_reg[12]_i_1_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.489 r  lis_A/dead_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.489    lis_A/dead_time_reg[16]_i_1_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.603 r  lis_A/dead_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.603    lis_A/dead_time_reg[20]_i_1_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.717 r  lis_A/dead_time_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.717    lis_A/dead_time_reg[24]_i_1_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.051 r  lis_A/dead_time_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.051    lis_A/dead_time_reg[28]_i_1_n_6
    SLICE_X1Y134         FDRE                                         r  lis_A/dead_time_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.583    -1.956    lis_A/clk_out
    SLICE_X1Y134         FDRE                                         r  lis_A/dead_time_reg[29]/C

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            lis_A/dead_time_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.030ns  (logic 3.154ns (62.698%)  route 1.876ns (37.302%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  A_IBUF_inst/O
                         net (fo=3, routed)           1.876     3.359    lis_A/A_IBUF
    SLICE_X1Y127         LUT3 (Prop_lut3_I0_O)        0.124     3.483 r  lis_A/dead_time[0]_i_8/O
                         net (fo=1, routed)           0.000     3.483    lis_A/dead_time[0]_i_8_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.033 r  lis_A/dead_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.033    lis_A/dead_time_reg[0]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.147 r  lis_A/dead_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.147    lis_A/dead_time_reg[4]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.261 r  lis_A/dead_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.261    lis_A/dead_time_reg[8]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  lis_A/dead_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.375    lis_A/dead_time_reg[12]_i_1_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.489 r  lis_A/dead_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.489    lis_A/dead_time_reg[16]_i_1_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.603 r  lis_A/dead_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.603    lis_A/dead_time_reg[20]_i_1_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.717 r  lis_A/dead_time_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.717    lis_A/dead_time_reg[24]_i_1_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.030 r  lis_A/dead_time_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.030    lis_A/dead_time_reg[28]_i_1_n_4
    SLICE_X1Y134         FDRE                                         r  lis_A/dead_time_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.583    -1.956    lis_A/clk_out
    SLICE_X1Y134         FDRE                                         r  lis_A/dead_time_reg[31]/C

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            lis_A/dead_time_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.956ns  (logic 3.080ns (62.141%)  route 1.876ns (37.859%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  A_IBUF_inst/O
                         net (fo=3, routed)           1.876     3.359    lis_A/A_IBUF
    SLICE_X1Y127         LUT3 (Prop_lut3_I0_O)        0.124     3.483 r  lis_A/dead_time[0]_i_8/O
                         net (fo=1, routed)           0.000     3.483    lis_A/dead_time[0]_i_8_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.033 r  lis_A/dead_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.033    lis_A/dead_time_reg[0]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.147 r  lis_A/dead_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.147    lis_A/dead_time_reg[4]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.261 r  lis_A/dead_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.261    lis_A/dead_time_reg[8]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  lis_A/dead_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.375    lis_A/dead_time_reg[12]_i_1_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.489 r  lis_A/dead_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.489    lis_A/dead_time_reg[16]_i_1_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.603 r  lis_A/dead_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.603    lis_A/dead_time_reg[20]_i_1_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.717 r  lis_A/dead_time_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.717    lis_A/dead_time_reg[24]_i_1_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.956 r  lis_A/dead_time_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.956    lis_A/dead_time_reg[28]_i_1_n_5
    SLICE_X1Y134         FDRE                                         r  lis_A/dead_time_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.583    -1.956    lis_A/clk_out
    SLICE_X1Y134         FDRE                                         r  lis_A/dead_time_reg[30]/C

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            lis_A/dead_time_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.940ns  (logic 3.064ns (62.019%)  route 1.876ns (37.981%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  A_IBUF_inst/O
                         net (fo=3, routed)           1.876     3.359    lis_A/A_IBUF
    SLICE_X1Y127         LUT3 (Prop_lut3_I0_O)        0.124     3.483 r  lis_A/dead_time[0]_i_8/O
                         net (fo=1, routed)           0.000     3.483    lis_A/dead_time[0]_i_8_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.033 r  lis_A/dead_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.033    lis_A/dead_time_reg[0]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.147 r  lis_A/dead_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.147    lis_A/dead_time_reg[4]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.261 r  lis_A/dead_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.261    lis_A/dead_time_reg[8]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  lis_A/dead_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.375    lis_A/dead_time_reg[12]_i_1_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.489 r  lis_A/dead_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.489    lis_A/dead_time_reg[16]_i_1_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.603 r  lis_A/dead_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.603    lis_A/dead_time_reg[20]_i_1_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.717 r  lis_A/dead_time_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.717    lis_A/dead_time_reg[24]_i_1_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.940 r  lis_A/dead_time_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.940    lis_A/dead_time_reg[28]_i_1_n_7
    SLICE_X1Y134         FDRE                                         r  lis_A/dead_time_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.583    -1.956    lis_A/clk_out
    SLICE_X1Y134         FDRE                                         r  lis_A/dead_time_reg[28]/C

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            lis_A/dead_time_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.937ns  (logic 3.061ns (61.995%)  route 1.876ns (38.005%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  A_IBUF_inst/O
                         net (fo=3, routed)           1.876     3.359    lis_A/A_IBUF
    SLICE_X1Y127         LUT3 (Prop_lut3_I0_O)        0.124     3.483 r  lis_A/dead_time[0]_i_8/O
                         net (fo=1, routed)           0.000     3.483    lis_A/dead_time[0]_i_8_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.033 r  lis_A/dead_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.033    lis_A/dead_time_reg[0]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.147 r  lis_A/dead_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.147    lis_A/dead_time_reg[4]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.261 r  lis_A/dead_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.261    lis_A/dead_time_reg[8]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  lis_A/dead_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.375    lis_A/dead_time_reg[12]_i_1_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.489 r  lis_A/dead_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.489    lis_A/dead_time_reg[16]_i_1_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.603 r  lis_A/dead_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.603    lis_A/dead_time_reg[20]_i_1_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.937 r  lis_A/dead_time_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.937    lis_A/dead_time_reg[24]_i_1_n_6
    SLICE_X1Y133         FDRE                                         r  lis_A/dead_time_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.582    -1.957    lis_A/clk_out
    SLICE_X1Y133         FDRE                                         r  lis_A/dead_time_reg[25]/C

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            lis_A/dead_time_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.916ns  (logic 3.040ns (61.833%)  route 1.876ns (38.167%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  A_IBUF_inst/O
                         net (fo=3, routed)           1.876     3.359    lis_A/A_IBUF
    SLICE_X1Y127         LUT3 (Prop_lut3_I0_O)        0.124     3.483 r  lis_A/dead_time[0]_i_8/O
                         net (fo=1, routed)           0.000     3.483    lis_A/dead_time[0]_i_8_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.033 r  lis_A/dead_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.033    lis_A/dead_time_reg[0]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.147 r  lis_A/dead_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.147    lis_A/dead_time_reg[4]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.261 r  lis_A/dead_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.261    lis_A/dead_time_reg[8]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  lis_A/dead_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.375    lis_A/dead_time_reg[12]_i_1_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.489 r  lis_A/dead_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.489    lis_A/dead_time_reg[16]_i_1_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.603 r  lis_A/dead_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.603    lis_A/dead_time_reg[20]_i_1_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.916 r  lis_A/dead_time_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.916    lis_A/dead_time_reg[24]_i_1_n_4
    SLICE_X1Y133         FDRE                                         r  lis_A/dead_time_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.582    -1.957    lis_A/clk_out
    SLICE_X1Y133         FDRE                                         r  lis_A/dead_time_reg[27]/C

Slack:                    inf
  Source:                 AP
                            (input port)
  Destination:            lis_AP/dead_time_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.876ns  (logic 3.164ns (64.887%)  route 1.712ns (35.113%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT3=1)
  Clock Path Skew:        -2.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  AP (IN)
                         net (fo=0)                   0.000     0.000    AP
    H14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  AP_IBUF_inst/O
                         net (fo=3, routed)           1.712     3.184    lis_AP/AP_IBUF
    SLICE_X11Y127        LUT3 (Prop_lut3_I0_O)        0.124     3.308 r  lis_AP/dead_time[0]_i_8__1/O
                         net (fo=1, routed)           0.000     3.308    lis_AP/dead_time[0]_i_8__1_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.858 r  lis_AP/dead_time_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.858    lis_AP/dead_time_reg[0]_i_1__1_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 r  lis_AP/dead_time_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.972    lis_AP/dead_time_reg[4]_i_1__1_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.086 r  lis_AP/dead_time_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     4.086    lis_AP/dead_time_reg[8]_i_1__1_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.200 r  lis_AP/dead_time_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     4.200    lis_AP/dead_time_reg[12]_i_1__1_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.314 r  lis_AP/dead_time_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     4.314    lis_AP/dead_time_reg[16]_i_1__1_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.428 r  lis_AP/dead_time_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     4.428    lis_AP/dead_time_reg[20]_i_1__1_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.542 r  lis_AP/dead_time_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     4.542    lis_AP/dead_time_reg[24]_i_1__1_n_0
    SLICE_X11Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.876 r  lis_AP/dead_time_reg[28]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     4.876    lis_AP/dead_time_reg[28]_i_1__1_n_6
    SLICE_X11Y134        FDRE                                         r  lis_AP/dead_time_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.505    -2.034    lis_AP/clk_out
    SLICE_X11Y134        FDRE                                         r  lis_AP/dead_time_reg[29]/C

Slack:                    inf
  Source:                 AP
                            (input port)
  Destination:            lis_AP/dead_time_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.855ns  (logic 3.143ns (64.735%)  route 1.712ns (35.265%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT3=1)
  Clock Path Skew:        -2.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  AP (IN)
                         net (fo=0)                   0.000     0.000    AP
    H14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  AP_IBUF_inst/O
                         net (fo=3, routed)           1.712     3.184    lis_AP/AP_IBUF
    SLICE_X11Y127        LUT3 (Prop_lut3_I0_O)        0.124     3.308 r  lis_AP/dead_time[0]_i_8__1/O
                         net (fo=1, routed)           0.000     3.308    lis_AP/dead_time[0]_i_8__1_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.858 r  lis_AP/dead_time_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.858    lis_AP/dead_time_reg[0]_i_1__1_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 r  lis_AP/dead_time_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.972    lis_AP/dead_time_reg[4]_i_1__1_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.086 r  lis_AP/dead_time_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     4.086    lis_AP/dead_time_reg[8]_i_1__1_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.200 r  lis_AP/dead_time_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     4.200    lis_AP/dead_time_reg[12]_i_1__1_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.314 r  lis_AP/dead_time_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     4.314    lis_AP/dead_time_reg[16]_i_1__1_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.428 r  lis_AP/dead_time_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     4.428    lis_AP/dead_time_reg[20]_i_1__1_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.542 r  lis_AP/dead_time_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     4.542    lis_AP/dead_time_reg[24]_i_1__1_n_0
    SLICE_X11Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.855 r  lis_AP/dead_time_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     4.855    lis_AP/dead_time_reg[28]_i_1__1_n_4
    SLICE_X11Y134        FDRE                                         r  lis_AP/dead_time_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.505    -2.034    lis_AP/clk_out
    SLICE_X11Y134        FDRE                                         r  lis_AP/dead_time_reg[31]/C

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            lis_A/dead_time_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 2.966ns (61.250%)  route 1.876ns (38.750%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  A_IBUF_inst/O
                         net (fo=3, routed)           1.876     3.359    lis_A/A_IBUF
    SLICE_X1Y127         LUT3 (Prop_lut3_I0_O)        0.124     3.483 r  lis_A/dead_time[0]_i_8/O
                         net (fo=1, routed)           0.000     3.483    lis_A/dead_time[0]_i_8_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.033 r  lis_A/dead_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.033    lis_A/dead_time_reg[0]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.147 r  lis_A/dead_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.147    lis_A/dead_time_reg[4]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.261 r  lis_A/dead_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.261    lis_A/dead_time_reg[8]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  lis_A/dead_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.375    lis_A/dead_time_reg[12]_i_1_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.489 r  lis_A/dead_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.489    lis_A/dead_time_reg[16]_i_1_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.603 r  lis_A/dead_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.603    lis_A/dead_time_reg[20]_i_1_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.842 r  lis_A/dead_time_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.842    lis_A/dead_time_reg[24]_i_1_n_5
    SLICE_X1Y133         FDRE                                         r  lis_A/dead_time_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.582    -1.957    lis_A/clk_out
    SLICE_X1Y133         FDRE                                         r  lis_A/dead_time_reg[26]/C

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            lis_A/dead_time_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.826ns  (logic 2.950ns (61.121%)  route 1.876ns (38.879%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  A_IBUF_inst/O
                         net (fo=3, routed)           1.876     3.359    lis_A/A_IBUF
    SLICE_X1Y127         LUT3 (Prop_lut3_I0_O)        0.124     3.483 r  lis_A/dead_time[0]_i_8/O
                         net (fo=1, routed)           0.000     3.483    lis_A/dead_time[0]_i_8_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.033 r  lis_A/dead_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.033    lis_A/dead_time_reg[0]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.147 r  lis_A/dead_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.147    lis_A/dead_time_reg[4]_i_1_n_0
    SLICE_X1Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.261 r  lis_A/dead_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.261    lis_A/dead_time_reg[8]_i_1_n_0
    SLICE_X1Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.375 r  lis_A/dead_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.375    lis_A/dead_time_reg[12]_i_1_n_0
    SLICE_X1Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.489 r  lis_A/dead_time_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.489    lis_A/dead_time_reg[16]_i_1_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.603 r  lis_A/dead_time_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.603    lis_A/dead_time_reg[20]_i_1_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.826 r  lis_A/dead_time_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.826    lis_A/dead_time_reg[24]_i_1_n_7
    SLICE_X1Y133         FDRE                                         r  lis_A/dead_time_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         1.582    -1.957    lis_A/clk_out
    SLICE_X1Y133         FDRE                                         r  lis_A/dead_time_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            lis_B/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.235ns (36.888%)  route 0.402ns (63.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  B_IBUF_inst/O
                         net (fo=3, routed)           0.402     0.638    lis_B/B_IBUF
    SLICE_X3Y123         FDRE                                         r  lis_B/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.855    -0.296    lis_B/clk_out
    SLICE_X3Y123         FDRE                                         r  lis_B/pulse_reg/C

Slack:                    inf
  Source:                 BP
                            (input port)
  Destination:            lis_BP/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.228ns (34.989%)  route 0.424ns (65.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  BP (IN)
                         net (fo=0)                   0.000     0.000    BP
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BP_IBUF_inst/O
                         net (fo=3, routed)           0.424     0.652    lis_BP/BP_IBUF
    SLICE_X1Y125         FDRE                                         r  lis_BP/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.855    -0.297    lis_BP/clk_out
    SLICE_X1Y125         FDRE                                         r  lis_BP/pulse_reg/C

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            lis_B/dead_time_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.346ns (43.236%)  route 0.454ns (56.764%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  B_IBUF_inst/O
                         net (fo=3, routed)           0.454     0.690    lis_B/B_IBUF
    SLICE_X2Y122         LUT3 (Prop_lut3_I0_O)        0.045     0.735 r  lis_B/dead_time[0]_i_8__0/O
                         net (fo=1, routed)           0.000     0.735    lis_B/dead_time[0]_i_8__0_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.801 r  lis_B/dead_time_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.801    lis_B/dead_time_reg[0]_i_1__0_n_6
    SLICE_X2Y122         FDRE                                         r  lis_B/dead_time_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.858    -0.294    lis_B/clk_out
    SLICE_X2Y122         FDRE                                         r  lis_B/dead_time_reg[1]/C

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            lis_B/dead_time_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.389ns (46.129%)  route 0.454ns (53.871%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  B_IBUF_inst/O
                         net (fo=3, routed)           0.454     0.690    lis_B/B_IBUF
    SLICE_X2Y122         LUT3 (Prop_lut3_I2_O)        0.043     0.733 r  lis_B/dead_time[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.733    lis_B/dead_time[0]_i_4__0_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.111     0.844 r  lis_B/dead_time_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.844    lis_B/dead_time_reg[0]_i_1__0_n_5
    SLICE_X2Y122         FDRE                                         r  lis_B/dead_time_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.858    -0.294    lis_B/clk_out
    SLICE_X2Y122         FDRE                                         r  lis_B/dead_time_reg[2]/C

Slack:                    inf
  Source:                 AP
                            (input port)
  Destination:            lis_AP/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.240ns (27.973%)  route 0.618ns (72.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  AP (IN)
                         net (fo=0)                   0.000     0.000    AP
    H14                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  AP_IBUF_inst/O
                         net (fo=3, routed)           0.618     0.858    lis_AP/AP_IBUF
    SLICE_X10Y127        FDRE                                         r  lis_AP/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.827    -0.325    lis_AP/clk_out
    SLICE_X10Y127        FDRE                                         r  lis_AP/pulse_reg/C

Slack:                    inf
  Source:                 BP
                            (input port)
  Destination:            lis_BP/dead_time_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.338ns (39.137%)  route 0.526ns (60.863%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  BP (IN)
                         net (fo=0)                   0.000     0.000    BP
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BP_IBUF_inst/O
                         net (fo=3, routed)           0.526     0.754    lis_BP/BP_IBUF
    SLICE_X0Y125         LUT3 (Prop_lut3_I0_O)        0.045     0.799 r  lis_BP/dead_time[0]_i_8__2/O
                         net (fo=1, routed)           0.000     0.799    lis_BP/dead_time[0]_i_8__2_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.864 r  lis_BP/dead_time_reg[0]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.864    lis_BP/dead_time_reg[0]_i_1__2_n_6
    SLICE_X0Y125         FDRE                                         r  lis_BP/dead_time_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.855    -0.297    lis_BP/clk_out
    SLICE_X0Y125         FDRE                                         r  lis_BP/dead_time_reg[1]/C

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            lis_B/dead_time_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.411ns (47.498%)  route 0.454ns (52.502%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  B_IBUF_inst/O
                         net (fo=3, routed)           0.454     0.690    lis_B/B_IBUF
    SLICE_X2Y122         LUT3 (Prop_lut3_I2_O)        0.043     0.733 r  lis_B/dead_time[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.733    lis_B/dead_time[0]_i_4__0_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.133     0.866 r  lis_B/dead_time_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.866    lis_B/dead_time_reg[0]_i_1__0_n_4
    SLICE_X2Y122         FDRE                                         r  lis_B/dead_time_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.858    -0.294    lis_B/clk_out
    SLICE_X2Y122         FDRE                                         r  lis_B/dead_time_reg[3]/C

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            lis_B/dead_time_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.442ns (49.313%)  route 0.454ns (50.687%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  B_IBUF_inst/O
                         net (fo=3, routed)           0.454     0.690    lis_B/B_IBUF
    SLICE_X2Y122         LUT3 (Prop_lut3_I2_O)        0.043     0.733 r  lis_B/dead_time[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.733    lis_B/dead_time[0]_i_4__0_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.844 r  lis_B/dead_time_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.844    lis_B/dead_time_reg[0]_i_1__0_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.897 r  lis_B/dead_time_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.897    lis_B/dead_time_reg[4]_i_1__0_n_7
    SLICE_X2Y123         FDRE                                         r  lis_B/dead_time_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.855    -0.296    lis_B/clk_out
    SLICE_X2Y123         FDRE                                         r  lis_B/dead_time_reg[4]/C

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            lis_B/dead_time_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.455ns (50.038%)  route 0.454ns (49.962%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  B_IBUF_inst/O
                         net (fo=3, routed)           0.454     0.690    lis_B/B_IBUF
    SLICE_X2Y122         LUT3 (Prop_lut3_I2_O)        0.043     0.733 r  lis_B/dead_time[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.733    lis_B/dead_time[0]_i_4__0_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.844 r  lis_B/dead_time_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.844    lis_B/dead_time_reg[0]_i_1__0_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.910 r  lis_B/dead_time_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.910    lis_B/dead_time_reg[4]_i_1__0_n_5
    SLICE_X2Y123         FDRE                                         r  lis_B/dead_time_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.855    -0.296    lis_B/clk_out
    SLICE_X2Y123         FDRE                                         r  lis_B/dead_time_reg[6]/C

Slack:                    inf
  Source:                 BP
                            (input port)
  Destination:            lis_BP/dead_time_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.385ns (42.278%)  route 0.526ns (57.722%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  BP (IN)
                         net (fo=0)                   0.000     0.000    BP
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  BP_IBUF_inst/O
                         net (fo=3, routed)           0.526     0.754    lis_BP/BP_IBUF
    SLICE_X0Y125         LUT3 (Prop_lut3_I2_O)        0.043     0.797 r  lis_BP/dead_time[0]_i_4__2/O
                         net (fo=1, routed)           0.000     0.797    lis_BP/dead_time[0]_i_4__2_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.114     0.911 r  lis_BP/dead_time_reg[0]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.911    lis_BP/dead_time_reg[0]_i_1__2_n_5
    SLICE_X0Y125         FDRE                                         r  lis_BP/dead_time_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=323, routed)         0.855    -0.297    lis_BP/clk_out
    SLICE_X0Y125         FDRE                                         r  lis_BP/dead_time_reg[2]/C





