// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _synth_top_HH_
#define _synth_top_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "synth_top_writeResult.h"
#include "synth_top_smo_io_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_SMO_IO_ADDR_WIDTH = 17,
         unsigned int C_S_AXI_SMO_IO_DATA_WIDTH = 32>
struct synth_top : public sc_module {
    // Port declarations 20
    sc_in< sc_logic > s_axi_smo_io_AWVALID;
    sc_out< sc_logic > s_axi_smo_io_AWREADY;
    sc_in< sc_uint<C_S_AXI_SMO_IO_ADDR_WIDTH> > s_axi_smo_io_AWADDR;
    sc_in< sc_logic > s_axi_smo_io_WVALID;
    sc_out< sc_logic > s_axi_smo_io_WREADY;
    sc_in< sc_uint<C_S_AXI_SMO_IO_DATA_WIDTH> > s_axi_smo_io_WDATA;
    sc_in< sc_uint<C_S_AXI_SMO_IO_DATA_WIDTH/8> > s_axi_smo_io_WSTRB;
    sc_in< sc_logic > s_axi_smo_io_ARVALID;
    sc_out< sc_logic > s_axi_smo_io_ARREADY;
    sc_in< sc_uint<C_S_AXI_SMO_IO_ADDR_WIDTH> > s_axi_smo_io_ARADDR;
    sc_out< sc_logic > s_axi_smo_io_RVALID;
    sc_in< sc_logic > s_axi_smo_io_RREADY;
    sc_out< sc_uint<C_S_AXI_SMO_IO_DATA_WIDTH> > s_axi_smo_io_RDATA;
    sc_out< sc_lv<2> > s_axi_smo_io_RRESP;
    sc_out< sc_logic > s_axi_smo_io_BVALID;
    sc_in< sc_logic > s_axi_smo_io_BREADY;
    sc_out< sc_lv<2> > s_axi_smo_io_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;


    // Module declarations
    synth_top(sc_module_name name);
    SC_HAS_PROCESS(synth_top);

    ~synth_top();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    synth_top_smo_io_s_axi<C_S_AXI_SMO_IO_ADDR_WIDTH,C_S_AXI_SMO_IO_DATA_WIDTH>* synth_top_smo_io_s_axi_U;
    synth_top_writeResult* synth_top_writeResult_U0;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > synth_top_smo_io_s_axi_U_ap_dummy_ce;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<32> > ap_return;
    sc_signal< sc_lv<10> > example_0_id_address0;
    sc_signal< sc_logic > example_0_id_ce0;
    sc_signal< sc_lv<32> > example_0_id_q0;
    sc_signal< sc_lv<10> > example_1_id_address0;
    sc_signal< sc_logic > example_1_id_ce0;
    sc_signal< sc_lv<32> > example_1_id_q0;
    sc_signal< sc_lv<10> > example_2_id_address0;
    sc_signal< sc_logic > example_2_id_ce0;
    sc_signal< sc_lv<32> > example_2_id_q0;
    sc_signal< sc_lv<10> > example_3_id_address0;
    sc_signal< sc_logic > example_3_id_ce0;
    sc_signal< sc_lv<32> > example_3_id_q0;
    sc_signal< sc_lv<10> > example_0_value_address0;
    sc_signal< sc_logic > example_0_value_ce0;
    sc_signal< sc_lv<64> > example_0_value_q0;
    sc_signal< sc_lv<10> > example_1_value_address0;
    sc_signal< sc_logic > example_1_value_ce0;
    sc_signal< sc_lv<64> > example_1_value_q0;
    sc_signal< sc_lv<10> > example_2_value_address0;
    sc_signal< sc_logic > example_2_value_ce0;
    sc_signal< sc_lv<64> > example_2_value_q0;
    sc_signal< sc_lv<10> > example_3_value_address0;
    sc_signal< sc_logic > example_3_value_ce0;
    sc_signal< sc_lv<64> > example_3_value_q0;
    sc_signal< sc_lv<9> > sv_0_id_address0;
    sc_signal< sc_logic > sv_0_id_ce0;
    sc_signal< sc_lv<32> > sv_0_id_q0;
    sc_signal< sc_lv<9> > sv_1_id_address0;
    sc_signal< sc_logic > sv_1_id_ce0;
    sc_signal< sc_lv<32> > sv_1_id_q0;
    sc_signal< sc_lv<9> > sv_2_id_address0;
    sc_signal< sc_logic > sv_2_id_ce0;
    sc_signal< sc_lv<32> > sv_2_id_q0;
    sc_signal< sc_lv<9> > sv_3_id_address0;
    sc_signal< sc_logic > sv_3_id_ce0;
    sc_signal< sc_lv<32> > sv_3_id_q0;
    sc_signal< sc_lv<9> > sv_0_value_address0;
    sc_signal< sc_logic > sv_0_value_ce0;
    sc_signal< sc_lv<64> > sv_0_value_q0;
    sc_signal< sc_lv<9> > sv_1_value_address0;
    sc_signal< sc_logic > sv_1_value_ce0;
    sc_signal< sc_lv<64> > sv_1_value_q0;
    sc_signal< sc_lv<9> > sv_2_value_address0;
    sc_signal< sc_logic > sv_2_value_ce0;
    sc_signal< sc_lv<64> > sv_2_value_q0;
    sc_signal< sc_lv<9> > sv_3_value_address0;
    sc_signal< sc_logic > sv_3_value_ce0;
    sc_signal< sc_lv<64> > sv_3_value_q0;
    sc_signal< sc_lv<6> > lambda_address0;
    sc_signal< sc_logic > lambda_ce0;
    sc_signal< sc_lv<64> > lambda_q0;
    sc_signal< sc_lv<6> > svNonZeroFeature_address0;
    sc_signal< sc_logic > svNonZeroFeature_ce0;
    sc_signal< sc_lv<32> > svNonZeroFeature_q0;
    sc_signal< sc_lv<6> > nonZeroFeature_address0;
    sc_signal< sc_logic > nonZeroFeature_ce0;
    sc_signal< sc_lv<32> > nonZeroFeature_q0;
    sc_signal< sc_lv<6> > weight_address0;
    sc_signal< sc_logic > weight_ce0;
    sc_signal< sc_lv<64> > weight_q0;
    sc_signal< sc_lv<6> > output_r_address0;
    sc_signal< sc_logic > output_r_ce0;
    sc_signal< sc_logic > output_r_we0;
    sc_signal< sc_lv<64> > output_r_d0;
    sc_signal< sc_lv<64> > output_r_q0;
    sc_signal< sc_lv<32> > kernelType;
    sc_signal< sc_logic > synth_top_writeResult_U0_ap_start;
    sc_signal< sc_logic > synth_top_writeResult_U0_ap_done;
    sc_signal< sc_logic > synth_top_writeResult_U0_ap_continue;
    sc_signal< sc_logic > synth_top_writeResult_U0_ap_idle;
    sc_signal< sc_logic > synth_top_writeResult_U0_ap_ready;
    sc_signal< sc_lv<10> > synth_top_writeResult_U0_example_0_id_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_example_0_id_ce0;
    sc_signal< sc_lv<32> > synth_top_writeResult_U0_example_0_id_q0;
    sc_signal< sc_lv<10> > synth_top_writeResult_U0_example_1_id_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_example_1_id_ce0;
    sc_signal< sc_lv<32> > synth_top_writeResult_U0_example_1_id_q0;
    sc_signal< sc_lv<10> > synth_top_writeResult_U0_example_2_id_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_example_2_id_ce0;
    sc_signal< sc_lv<32> > synth_top_writeResult_U0_example_2_id_q0;
    sc_signal< sc_lv<10> > synth_top_writeResult_U0_example_3_id_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_example_3_id_ce0;
    sc_signal< sc_lv<32> > synth_top_writeResult_U0_example_3_id_q0;
    sc_signal< sc_lv<10> > synth_top_writeResult_U0_example_0_value_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_example_0_value_ce0;
    sc_signal< sc_lv<64> > synth_top_writeResult_U0_example_0_value_q0;
    sc_signal< sc_lv<10> > synth_top_writeResult_U0_example_1_value_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_example_1_value_ce0;
    sc_signal< sc_lv<64> > synth_top_writeResult_U0_example_1_value_q0;
    sc_signal< sc_lv<10> > synth_top_writeResult_U0_example_2_value_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_example_2_value_ce0;
    sc_signal< sc_lv<64> > synth_top_writeResult_U0_example_2_value_q0;
    sc_signal< sc_lv<10> > synth_top_writeResult_U0_example_3_value_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_example_3_value_ce0;
    sc_signal< sc_lv<64> > synth_top_writeResult_U0_example_3_value_q0;
    sc_signal< sc_lv<9> > synth_top_writeResult_U0_sv_0_id_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_sv_0_id_ce0;
    sc_signal< sc_lv<32> > synth_top_writeResult_U0_sv_0_id_q0;
    sc_signal< sc_lv<9> > synth_top_writeResult_U0_sv_1_id_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_sv_1_id_ce0;
    sc_signal< sc_lv<32> > synth_top_writeResult_U0_sv_1_id_q0;
    sc_signal< sc_lv<9> > synth_top_writeResult_U0_sv_2_id_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_sv_2_id_ce0;
    sc_signal< sc_lv<32> > synth_top_writeResult_U0_sv_2_id_q0;
    sc_signal< sc_lv<9> > synth_top_writeResult_U0_sv_3_id_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_sv_3_id_ce0;
    sc_signal< sc_lv<32> > synth_top_writeResult_U0_sv_3_id_q0;
    sc_signal< sc_lv<9> > synth_top_writeResult_U0_sv_0_value_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_sv_0_value_ce0;
    sc_signal< sc_lv<64> > synth_top_writeResult_U0_sv_0_value_q0;
    sc_signal< sc_lv<9> > synth_top_writeResult_U0_sv_1_value_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_sv_1_value_ce0;
    sc_signal< sc_lv<64> > synth_top_writeResult_U0_sv_1_value_q0;
    sc_signal< sc_lv<9> > synth_top_writeResult_U0_sv_2_value_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_sv_2_value_ce0;
    sc_signal< sc_lv<64> > synth_top_writeResult_U0_sv_2_value_q0;
    sc_signal< sc_lv<9> > synth_top_writeResult_U0_sv_3_value_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_sv_3_value_ce0;
    sc_signal< sc_lv<64> > synth_top_writeResult_U0_sv_3_value_q0;
    sc_signal< sc_lv<6> > synth_top_writeResult_U0_lambda_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_lambda_ce0;
    sc_signal< sc_lv<64> > synth_top_writeResult_U0_lambda_q0;
    sc_signal< sc_lv<6> > synth_top_writeResult_U0_svNonZeroFeature_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_svNonZeroFeature_ce0;
    sc_signal< sc_lv<32> > synth_top_writeResult_U0_svNonZeroFeature_q0;
    sc_signal< sc_lv<6> > synth_top_writeResult_U0_nonZeroFeature_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_nonZeroFeature_ce0;
    sc_signal< sc_lv<32> > synth_top_writeResult_U0_nonZeroFeature_q0;
    sc_signal< sc_lv<6> > synth_top_writeResult_U0_weight_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_weight_ce0;
    sc_signal< sc_lv<64> > synth_top_writeResult_U0_weight_q0;
    sc_signal< sc_lv<6> > synth_top_writeResult_U0_output_r_address0;
    sc_signal< sc_logic > synth_top_writeResult_U0_output_r_ce0;
    sc_signal< sc_logic > synth_top_writeResult_U0_output_r_we0;
    sc_signal< sc_lv<64> > synth_top_writeResult_U0_output_r_d0;
    sc_signal< sc_lv<64> > synth_top_writeResult_U0_output_r_q0;
    sc_signal< sc_lv<32> > synth_top_writeResult_U0_kernelType;
    sc_signal< sc_logic > ap_reg_procdone_synth_top_writeResult_U0;
    sc_signal< sc_logic > ap_sig_hs_done;
    sc_signal< sc_logic > ap_CS;
    sc_signal< sc_logic > ap_sig_top_allready;
    sc_signal< sc_logic > ap_sig_hs_continue;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const bool ap_true;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_hs_continue();
    void thread_ap_sig_hs_done();
    void thread_ap_sig_top_allready();
    void thread_example_0_id_address0();
    void thread_example_0_id_ce0();
    void thread_example_0_value_address0();
    void thread_example_0_value_ce0();
    void thread_example_1_id_address0();
    void thread_example_1_id_ce0();
    void thread_example_1_value_address0();
    void thread_example_1_value_ce0();
    void thread_example_2_id_address0();
    void thread_example_2_id_ce0();
    void thread_example_2_value_address0();
    void thread_example_2_value_ce0();
    void thread_example_3_id_address0();
    void thread_example_3_id_ce0();
    void thread_example_3_value_address0();
    void thread_example_3_value_ce0();
    void thread_lambda_address0();
    void thread_lambda_ce0();
    void thread_nonZeroFeature_address0();
    void thread_nonZeroFeature_ce0();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_svNonZeroFeature_address0();
    void thread_svNonZeroFeature_ce0();
    void thread_sv_0_id_address0();
    void thread_sv_0_id_ce0();
    void thread_sv_0_value_address0();
    void thread_sv_0_value_ce0();
    void thread_sv_1_id_address0();
    void thread_sv_1_id_ce0();
    void thread_sv_1_value_address0();
    void thread_sv_1_value_ce0();
    void thread_sv_2_id_address0();
    void thread_sv_2_id_ce0();
    void thread_sv_2_value_address0();
    void thread_sv_2_value_ce0();
    void thread_sv_3_id_address0();
    void thread_sv_3_id_ce0();
    void thread_sv_3_value_address0();
    void thread_sv_3_value_ce0();
    void thread_synth_top_smo_io_s_axi_U_ap_dummy_ce();
    void thread_synth_top_writeResult_U0_ap_continue();
    void thread_synth_top_writeResult_U0_ap_start();
    void thread_synth_top_writeResult_U0_example_0_id_q0();
    void thread_synth_top_writeResult_U0_example_0_value_q0();
    void thread_synth_top_writeResult_U0_example_1_id_q0();
    void thread_synth_top_writeResult_U0_example_1_value_q0();
    void thread_synth_top_writeResult_U0_example_2_id_q0();
    void thread_synth_top_writeResult_U0_example_2_value_q0();
    void thread_synth_top_writeResult_U0_example_3_id_q0();
    void thread_synth_top_writeResult_U0_example_3_value_q0();
    void thread_synth_top_writeResult_U0_kernelType();
    void thread_synth_top_writeResult_U0_lambda_q0();
    void thread_synth_top_writeResult_U0_nonZeroFeature_q0();
    void thread_synth_top_writeResult_U0_output_r_q0();
    void thread_synth_top_writeResult_U0_svNonZeroFeature_q0();
    void thread_synth_top_writeResult_U0_sv_0_id_q0();
    void thread_synth_top_writeResult_U0_sv_0_value_q0();
    void thread_synth_top_writeResult_U0_sv_1_id_q0();
    void thread_synth_top_writeResult_U0_sv_1_value_q0();
    void thread_synth_top_writeResult_U0_sv_2_id_q0();
    void thread_synth_top_writeResult_U0_sv_2_value_q0();
    void thread_synth_top_writeResult_U0_sv_3_id_q0();
    void thread_synth_top_writeResult_U0_sv_3_value_q0();
    void thread_synth_top_writeResult_U0_weight_q0();
    void thread_weight_address0();
    void thread_weight_ce0();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
