0.6
2018.2
Jun 14 2018
20:41:02
D:/FPGA/pipeline_mips_cpu/pipeline_mips_cpu.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/FPGA/pipeline_mips_cpu/primitives/adder.sv,1661099935,systemVerilog,,D:/FPGA/pipeline_mips_cpu/src/alu.sv,,adder,,,../../../../src,,,,,
D:/FPGA/pipeline_mips_cpu/primitives/mux_2.sv,1659041482,systemVerilog,,D:/FPGA/pipeline_mips_cpu/primitives/mux_4.sv,,mux_2,,,../../../../src,,,,,
D:/FPGA/pipeline_mips_cpu/primitives/mux_4.sv,1659359615,systemVerilog,,D:/FPGA/pipeline_mips_cpu/primitives/register.sv,,mux_4,,,../../../../src,,,,,
D:/FPGA/pipeline_mips_cpu/primitives/register.sv,1658868356,systemVerilog,,D:/FPGA/pipeline_mips_cpu/primitives/register_clr.sv,,register,,,../../../../src,,,,,
D:/FPGA/pipeline_mips_cpu/primitives/register_clr.sv,1662309710,systemVerilog,,D:/FPGA/pipeline_mips_cpu/primitives/register_en.sv,,register_clr,,,../../../../src,,,,,
D:/FPGA/pipeline_mips_cpu/primitives/register_en.sv,1660506734,systemVerilog,,D:/FPGA/pipeline_mips_cpu/primitives/register_en_clr.sv,,register_en,,,../../../../src,,,,,
D:/FPGA/pipeline_mips_cpu/primitives/register_en_clr.sv,1662291156,systemVerilog,,D:/FPGA/pipeline_mips_cpu/src/register_file.sv,,register_en_clr,,,../../../../src,,,,,
D:/FPGA/pipeline_mips_cpu/src/alu.sv,1660574081,systemVerilog,,D:/FPGA/pipeline_mips_cpu/src/control_unit.sv,D:/FPGA/pipeline_mips_cpu/src/cmd.vh,alu,,,../../../../src,,,,,
D:/FPGA/pipeline_mips_cpu/src/cmd.vh,1660507444,verilog,,,,,,,,,,,,
D:/FPGA/pipeline_mips_cpu/src/control_unit.sv,1660593241,systemVerilog,,D:/FPGA/pipeline_mips_cpu/src/cpu_top.sv,D:/FPGA/pipeline_mips_cpu/src/cmd.vh,control_unit,,,../../../../src,,,,,
D:/FPGA/pipeline_mips_cpu/src/cpu_top.sv,1662407257,systemVerilog,,D:/FPGA/pipeline_mips_cpu/src/data_mem.sv,,cpu_top,,,../../../../src,,,,,
D:/FPGA/pipeline_mips_cpu/src/data_mem.sv,1660506199,systemVerilog,,D:/FPGA/pipeline_mips_cpu/src/hazard_unit.sv,,data_mem,,,../../../../src,,,,,
D:/FPGA/pipeline_mips_cpu/src/hazardValue.vh,1660592139,verilog,,,,,,,,,,,,
D:/FPGA/pipeline_mips_cpu/src/hazard_unit.sv,1660592241,systemVerilog,,D:/FPGA/pipeline_mips_cpu/src/instruction_mem.sv,D:/FPGA/pipeline_mips_cpu/src/hazardValue.vh,hazard_unit,,,../../../../src,,,,,
D:/FPGA/pipeline_mips_cpu/src/instruction_mem.sv,1661700236,systemVerilog,,D:/FPGA/pipeline_mips_cpu/primitives/mux_2.sv,,instruction_mem,,,../../../../src,,,,,
D:/FPGA/pipeline_mips_cpu/src/register_file.sv,1661103612,systemVerilog,,D:/FPGA/pipeline_mips_cpu/src/sign_extend.sv,,register_file,,,../../../../src,,,,,
D:/FPGA/pipeline_mips_cpu/src/sign_extend.sv,1658867139,systemVerilog,,D:/FPGA/pipeline_mips_cpu/testbench/testbench_pipeline_cpu.sv,,sign_extend,,,../../../../src,,,,,
D:/FPGA/pipeline_mips_cpu/testbench/testbench_pipeline_cpu.sv,1662411923,systemVerilog,,,,testbench_pipeline_cpu,,,../../../../src,,,,,
