
---------- Begin Simulation Statistics ----------
simSeconds                                   0.506647                       # Number of seconds simulated (Second)
simTicks                                 506647475500                       # Number of ticks simulated (Tick)
finalTick                                5095098744500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  27169.24                       # Real time elapsed on the host (Second)
hostTickRate                                 18647833                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4395732                       # Number of bytes of host memory used (Byte)
simInsts                                   4272815087                       # Number of instructions simulated (Count)
simOps                                     6180429732                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   157267                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     227479                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu0.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF 506653240500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu1.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF 506653240500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu2.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF 506653240500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu3.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF 506653240500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   939                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  939                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 4050                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                4050                       # Transaction distribution (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port          426                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total          426                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           34                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         1550                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           72                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           58                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         1736                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           60                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio         1630                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          160                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         2066                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          156                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          132                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         4204                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           38                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           30                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         1500                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         1576                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          170                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          108                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          104                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           86                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         1568                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         2036                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     9978                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port          852                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total          852                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           17                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         3100                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          144                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          116                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         3421                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           30                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio          815                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         4132                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          312                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          264                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         5873                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           76                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           60                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         3000                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         3152                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          100                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          216                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          208                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          172                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         3136                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         3832                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     17130                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer15.occupancy             2072000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy             2933956                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy             1976373                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer18.occupancy             1946384                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy               217500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer9.occupancy              1420000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              225495                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer3.occupancy             1292500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer5.occupancy             3368000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer7.occupancy             1200000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer9.occupancy             1483500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples   2261927.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.029108966250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        45771                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        45771                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3708529                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             692294                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1527983                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     736143                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1527983                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   736143                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   2199                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                      1871                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1527983                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               736143                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1118194                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  275306                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   76057                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   29073                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   13032                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    6834                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    3958                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    2275                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     749                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     211                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     61                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    906                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1037                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  30475                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  42387                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  45357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  46357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  46685                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  46860                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  46939                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  46965                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  46917                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  46905                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  46986                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  47000                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  47347                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  47338                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  47101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  46944                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1077                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    132                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    110                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     86                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     90                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     90                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   1963                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        45771                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      33.339320                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     29.633872                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     58.043845                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         45764     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         45771                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        45771                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.082607                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.066503                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.070680                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17         44708     97.68%     97.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           937      2.05%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21            76      0.17%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23            11      0.02%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25             4      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27             2      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31             5      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33             3      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37             2      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45             4      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65            15      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         45771                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  140736                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                97790912                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             47113152                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              193015689.86106592                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              92990006.42114124                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  506647441000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     223771.75                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0     97650176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::ruby.dir_cntrl0     47111488                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 192737910.918496221304                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::ruby.dir_cntrl0 92986722.086213171482                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0      1527983                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::ruby.dir_cntrl0       736143                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0  63589844500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::ruby.dir_cntrl0 12389750432750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     41616.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::ruby.dir_cntrl0  16830629.96                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0     97791040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       97791040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::ruby.dir_cntrl0     47113152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     47113152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0      1527985                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1527985                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::ruby.dir_cntrl0       736143                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         736143                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0    193015943                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         193015943                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::ruby.dir_cntrl0     92990006                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         92990006                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0    286005949                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        286005949                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1525784                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              736117                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        92863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        95614                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        86773                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        90753                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        94352                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        94470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        96197                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        90955                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        96062                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        91787                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       104607                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        95715                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        99557                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        94571                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       100244                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       101264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        45717                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        46824                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        43701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        44615                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        46575                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        46480                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        45026                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        42529                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        45231                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        44807                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        49079                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        45360                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        44984                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        48364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        48174                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        48651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             34981394500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            7628920000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        63589844500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22926.83                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41676.83                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              925319                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             228898                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            60.65                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           31.10                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1107691                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   130.688865                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    97.707959                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   150.654459                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       687693     62.08%     62.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       291388     26.31%     88.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        65862      5.95%     94.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        23586      2.13%     96.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        11465      1.04%     97.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         6503      0.59%     98.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         4692      0.42%     98.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3626      0.33%     98.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12876      1.16%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1107691                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              97650176                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           47111488                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              192.737911                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               92.986722                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.23                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.51                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.73                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               51.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      3843433440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      2042825730                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     5298629700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1886857740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 39994624800.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  83286998370                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 124418418240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  260771788020                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   514.700656                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 322572841250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  16918200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 167162182250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      4066308540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      2161271475                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     5597181660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1955673000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 39994624800.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  83299567440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 124407833280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  261482460195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   516.103352                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 322543576000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  16918200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 167191446500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages           78                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       319488                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs           78                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            16                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            159                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples          63638643                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             1.268787                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            3.264430                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |    63143728     99.22%     99.22% |      475826      0.75%     99.97% |       17451      0.03%    100.00% |        1496      0.00%    100.00% |         133      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total            63638643                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples   2259050504                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.438049                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.307184                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.734882                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |  1523689763     67.45%     67.45% |   693596655     30.70%     98.15% |    39550284      1.75%     99.90% |     1747006      0.08%     99.98% |      338823      0.01%     99.99% |       76816      0.00%    100.00% |       24467      0.00%    100.00% |       20016      0.00%    100.00% |        6674      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total   2259050504                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples     2298294836                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.294980                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.033331                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         5.753711                       (Unspecified)
system.ruby.m_latencyHistSeqr            |  2298165362     99.99%     99.99% |       88617      0.00%    100.00% |       35407      0.00%    100.00% |        3832      0.00%    100.00% |        1344      0.00%    100.00% |         206      0.00%    100.00% |          65      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total       2298294836                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples   2285575329                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.018013                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.012409                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.204474                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |  2285574597    100.00%    100.00% |         643      0.00%    100.00% |          30      0.00%    100.00% |          30      0.00%    100.00% |          21      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total    2285575329                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples     12719507                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     51.063236                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    40.785998                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    59.022197                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |    12590122     98.98%     98.98% |       88557      0.70%     99.68% |       35379      0.28%     99.96% |        3831      0.03%     99.99% |        1344      0.01%    100.00% |         206      0.00%    100.00% |          65      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total     12719507                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples      35935294                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         1.934123                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        3.843273                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |    35545988     98.92%     98.92% |      374964      1.04%     99.96% |       13104      0.04%    100.00% |        1153      0.00%    100.00% |          80      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total        35935294                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples      27514898                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         0.408518                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        2.006722                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |    27409289     99.62%     99.62% |      100862      0.37%     99.98% |        4347      0.02%    100.00% |         343      0.00%    100.00% |          53      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total        27514898                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples        188451                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         0.001571                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        0.056026                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |      188303     99.92%     99.92% |           0      0.00%     99.92% |         148      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total          188451                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch        1527932      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Data          731151      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data      1527986      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack       736143      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_READ           61      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE         4992      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement       764253      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch      1527932      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE         4992      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack         4992      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.Data        731141      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ           10      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement       764253      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data      1527935      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack       731141      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data           10      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           10      0.00%      0.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest   |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest::total           61                       (Unspecified)
system.ruby.DMA_Controller.WriteRequest  |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.WriteRequest::total         4992                       (Unspecified)
system.ruby.DMA_Controller.Data          |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Data::total             61                       (Unspecified)
system.ruby.DMA_Controller.Ack           |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Ack::total            4992                       (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest::total           61                       (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest::total         4992                       (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data  |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data::total           61                       (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack   |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack::total         4992                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |   361907437     31.78%     31.78% |   242720734     21.32%     53.10% |   326113361     28.64%     81.74% |   207902032     18.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total   1138643564                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |   194827300     30.66%     30.66% |   136982945     21.55%     52.21% |   183293625     28.84%     81.05% |   120443929     18.95%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total    635547799                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |   156138915     29.79%     29.79% |   105891649     20.20%     50.00% |   158873346     30.31%     80.31% |   103204251     19.69%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total    524108161                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |       38015     22.51%     22.51% |       42098     24.92%     47.43% |       50943     30.16%     77.59% |       37862     22.41%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total       168918                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |     3399490     26.82%     26.82% |     2857438     22.54%     49.36% |     2948991     23.26%     72.63% |     3470036     27.37%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total     12675955                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |         356     15.55%     15.55% |         727     31.76%     47.31% |         588     25.69%     73.00% |         618     27.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         2289                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        5025     29.14%     29.14% |        4968     28.81%     57.96% |        2597     15.06%     73.02% |        4652     26.98%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total        17242                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GET_INSTR |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GET_INSTR::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |     1451977     26.67%     26.67% |     1332101     24.47%     51.14% |     1144541     21.03%     72.17% |     1514972     27.83%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total      5443591                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |        4493     26.06%     26.06% |        5384     31.22%     57.28% |        2014     11.68%     68.96% |        5353     31.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total        17244                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |     1952592     26.93%     26.93% |     1529091     21.09%     48.02% |     1810946     24.98%     72.99% |     1958365     27.01%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total      7250994                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |        7867     55.56%     55.56% |        2683     18.95%     74.51% |        1692     11.95%     86.46% |        1917     13.54%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total        14159                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |        2712     35.32%     35.32% |        2151     28.02%     63.34% |        1285     16.74%     80.07% |        1530     19.93%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total         7678                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |     3107198     26.82%     26.82% |     2569202     22.18%     48.99% |     2694180     23.25%     72.25% |     3215301     27.75%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total     11585881                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |     1554839     26.82%     26.82% |     1416165     24.42%     51.24% |     1218126     21.01%     72.25% |     1608892     27.75%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total      5798022                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |      186477     25.82%     25.82% |      200687     27.79%     53.61% |      177699     24.60%     78.21% |      157387     21.79%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total       722250                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |     1659190     26.94%     26.94% |     1241494     20.16%     47.09% |     1554044     25.23%     72.32% |     1704749     27.68%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total      6159477                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |       25257     21.50%     21.50% |       28953     24.65%     46.15% |       36987     31.49%     77.64% |       26261     22.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total       117458                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        1357     16.30%     16.30% |        2600     31.22%     47.52% |        1771     21.27%     68.79% |        2599     31.21%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total         8327                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |        6747     30.90%     30.90% |        5125     23.47%     54.38% |        5349     24.50%     78.88% |        4612     21.12%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total        21833                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         452     23.59%     23.59% |         503     26.25%     49.84% |         512     26.72%     76.57% |         449     23.43%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         1916                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |        4534     21.11%     21.11% |        5629     26.21%     47.32% |        6911     32.18%     79.50% |        4402     20.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total        21476                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |     4801356     20.69%     20.69% |     6766896     29.16%     49.86% |     3965326     17.09%     66.95% |     7669248     33.05%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total     23202826                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |   194634074     30.66%     30.66% |   136777133     21.55%     52.21% |   183110568     28.85%     81.05% |   120281919     18.95%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total    634803694                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |        2712     35.31%     35.31% |        2151     28.01%     63.32% |        1285     16.73%     80.05% |        1532     19.95%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total         7680                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |       11258     24.89%     24.89% |       12019     26.57%     51.46% |       11310     25.01%     76.47% |       10642     23.53%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total        45229                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |      287750     26.93%     26.93% |      282591     26.45%     53.38% |      247894     23.20%     76.58% |      250301     23.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total      1068536                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |    50029079     28.15%     28.15% |    37875886     21.31%     49.46% |    48213070     27.13%     76.59% |    41604742     23.41%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total    177722777                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |      174028     15.91%     15.91% |      333989     30.53%     46.44% |      176066     16.09%     62.53% |      409945     37.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total      1094028                       (Unspecified)
system.ruby.L1Cache_Controller.E.Inv     |         468     22.46%     22.46% |         336     16.12%     38.58% |         950     45.59%     84.17% |         330     15.83%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Inv::total         2084                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |     1275064     29.40%     29.40% |      994596     22.93%     52.33% |      966119     22.27%     74.60% |     1101598     25.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total      4337377                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX |          19      6.53%      6.53% |          76     26.12%     32.65% |         147     50.52%     83.16% |          49     16.84%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX::total          291                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS |        2294     24.34%     24.34% |        3039     32.25%     56.59% |        1080     11.46%     68.05% |        3011     31.95%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS::total         9424                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GET_INSTR |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GET_INSTR::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |   305520041     32.78%     32.78% |   196657864     21.10%     53.89% |   272714328     29.26%     83.15% |   157014732     16.85%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total    931906965                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |   154302530     29.85%     29.85% |   104313505     20.18%     50.04% |   157141436     30.40%     80.44% |   101087568     19.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total    516845039                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |        1032     24.90%     24.90% |         790     19.06%     43.97% |        1696     40.93%     84.89% |         626     15.11%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total         4144                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |     1832134     25.28%     25.28% |     1574606     21.72%     47.00% |     1728061     23.84%     70.84% |     2113703     29.16%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total      7248504                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX |         337     16.88%     16.88% |         651     32.60%     49.47% |         440     22.03%     71.51% |         569     28.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX::total         1997                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS |        2731     34.94%     34.94% |        1929     24.68%     59.62% |        1516     19.40%     79.02% |        1640     20.98%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         7816                       (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement |           7     11.48%     11.48% |          16     26.23%     37.70% |           6      9.84%     47.54% |          32     52.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement::total           61                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |     1451977     26.67%     26.67% |     1332101     24.47%     51.14% |     1144541     21.03%     72.17% |     1514972     27.83%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total      5443591                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        4493     26.06%     26.06% |        5384     31.22%     57.28% |        2014     11.68%     68.96% |        5353     31.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total        17244                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |      292950     26.89%     26.89% |      287094     26.35%     53.23% |      256390     23.53%     76.77% |      253165     23.23%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total      1089599                       (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |     1659642     26.94%     26.94% |     1241997     20.16%     47.09% |     1554556     25.23%     72.32% |     1705200     27.68%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total      6161395                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |        3263     85.62%     85.62% |         219      5.75%     91.37% |         153      4.01%     95.38% |         176      4.62%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total         3811                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |        4604     44.49%     44.49% |        2464     23.81%     68.30% |        1539     14.87%     83.18% |        1741     16.82%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total        10348                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |        2712     35.32%     35.32% |        2151     28.02%     63.34% |        1285     16.74%     80.07% |        1530     19.93%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total         7678                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |         765     16.46%     16.46% |        1323     28.47%     44.93% |         740     15.92%     60.86% |        1819     39.14%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total         4647                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           2      9.09%      9.09% |           0      0.00%      9.09% |           9     40.91%     50.00% |          11     50.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           22                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           3     14.29%     14.29% |           7     33.33%     47.62% |           3     14.29%     61.90% |           8     38.10%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           21                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Inv   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Inv::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |     3107198     26.82%     26.82% |     2569202     22.18%     48.99% |     2694178     23.25%     72.25% |     3215299     27.75%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total     11585877                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           2     50.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            4                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR       744279      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS        5807001      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX        6161470      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE         7680      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX       11585882      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old            3      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement       728544      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean       766850      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data       1527934      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack        1495404      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data          11961      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean         9428      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack              57650      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all          92964      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock          17244      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock     11612664      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv             20      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR        87390      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS       911549      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX       528993      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR       656232      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS       345342      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX         1481      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE         7678      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement          613      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean        90267      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           36      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS      4532121      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX      5628632      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement       725940      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean       672355      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GET_INSTR            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS        17242      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX         2289      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX     11585877      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement         1991      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean         4228      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.MEM_Inv           10      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR          196      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETS          239      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETX           73      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack      1495404      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data         1548      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all          453      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           10      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data         2597      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all         1631      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack          56896      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all        90267      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack            754      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all          613      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS           80      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data       911470      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR          423      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS           15      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data        87471      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data       528993      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS          331      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock         9159      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS           27      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock     11603505      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS           55      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data         7787      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean         9380      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock           77      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data           29      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean           48      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock        17167      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples   1138638918                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.283579                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.019725                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     6.186778                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |  1138552013     99.99%     99.99% |       66381      0.01%    100.00% |       18707      0.00%    100.00% |        1266      0.00%    100.00% |         510      0.00%    100.00% |          36      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total   1138638918                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples   1132832568                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000582                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000404                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.024123                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |  1132172967     99.94%     99.94% |      659601      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total   1132832568                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples      5806350                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    56.497001                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    42.597958                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    66.646803                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |     5719445     98.50%     98.50% |       66381      1.14%     99.65% |       18707      0.32%     99.97% |        1266      0.02%     99.99% |         510      0.01%    100.00% |          36      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total      5806350                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples    479148400                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.654256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.104871                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev     7.629974                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |   479113935     99.99%     99.99% |       16183      0.00%    100.00% |       14844      0.00%    100.00% |        2440      0.00%    100.00% |         767      0.00%    100.00% |         168      0.00%    100.00% |          60      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total    479148400                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples    473017627                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.077572                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.054849                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.362065                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |   473017286    100.00%    100.00% |         298      0.00%    100.00% |          10      0.00%    100.00% |          17      0.00%    100.00% |          13      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total    473017627                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples      6130773                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    46.148152                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    39.423490                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    50.342927                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |     6096351     99.44%     99.44% |       16156      0.26%     99.70% |       14828      0.24%     99.94% |        2440      0.04%     99.98% |         767      0.01%    100.00% |         168      0.00%    100.00% |          60      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total      6130773                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples    635547778                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.056088                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.004279                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     2.567385                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |   635540214    100.00%    100.00% |        5687      0.00%    100.00% |        1706      0.00%    100.00% |         112      0.00%    100.00% |          57      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total    635547778                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples    634803694                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.000206                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   634803667    100.00%    100.00% |          27      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total    634803694                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples       744084                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    48.906929                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    38.358914                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    57.772110                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |      736520     98.98%     98.98% |        5687      0.76%     99.75% |        1706      0.23%     99.98% |         112      0.02%     99.99% |          57      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total       744084                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples     44779764                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.115125                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.058947                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     2.208945                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |    44776360     99.99%     99.99% |        3024      0.01%    100.00% |         104      0.00%    100.00% |         149      0.00%    100.00% |          68      0.00%    100.00% |          39      0.00%    100.00% |           6      0.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total     44779764                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples     44755275                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.085301                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.056801                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.824546                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |    44754884    100.00%    100.00% |         345      0.00%    100.00% |          20      0.00%    100.00% |          13      0.00%    100.00% |           8      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total     44755275                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples        24489                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    55.620360                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    43.126388                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    68.611975                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |       21476     87.70%     87.70% |        2679     10.94%     98.64% |          84      0.34%     98.98% |         136      0.56%     99.53% |          60      0.25%     99.78% |          35      0.14%     99.92% |           6      0.02%     99.95% |           5      0.02%     99.97% |           3      0.01%     99.98% |           5      0.02%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total        24489                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        89988                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     9.529993                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.771184                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    32.464749                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |       87754     97.52%     97.52% |        2074      2.30%     99.82% |          60      0.07%     99.89% |          53      0.06%     99.95% |          32      0.04%     99.98% |          11      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total        89988                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples        76177                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.004975                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.000303                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     0.654275                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |       76172     99.99%     99.99% |           1      0.00%     99.99% |           0      0.00%     99.99% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total        76177                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        13811                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    56.551227                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    41.388401                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    65.217163                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |       11577     83.82%     83.82% |        2074     15.02%     98.84% |          60      0.43%     99.28% |          53      0.38%     99.66% |          32      0.23%     99.89% |          11      0.08%     99.97% |           2      0.01%     99.99% |           0      0.00%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        13811                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        89988                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       89988    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total        89988                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        89988                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       89988    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        89988                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count      1533225                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000150                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count      2264366                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000278                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time    285024500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time   125.873865                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count      3028639                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000297                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count      2264366                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000282                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count      1495404                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000147                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.mandatoryQueue.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.mandatoryQueue.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.requestToDir.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.requestToDir.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.responseFromDir.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.fullyBusyCycles         5775907                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples      6570236                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.275133                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     1.497644                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-7      6463614     98.38%     98.38% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::8-15        96527      1.47%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-23         8824      0.13%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::24-31         1014      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-39          208      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::40-47           35      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-55            9      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::56-63            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-71            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total      6570236                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits    514827034                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses      3218550                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses    518045584                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits    194634074                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses       193224                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses    194827298                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count    712872882                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.070041                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time    202058500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count          778                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     0.283443                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count      6518972                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.001279                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count        43397                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.374673                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count        48423                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count      6526839                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.000641                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count      3118824                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.000306                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles         4365551                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples      5488406                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean     0.577790                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev     2.454168                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-7      5314075     96.82%     96.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::8-15       139280      2.54%     99.36% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-23        27700      0.50%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::24-31         5798      0.11%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-39         1206      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::40-47          243      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-55           66      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::56-63           23      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-71            9      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::72-79            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total      5488406                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits    345948483                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses      2662965                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses    348611448                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits    136777171                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses       205860                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses    136983031                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count    485594479                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.047737                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time    179467000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count         1346                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     0.369582                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count      5438027                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.001067                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count        47794                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.890309                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count        52763                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count      5440710                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.000534                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count      2581685                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.000253                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles         4730054                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples      5708786                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean     0.374281                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev     1.845665                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-7      5589452     97.91%     97.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::8-15       102950      1.80%     99.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::16-23        13354      0.23%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::24-31         2308      0.04%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-39          523      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::40-47          117      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::48-55           46      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::56-63           22      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-71            9      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::72-79            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total      5708786                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits    482210758                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses      2775825                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses    484986583                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits    183110670                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses       183101                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses    183293771                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count    668280354                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.065649                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time    180948000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count          758                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     0.270767                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count      5653106                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.001110                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count        54128                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.493478                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count        56725                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count      5654797                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.000555                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count      2702482                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.000265                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles         3654882                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples      6740570                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean     0.566187                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     2.438993                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-15      6697997     99.37%     99.37% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::16-31        40588      0.60%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-47         1842      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::48-63          127      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-79           12      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::80-95            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total      6740570                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits    307786235                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses      3318221                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses    311104456                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits    120281919                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses       161999                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses    120443918                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count    431548374                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.042440                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time    171694500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count         1870                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     0.397857                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count      6695521                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.001314                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count        43132                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.429562                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count        47784                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count      6697438                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.000657                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count      3227055                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.000317                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.fullyBusyCycles            6047                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::samples     39130645                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     1.784074                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev     3.726622                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-15     38739833     99.00%     99.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::16-31       376240      0.96%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::32-47        13277      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::48-63         1200      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-79           90      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::80-95            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::96-111            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total     39130645                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count      1528172                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.002699                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count       125801                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count     24305626                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.002387                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time      8242000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count          929                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     0.339098                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits     11171522                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses      1548223                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses     12719745                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count     25780978                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.021164                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count      3195588                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000314                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count     11630046                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.001141                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control        42743751                       (Unspecified)
system.ruby.network.msg_byte.Control        341950008                       (Unspecified)
system.ruby.network.msg_count.Request_Control       502673                       (Unspecified)
system.ruby.network.msg_byte.Request_Control      4021384                       (Unspecified)
system.ruby.network.msg_count.Response_Data     44965564                       (Unspecified)
system.ruby.network.msg_byte.Response_Data   3237520608                       (Unspecified)
system.ruby.network.msg_count.Response_Control     76944135                       (Unspecified)
system.ruby.network.msg_byte.Response_Control    615553080                       (Unspecified)
system.ruby.network.msg_count.Writeback_Data     21757947                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Data   1566572184                       (Unspecified)
system.ruby.network.msg_count.Writeback_Control     13042266                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Control    104338128                       (Unspecified)
system.ruby.network.int_links0.buffers0.m_msg_count      6518972                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers0.m_buf_msgs     0.006433                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers1.m_msg_count        48423                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers1.m_buf_msgs     0.000048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers2.m_msg_count      3118824                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers2.m_buf_msgs     0.003078                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers0.m_msg_count      5437927                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers0.m_buf_msgs     0.005367                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers1.m_msg_count        52763                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers1.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers2.m_msg_count      2581633                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers2.m_buf_msgs     0.002548                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers1.m_msg_count      5654658                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers1.m_buf_msgs     0.005580                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers2.m_msg_count        54128                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers2.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers1.m_msg_count      6697438                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers1.m_buf_msgs     0.006610                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers2.m_msg_count        43132                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers2.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers0.m_msg_count     24305386                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers0.m_buf_msgs     0.023986                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers1.m_msg_count      3195352                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers1.m_buf_msgs     0.003153                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers2.m_msg_count     11629908                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers2.m_buf_msgs     0.011477                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers0.m_msg_count      1532985                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers0.m_buf_msgs     0.001513                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers1.m_msg_count      1495404                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers1.m_buf_msgs     0.001476                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links14.buffers1.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links14.buffers1.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers0.m_msg_count      5652966                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers0.m_buf_msgs     0.005579                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers1.m_msg_count        56725                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers1.m_buf_msgs     0.000056                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers2.m_msg_count      2702396                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers2.m_buf_msgs     0.002667                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers0.m_msg_count      6695521                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers0.m_buf_msgs     0.006608                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers1.m_msg_count        47784                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers1.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers2.m_msg_count      3227055                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers2.m_buf_msgs     0.003185                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers0.m_msg_count      1527932                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers0.m_buf_msgs     0.001508                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers1.m_msg_count     25780741                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers1.m_buf_msgs     0.025442                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers2.m_msg_count       125771                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers2.m_buf_msgs     0.000124                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links5.buffers1.m_msg_count      3028402                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links5.buffers1.m_buf_msgs     0.002989                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links6.buffers0.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links6.buffers0.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers1.m_msg_count      6526839                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers1.m_buf_msgs     0.006441                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers2.m_msg_count        43397                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers2.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers1.m_msg_count      5440612                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers1.m_buf_msgs     0.005369                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers2.m_msg_count        47794                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers2.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized     1.437823                       (Unspecified)
system.ruby.network.routers0.msg_count.Control::0      3411774                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Control::0     27294192                       (Unspecified)
system.ruby.network.routers0.msg_count.Request_Control::2        43397                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Request_Control::2       347176                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Data::1      3419470                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Data::1    246201840                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::1      3154760                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::2      3118824                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::1     25238080                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::2     24950592                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::0      1832134                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::1         1032                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::0    131913648                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::1        74304                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Control::0      1275064                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Control::0     10200512                       (Unspecified)
system.ruby.network.routers0.port_buffers1.m_msg_count      6526839                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers1.m_buf_msgs     0.000641                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers2.m_msg_count        43397                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_msg_count      6518972                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers3.m_buf_msgs     0.001394                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_stall_time   3841827500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers3.m_avg_stall_time   589.330266                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers4.m_msg_count        48423                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers4.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers4.m_stall_time     15330500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers4.m_avg_stall_time   316.595420                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers5.m_msg_count      3118824                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers5.m_buf_msgs     0.000306                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers5.m_stall_time        49500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers5.m_avg_stall_time     0.015871                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization     16921366                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization     1.669935                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count      6570236                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes    270741856                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes    218179968                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy     13636270                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.50                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.40                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.msg_count.Request_Control::2        43397                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Request_Control::2       347176                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Data::1      3409062                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Data::1    245452464                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Control::1      3117777                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Control::1     24942216                       (Unspecified)
system.ruby.network.routers0.throttle01.acc_link_utilization 12217405.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization     1.205711                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count      9686219                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes    195478488                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes    117988736                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time   3857207500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy      7437005                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time   398.216012                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.36                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.22                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.msg_count.Control::0      3411774                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Control::0     27294192                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Data::1        10408                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Data::1       749376                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::1        36983                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::2      3118824                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::1       295864                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::2     24950592                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::0      1832134                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::1         1032                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::0    131913648                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::1        74304                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Control::0      1275064                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Control::0     10200512                       (Unspecified)
system.ruby.network.routers1.percent_links_utilized     1.213439                       (Unspecified)
system.ruby.network.routers1.msg_count.Control::0      2868825                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Control::0     22950600                       (Unspecified)
system.ruby.network.routers1.msg_count.Request_Control::2        47794                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Request_Control::2       382352                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Data::1      2877339                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Data::1    207168408                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::1      2615344                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::2      2581685                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::1     20922752                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::2     20653480                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::0      1574606                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::1          790                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::0    113371632                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::1        56880                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Control::0       994596                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Control::0      7956768                       (Unspecified)
system.ruby.network.routers1.port_buffers1.m_msg_count      5440710                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers1.m_buf_msgs     0.000534                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers2.m_msg_count        47794                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_msg_count      5438027                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers3.m_buf_msgs     0.001219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_stall_time   3492403500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers3.m_avg_stall_time   642.218860                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers4.m_msg_count        52763                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers4.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers4.m_stall_time     13400500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers4.m_avg_stall_time   253.975324                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers5.m_msg_count      2581685                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers5.m_buf_msgs     0.000253                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers5.m_stall_time        63000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers5.m_avg_stall_time     0.024403                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization     14210948                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization     1.402449                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count      5488504                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes    227375168                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes    183467136                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy     11466741                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.42                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.msg_count.Request_Control::2        47794                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Request_Control::2       382352                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Data::1      2866674                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Data::1    206400528                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Control::1      2574036                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Control::1     20592288                       (Unspecified)
system.ruby.network.routers1.throttle01.acc_link_utilization 10380481.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization     1.024428                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count      8072475                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes    166087704                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes    101507904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time   3505867000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy      6459309                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time   434.298898                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.31                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.msg_count.Control::0      2868825                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Control::0     22950600                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Data::1        10665                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Data::1       767880                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::1        41308                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::2      2581685                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::1       330464                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::2     20653480                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::0      1574606                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::1          790                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::0    113371632                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::1        56880                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Control::0       994596                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Control::0      7956768                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized     1.274719                       (Unspecified)
system.ruby.network.routers2.msg_count.Control::0      2958926                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Control::0     23671408                       (Unspecified)
system.ruby.network.routers2.msg_count.Request_Control::2        54128                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Request_Control::2       433024                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Data::1      2963422                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Data::1    213366384                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::1      2746404                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::2      2702482                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::1     21971232                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::2     21619856                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::0      1728061                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::1         1696                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::0    124420392                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::1       122112                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Control::0       966119                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Control::0      7728952                       (Unspecified)
system.ruby.network.routers2.port_buffers1.m_msg_count      5654797                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers1.m_buf_msgs     0.000555                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers2.m_msg_count        54128                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_msg_count      5653106                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers3.m_buf_msgs     0.001280                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_stall_time   3694334500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers3.m_avg_stall_time   653.505259                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers4.m_msg_count        56725                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers4.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers4.m_stall_time      7572500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers4.m_avg_stall_time   133.494932                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers5.m_msg_count      2702482                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers5.m_buf_msgs     0.000265                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers5.m_stall_time        54500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers5.m_avg_stall_time     0.020167                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization 14685022.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization     1.449235                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count      5708925                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes    234960360                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes    189288960                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy     11830594                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.43                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.35                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.msg_count.Request_Control::2        54128                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Request_Control::2       433024                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Data::1      2957640                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Data::1    212950080                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Control::1      2697157                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Control::1     21577256                       (Unspecified)
system.ruby.network.routers2.throttle01.acc_link_utilization 11148312.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization     1.100204                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count      8412313                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes    178373000                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes    111074496                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time   3701961500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy      7022389                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time   440.064641                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.33                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.20                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.msg_count.Control::0      2958926                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Control::0     23671408                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Data::1         5782                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Data::1       416304                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::1        49247                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::2      2702482                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::1       393976                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::2     21619856                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::0      1728061                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::1         1696                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::0    124420392                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::1       122112                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Control::0       966119                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Control::0      7728952                       (Unspecified)
system.ruby.network.routers3.percent_links_utilized     1.518178                       (Unspecified)
system.ruby.network.routers3.msg_count.Control::0      3480220                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Control::0     27841760                       (Unspecified)
system.ruby.network.routers3.msg_count.Request_Control::2        43132                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Request_Control::2       345056                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Data::1      3488612                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Data::1    251180064                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::1      3255983                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::2      3227055                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::1     26047864                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::2     25816440                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::0      2113703                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::1          627                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::0    152186616                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::1        45144                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Control::0      1101598                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Control::0      8812784                       (Unspecified)
system.ruby.network.routers3.port_buffers1.m_msg_count      6697438                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers1.m_buf_msgs     0.000657                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers2.m_msg_count        43132                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_msg_count      6695521                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers3.m_buf_msgs     0.001575                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_stall_time   4676249000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers3.m_avg_stall_time   698.414507                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers4.m_msg_count        47784                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers4.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers4.m_stall_time     12360500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers4.m_avg_stall_time   258.674452                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers5.m_msg_count      3227055                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers5.m_buf_msgs     0.000317                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers5.m_stall_time        77500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers5.m_avg_stall_time     0.024016                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization     17285045                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization     1.705826                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count      6740570                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes    276560720                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes    222636160                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy     13914792                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.51                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.41                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.msg_count.Request_Control::2        43132                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Request_Control::2       345056                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Data::1      3478690                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Data::1    250465680                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Control::1      3218748                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Control::1     25749984                       (Unspecified)
system.ruby.network.routers3.throttle01.acc_link_utilization     13482188                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization     1.330529                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count      9970360                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes    215715008                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes    135952128                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time   4688687000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy      8643636                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time   470.262558                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.40                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.25                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.msg_count.Control::0      3480220                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Control::0     27841760                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Data::1         9922                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Data::1       714384                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::1        37235                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::2      3227055                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::1       297880                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::2     25816440                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::0      2113703                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::1          627                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::0    152186616                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::1        45144                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Control::0      1101598                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Control::0      8812784                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized     6.028255                       (Unspecified)
system.ruby.network.routers4.msg_count.Control::0     14247917                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Control::0    113983336                       (Unspecified)
system.ruby.network.routers4.msg_count.Request_Control::2       125771                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Request_Control::2      1006168                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Data::1     14968582                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Data::1   1077737904                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::1     14003840                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::2     11630046                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::1    112030720                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::2     93040368                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::0      7248504                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::1         4145                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::0    521892288                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::1       298440                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Control::0      4337377                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Control::0     34699016                       (Unspecified)
system.ruby.network.routers4.port_buffers0.m_msg_count     24305626                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers0.m_buf_msgs     0.002385                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers1.m_msg_count      3195589                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers1.m_buf_msgs     0.000314                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers2.m_msg_count     11630046                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers2.m_buf_msgs     0.001141                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_msg_count      1528172                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers3.m_buf_msgs     0.000411                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_stall_time   1329375500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers3.m_avg_stall_time   869.912222                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers4.m_msg_count     25780978                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers4.m_buf_msgs     0.003100                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers4.m_stall_time   2904188500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers4.m_avg_stall_time   112.648500                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers5.m_msg_count       125771                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers5.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers5.m_stall_time        44500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers5.m_avg_stall_time     0.353818                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization     54757887                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization     5.403944                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count     39131261                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes    876126248                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes    563076160                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy     35223883                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         1.61                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         1.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.msg_count.Control::0     12719745                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Control::0    101757960                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Data::1      1545416                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Data::1    111269952                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::1      1646028                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::2     11630046                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::1     13168224                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::2     93040368                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::0      7248504                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::1         4145                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::0    521892288                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::1       298440                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Control::0      4337377                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Control::0     34699016                       (Unspecified)
system.ruby.network.routers4.throttle01.acc_link_utilization 67410124.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization     6.652567                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count     27434921                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes   1078561992                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes    859082624                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time   4233608500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy     54231288                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time   154.314587                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         1.98                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         1.58                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.msg_count.Control::0      1528172                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Control::0     12225376                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Request_Control::2       125771                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Request_Control::2      1006168                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Data::1     13423166                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Data::1    966467952                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Control::1     12357812                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Control::1     98862496                       (Unspecified)
system.ruby.network.routers5.percent_links_utilized     0.595393                       (Unspecified)
system.ruby.network.routers5.msg_count.Control::0      1528172                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Control::0     12225376                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Data::1      2259384                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Data::1    162675648                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Control::1      2259667                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Control::1     18077336                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers5.port_buffers0.m_msg_count      1533225                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers0.m_buf_msgs     0.000150                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers1.m_msg_count      1495404                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers1.m_buf_msgs     0.000147                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_msg_count      3028639                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers4.m_buf_msgs     0.000301                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_stall_time     18975000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers5.port_buffers4.m_avg_stall_time     6.265190                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization 4438918.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization     0.438068                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count      3028629                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes     71022696                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes     46793664                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy      2924626                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.13                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.msg_count.Control::0      1528172                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Control::0     12225376                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Data::1       731151                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Data::1     52642872                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Control::1       764253                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Control::1      6114024                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers5.throttle01.acc_link_utilization 7627251.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization     0.752718                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count      3028639                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes    122036024                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes     97806912                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time     18975000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy      6113368                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time     6.265190                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.22                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.msg_count.Response_Data::1      1528233                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Data::1    110032776                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Response_Control::1      1495414                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Control::1     11963312                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers6.percent_links_utilized     0.000261                       (Unspecified)
system.ruby.network.routers6.msg_count.Response_Data::1           61                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Response_Data::1         4392                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers6.port_buffers1.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.port_buffers3.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers3.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization  2770.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization     0.000273                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count         5053                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes        44328                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes         3904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy          244                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.msg_count.Response_Data::1           61                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Response_Data::1         4392                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers6.throttle01.acc_link_utilization  2526.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization     0.000249                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count         5053                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes        40424                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers6.throttle01.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized     1.508716                       (Unspecified)
system.ruby.network.routers8.msg_count.Control::0     14247917                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Control::0    113983336                       (Unspecified)
system.ruby.network.routers8.msg_count.Request_Control::2       188451                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Request_Control::2      1507608                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Data::1     14988694                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Data::1   1079185968                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::1     14017999                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::2     11630046                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::1    112143992                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::2     93040368                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::0      7248504                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::1         4145                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::0    521892288                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::1       298440                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::0      4342430                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::0     34739440                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers8.port_buffers1.m_msg_count      6526839                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers1.m_buf_msgs     0.000641                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers1.m_stall_time      4001500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers1.m_avg_stall_time     0.613084                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers10.m_msg_count      6697438                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers10.m_buf_msgs     0.000658                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers10.m_stall_time      2321000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers10.m_avg_stall_time     0.346550                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers11.m_msg_count        43132                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers11.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers11.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers11.m_avg_stall_time     0.069554                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers12.m_msg_count     24305626                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers12.m_buf_msgs     0.002712                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers12.m_stall_time   1664871500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers12.m_avg_stall_time    68.497372                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers13.m_msg_count      3195589                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers13.m_buf_msgs     0.000317                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers13.m_stall_time     17009000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers13.m_avg_stall_time     5.322649                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers14.m_msg_count     11630046                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers14.m_buf_msgs     0.001142                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers14.m_stall_time      1790000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers14.m_avg_stall_time     0.153912                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers15.m_msg_count      1533225                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers15.m_buf_msgs     0.000153                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers15.m_stall_time     13450500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers15.m_avg_stall_time     8.772685                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers16.m_msg_count      1495404                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers16.m_buf_msgs     0.000147                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers19.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_msg_count        43397                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_stall_time         2500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers2.m_avg_stall_time     0.057608                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers4.m_msg_count      5440710                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers4.m_buf_msgs     0.000534                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers4.m_stall_time      2289500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers4.m_avg_stall_time     0.420809                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers5.m_msg_count        47794                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers5.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers5.m_stall_time         2500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers5.m_avg_stall_time     0.052308                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers7.m_msg_count      5654797                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers7.m_buf_msgs     0.000555                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers7.m_stall_time      1482000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers7.m_avg_stall_time     0.262078                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers8.m_msg_count        54128                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers8.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers8.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers8.m_avg_stall_time     0.036949                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization     16921366                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization     1.669935                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count      6570236                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes    270741856                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes    218179968                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time      4004000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy     13638542                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time     0.609415                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.50                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.40                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.msg_count.Request_Control::2        43397                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Request_Control::2       347176                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Data::1      3409062                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Data::1    245452464                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Control::1      3117777                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Control::1     24942216                       (Unspecified)
system.ruby.network.routers8.throttle01.acc_link_utilization     14210948                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization     1.402449                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count      5488504                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes    227375168                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes    183467136                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time      2292000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy     11467259                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time     0.417600                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.42                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.msg_count.Request_Control::2        47794                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Request_Control::2       382352                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Data::1      2866674                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Data::1    206400528                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Control::1      2574036                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Control::1     20592288                       (Unspecified)
system.ruby.network.routers8.throttle02.acc_link_utilization 14685022.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle02.link_utilization     1.449235                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle02.total_msg_count      5708925                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle02.total_msg_bytes    234960360                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_data_msg_bytes    189288960                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_msg_wait_time      1484000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle02.total_bw_sat_cy     11830992                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle02.avg_msg_wait_time     0.259944                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle02.avg_bandwidth         0.43                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.avg_useful_bandwidth         0.35                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.msg_count.Request_Control::2        54128                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Request_Control::2       433024                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Data::1      2957640                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Data::1    212950080                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Control::1      2697157                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Control::1     21577256                       (Unspecified)
system.ruby.network.routers8.throttle03.acc_link_utilization     17285045                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle03.link_utilization     1.705826                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle03.total_msg_count      6740570                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle03.total_msg_bytes    276560720                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_data_msg_bytes    222636160                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_msg_wait_time      2324000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle03.total_bw_sat_cy     13915256                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle03.avg_msg_wait_time     0.344778                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle03.avg_bandwidth         0.51                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.avg_useful_bandwidth         0.41                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.msg_count.Request_Control::2        43132                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Request_Control::2       345056                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Data::1      3478690                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Data::1    250465680                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Control::1      3218748                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Control::1     25749984                       (Unspecified)
system.ruby.network.routers8.throttle04.acc_link_utilization     54757889                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle04.link_utilization     5.403944                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle04.total_msg_count     39131261                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle04.total_msg_bytes    876126248                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_data_msg_bytes    563076160                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_msg_wait_time   1683670500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle04.total_bw_sat_cy     36100884                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle04.avg_msg_wait_time    43.026227                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle04.avg_bandwidth         1.61                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.avg_useful_bandwidth         1.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.msg_count.Control::0     12719745                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Control::0    101757960                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Data::1      1545416                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Data::1    111269952                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::1      1646028                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::2     11630046                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::1     13168224                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::2     93040368                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::0      7248504                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::1         4145                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::0    521892288                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::1       298440                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Control::0      4337377                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Control::0     34699016                       (Unspecified)
system.ruby.network.routers8.throttle05.acc_link_utilization 4438918.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle05.link_utilization     0.438068                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle05.total_msg_count      3028629                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle05.total_msg_bytes     71022696                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_data_msg_bytes     46793664                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_msg_wait_time     13450500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle05.total_bw_sat_cy      2925743                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle05.avg_msg_wait_time     4.441118                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle05.avg_bandwidth         0.13                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.msg_count.Control::0      1528172                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Control::0     12225376                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Data::1       731151                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Data::1     52642872                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Control::1       764253                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Control::1      6114024                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers8.throttle06.acc_link_utilization  2770.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle06.link_utilization     0.000273                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle06.total_msg_count         5053                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle06.total_msg_bytes        44328                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_data_msg_bytes         3904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle06.total_bw_sat_cy          244                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle06.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.msg_count.Response_Data::1           61                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Response_Data::1         4392                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers8.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles               979279475                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded             2244522505                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded          142055                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued            2115291406                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued       1722235                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined    348055037                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined    727167020                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved        38764                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples    977001401                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      2.165085                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     2.141861                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0        314935038     32.23%     32.23% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1        164341128     16.82%     49.06% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2        116412307     11.92%     60.97% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3        106128579     10.86%     71.83% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4        108678032     11.12%     82.96% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5         81773484      8.37%     91.33% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6         48073879      4.92%     96.25% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7         25554527      2.62%     98.86% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8         11104427      1.14%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total    977001401                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu        5647507     20.08%     20.08% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult             0      0.00%     20.08% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv              1      0.00%     20.08% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd         1540      0.01%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt           27      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult            0      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc            0      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc            0      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd            25      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu           295      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp             0      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt             0      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc            9      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift            0      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     20.09% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd         6108      0.02%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult         1523      0.01%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     20.11% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead      19986996     71.06%     91.18% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite       918064      3.26%     94.44% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead      1548395      5.51%     99.95% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite        14636      0.05%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass        47726      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu   1083771486     51.24%     51.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult       352196      0.02%     51.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv        94277      0.00%     51.26% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd    141055027      6.67%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp            0      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt         1846      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult            0      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv            0      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc            0      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd         3024      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu      2825479      0.13%     58.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp            0      0.00%     58.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt          820      0.00%     58.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc      1644740      0.08%     58.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     58.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift         1488      0.00%     58.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     58.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     58.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd     32938631      1.56%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt     29743678      1.41%     61.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv       174752      0.01%     61.11% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.11% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult      8369566      0.40%     61.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt       478622      0.02%     61.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     61.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     61.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead    536746605     25.37%     86.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite    107941753      5.10%     92.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead    124150142      5.87%     97.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite     44949548      2.12%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total   2115291406                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                2.160049                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                   28125126                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.013296                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads      4462366225                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites     2151052361                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses   1709665864                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads        775065349                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites       442036100                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses    368101061                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses         1755087661                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses           388281145                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus0.numInsts               2099760791                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts            650755817                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts         13698338                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                 802789281                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches             100526450                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts           152033464                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  2.144190                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.timesIdled                  98673                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                2278074                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.quiesceCycles            33771789                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus0.committedInsts         1332945745                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps           1896609522                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      0.734673                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 0.734673                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      1.361149                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 1.361149                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads        2479072336                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites       1432221603                       # Number of integer regfile writes (Count)
system.switch_cpus0.fpRegfileReads          237870238                       # Number of floating regfile reads (Count)
system.switch_cpus0.fpRegfileWrites         306231002                       # Number of floating regfile writes (Count)
system.switch_cpus0.ccRegfileReads          585069529                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites         848676231                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads       1015570003                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites           48594                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads    688537762                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores    170462798                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads    274233942                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores     74566073                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups      121042464                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted    107732988                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect      5904482                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups     96275713                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBUpdates      2077510                       # Number of BTB updates (Count)
system.switch_cpus0.branchPred.BTBHits       96089300                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.998064                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed        2493444                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect         1885                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups       997193                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits       924391                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses        72802                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted         7920                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts    348063292                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls       103291                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts      5545371                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples    929971848                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     2.039427                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     2.805798                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0    411299305     44.23%     44.23% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1    195085368     20.98%     65.20% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2     52563595      5.65%     70.86% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3     83561004      8.99%     79.84% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4     23716655      2.55%     82.39% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5      6688838      0.72%     83.11% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6      9638646      1.04%     84.15% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7     19776230      2.13%     86.27% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8    127642207     13.73%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total    929971848                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted   1332945745                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted    1896609522                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs          718819570                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads            576615378                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars              39830                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches          95554255                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating         348443468                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer         1698059999                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls      2107494                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass        13721      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu    978732137     51.60%     51.61% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult       336676      0.02%     51.62% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv        76642      0.00%     51.63% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd    122928730      6.48%     58.11% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     58.11% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt         1728      0.00%     58.11% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     58.11% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.11% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     58.11% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     58.11% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.11% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd         2992      0.00%     58.11% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.11% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2659660      0.14%     58.25% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt          802      0.00%     58.25% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1627179      0.09%     58.33% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     58.33% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.33% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift         1488      0.00%     58.33% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.33% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     58.33% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.33% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     32900311      1.73%     60.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     29500610      1.56%     61.62% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       173620      0.01%     61.63% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.63% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      8355475      0.44%     62.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       478181      0.03%     62.10% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.10% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.10% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.10% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.10% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.10% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     62.10% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     62.10% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.10% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.10% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.10% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.10% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.10% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.10% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.10% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead    471827354     24.88%     86.98% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite     97514363      5.14%     92.12% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead    104788024      5.53%     97.64% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     44689829      2.36%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total   1896609522                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples    127642207                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles       156531497                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles    474908194                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles        274877297                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles     64790456                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles       5893957                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved     92836961                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred       370651                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts    2304805234                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts       652160                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles    202705961                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts            1678088944                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches          121042464                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches     99507135                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles            767849823                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles       12515156                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles             59780                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles        49567                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles        74661                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles          843                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.icacheWaitRetryStallCycles         3188                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus0.fetch.cacheLines        194857243                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes      1726035                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes            1458                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples    977001401                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     2.440517                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     3.321431                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0       583112131     59.68%     59.68% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1         9892113      1.01%     60.70% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2        36198876      3.71%     64.40% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3        39149615      4.01%     68.41% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4        31536360      3.23%     71.64% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5        26575984      2.72%     74.36% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6        33486515      3.43%     77.78% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7        11692763      1.20%     78.98% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8       205357044     21.02%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total    977001401                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.123604                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               1.713596                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.iew.squashCycles          5893957                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.iew.blockCycles          49790837                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.iew.unblockCycles        51990244                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.iew.dispatchedInsts    2244664560                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.iew.dispSquashedInsts        71326                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.iew.dispLoadInsts       688537762                       # Number of dispatched load instructions (Count)
system.switch_cpus0.iew.dispStoreInsts      170462798                       # Number of dispatched store instructions (Count)
system.switch_cpus0.iew.dispNonSpecInsts        76971                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iew.iqFullEvents          3306901                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.iew.lsqFullEvents        47882249                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.iew.memOrderViolationEvents       377851                       # Number of memory order violations (Count)
system.switch_cpus0.iew.predictedTakenIncorrect      3890431                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.iew.predictedNotTakenIncorrect      1792722                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.iew.branchMispredicts      5683153                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.iew.instsToCommit      2080416564                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.iew.writebackCount     2077766925                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.iew.producerInst       1652551954                       # Number of instructions producing a value (Count)
system.switch_cpus0.iew.consumerInst       2415513587                       # Number of instructions consuming a value (Count)
system.switch_cpus0.iew.wbRate               2.121730                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.iew.wbFanout             0.684141                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.lsq0.forwLoads          218102935                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads      111922384                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses       331600                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation       377851                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores      28258606                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads     15582429                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache          1779                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.lsq0.loadToUse::samples    576614348                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::mean     2.999819                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::stdev     5.066465                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::0-9     573335115     99.43%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::10-19      1166219      0.20%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::20-29       450613      0.08%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::30-39      1288252      0.22%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::40-49        51363      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::50-59         2556      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::60-69         1228      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::70-79         5916      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::80-89         4072      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::90-99         1719      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::100-109         3746      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::110-119         5279      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::120-129        33633      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::130-139        98419      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::140-149         9290      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::150-159        34521      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::160-169        19422      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::170-179         6648      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::180-189        37211      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::190-199        17606      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::200-209         4327      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::210-219         1771      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::220-229         3793      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::230-239         1900      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::240-249         1074      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::250-259         1099      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::260-269         1013      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::270-279          979      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::280-289         1030      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::290-299          724      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::overflows        23810      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::max_value         1752                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::total    576614348                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.mmu.dtb.rdAccesses      657511925                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses      152144935                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses          1722023                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses           110328                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses      194868559                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses             5739                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions           68                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples           34                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 499851573.529412                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 354904143.314871                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           34    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value     41187000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value    997164000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total           34                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 489639720500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  16994953500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF     18581000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles       5893957                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles       185760407                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles      144145510                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles      2336537                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles        306934791                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles    331930199                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts    2275440245                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents        35807                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents     130170686                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents     207812368                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents      55530478                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.fullRegistersEvents          100                       # Number of times there has been no free registers (Count)
system.switch_cpus0.rename.renamedOperands   4289571892                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups         7855094707                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups      2742959298                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.fpLookups        266425477                       # Number of floating rename lookups (Count)
system.switch_cpus0.rename.committedMaps   3589133657                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps       700438235                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing          63105                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing        63487                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts        394282929                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads              3046981428                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes             4536494280                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts      1332945745                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps        1896609522                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles               692958257                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded             1566425086                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded          201351                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued            1463482603                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued       1123087                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined    263190176                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined    547192149                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved        42047                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples    690382089                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      2.119815                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     2.141884                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0        230481808     33.38%     33.38% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1        113452543     16.43%     49.82% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2         84691103     12.27%     62.09% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3         74541018     10.80%     72.88% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4         73248214     10.61%     83.49% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5         55232099      8.00%     91.49% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6         32401345      4.69%     96.19% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7         17208293      2.49%     98.68% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8          9125666      1.32%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total    690382089                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu        3495714     16.10%     16.10% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult             0      0.00%     16.10% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv              0      0.00%     16.10% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd          545      0.00%     16.10% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%     16.10% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt           13      0.00%     16.10% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%     16.10% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%     16.10% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%     16.10% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            0      0.00%     16.10% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     16.10% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd            20      0.00%     16.10% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     16.10% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu          4798      0.02%     16.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             0      0.00%     16.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt             7      0.00%     16.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc            9      0.00%     16.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     16.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     16.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift            0      0.00%     16.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     16.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     16.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     16.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd       118576      0.55%     16.67% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     16.67% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     16.67% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     16.67% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     16.67% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     16.67% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult        56015      0.26%     16.92% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     16.92% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     16.92% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     16.92% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     16.92% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     16.92% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.92% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.92% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     16.92% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     16.92% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     16.92% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     16.92% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     16.92% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     16.92% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     16.92% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     16.92% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     16.92% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead      15150578     69.76%     86.68% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite      1716051      7.90%     94.58% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead      1160808      5.34%     99.93% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite        16100      0.07%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass        50770      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu    763864712     52.19%     52.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult       245483      0.02%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv        63205      0.00%     52.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd     86380841      5.90%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt         2252      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd         3024      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu      7367532      0.50%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt         4516      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc      4689210      0.32%     58.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     58.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift         1488      0.00%     58.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     58.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     58.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd     25540286      1.75%     60.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt     21627774      1.48%     62.17% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv       672857      0.05%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult      8803234      0.60%     62.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt       385419      0.03%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead    357936952     24.46%     87.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite     76501986      5.23%     92.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead     80760484      5.52%     98.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite     28580578      1.95%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total   1463482603                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                2.111935                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                   21719234                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.014841                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads      3092802910                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites     1513429689                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses   1176802244                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads        547386706                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites       316622963                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses    261107313                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses         1210798797                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses           274352270                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus1.numInsts               1452747399                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts            431929069                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts          9462347                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                 536295335                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches              71118401                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts           104366266                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  2.096443                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.timesIdled                 107672                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                2576168                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.quiesceCycles           320085353                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus1.committedInsts          909155089                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps           1303436260                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                      0.762200                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                 0.762200                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      1.311991                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 1.311991                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads        1696156294                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites        986764986                       # Number of integer regfile writes (Count)
system.switch_cpus1.fpRegfileReads          213297245                       # Number of floating regfile reads (Count)
system.switch_cpus1.fpRegfileWrites         220175124                       # Number of floating regfile writes (Count)
system.switch_cpus1.ccRegfileReads          384924151                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites         557345594                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads        690499427                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites           74996                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads    462363738                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores    117322526                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads    184733361                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores     47829816                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups       87207228                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted     72434360                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect      4313693                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups     65590545                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBUpdates      1582583                       # Number of BTB updates (Count)
system.switch_cpus1.branchPred.BTBHits       65408803                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.997229                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed        3416279                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect         2095                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups      1445496                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits      1369083                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses        76413                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted         8921                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts    263196494                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls       159304                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts      4062530                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples    654882980                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     1.990335                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     2.779267                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0    293928410     44.88%     44.88% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1    138394884     21.13%     66.02% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2     39593029      6.05%     72.06% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3     53046658      8.10%     80.16% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4     17511363      2.67%     82.84% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5      4636320      0.71%     83.54% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6      7726391      1.18%     84.72% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7     13237454      2.02%     86.74% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8     86808471     13.26%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total    654882980                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted    909155089                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted    1303436260                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs          477228260                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads            380737519                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars              62900                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches          66460710                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating         245663001                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer         1156910035                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls      2464646                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass        18624      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu    683795401     52.46%     52.46% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult       233831      0.02%     52.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv        50663      0.00%     52.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd     74902547      5.75%     58.23% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.23% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt         2144      0.00%     58.23% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.23% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.23% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.23% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.23% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.23% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd         2992      0.00%     58.23% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.23% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu      6472146      0.50%     58.73% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.73% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt         4448      0.00%     58.73% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc      4453028      0.34%     59.07% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.07% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.07% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift         1488      0.00%     59.07% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.07% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.07% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.07% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     25265249      1.94%     61.01% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.01% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.01% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     21288443      1.63%     62.64% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       672496      0.05%     62.69% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.69% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult      8659340      0.66%     63.36% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       385160      0.03%     63.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     63.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     63.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead    312894178     24.01%     87.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite     68141652      5.23%     92.62% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     67843341      5.20%     97.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     28349089      2.17%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total   1303436260                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples     86808471                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles       109501658                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles    339531656                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles        190147133                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles     46910133                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles       4291509                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved     62863299                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred       261056                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts    1610217239                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts       570721                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles    144385753                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts            1168849560                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches           87207228                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches     70194165                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles            541240028                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles        9094902                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles             70911                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles        40173                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles        90587                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles         4962                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.icacheWaitRetryStallCycles         2224                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus1.fetch.cacheLines        137008659                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes      1228250                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes            1276                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples    690382089                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     2.422673                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     3.310494                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0       412922964     59.81%     59.81% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1         8782465      1.27%     61.08% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2        24014417      3.48%     64.56% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3        26473194      3.83%     68.40% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4        22787028      3.30%     71.70% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5        21895079      3.17%     74.87% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6        21915484      3.17%     78.04% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7         8508936      1.23%     79.27% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8       143082522     20.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total    690382089                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.125848                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               1.686753                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.iew.squashCycles          4291509                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.iew.blockCycles          46113826                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.iew.unblockCycles        28818970                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.iew.dispatchedInsts    1566626437                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.iew.dispSquashedInsts        39303                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.iew.dispLoadInsts       462363738                       # Number of dispatched load instructions (Count)
system.switch_cpus1.iew.dispStoreInsts      117322526                       # Number of dispatched store instructions (Count)
system.switch_cpus1.iew.dispNonSpecInsts       110725                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iew.iqFullEvents          2443007                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.iew.lsqFullEvents        25948253                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.iew.memOrderViolationEvents       241874                       # Number of memory order violations (Count)
system.switch_cpus1.iew.predictedTakenIncorrect      2768890                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.iew.predictedNotTakenIncorrect      1379889                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.iew.branchMispredicts      4148779                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.iew.instsToCommit      1440313669                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.iew.writebackCount     1437909557                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.iew.producerInst       1143441231                       # Number of instructions producing a value (Count)
system.switch_cpus1.iew.consumerInst       1683951576                       # Number of instructions consuming a value (Count)
system.switch_cpus1.iew.wbRate               2.075031                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.iew.wbFanout             0.679023                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.lsq0.forwLoads          141221104                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads       81626219                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses       216967                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation       241874                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores      20831785                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads      9751014                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache          1374                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.lsq0.loadToUse::samples    380735212                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::mean     3.099993                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::stdev     6.368571                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::0-9     378017463     99.29%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::10-19       721972      0.19%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::20-29       256249      0.07%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::30-39      1272055      0.33%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::40-49       138016      0.04%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::50-59        11556      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::60-69         3286      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::70-79         9463      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::80-89         5907      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::90-99         2404      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::100-109         4422      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::110-119         6294      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::120-129        26233      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::130-139        77733      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::140-149        11484      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::150-159        25777      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::160-169        19229      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::170-179         7962      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::180-189        39702      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::190-199        25156      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::200-209         7843      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::210-219         4494      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::220-229         3561      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::230-239         2245      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::240-249         1605      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::250-259         1551      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::260-269         1617      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::270-279         1776      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::280-289         1494      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::290-299         1019      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::overflows        25644      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::max_value         1638                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::total    380735212                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.mmu.dtb.rdAccesses      436538729                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses      104462208                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses          1183434                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses            89578                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses      137020838                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses             5214                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions          355                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples          178                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 899823056.207865                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 270409421.323378                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          178    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value     35134500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value    998564500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total          178                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 346363100495                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 160168504005                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF    121650500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles       4291509                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles       130039456                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles      109594244                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles      2950885                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles        214279800                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles    229226195                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts    1588335852                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents        72156                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents      84812615                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents     119636023                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents      52910080                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.fullRegistersEvents           11                       # Number of times there has been no free registers (Count)
system.switch_cpus1.rename.renamedOperands   2915260573                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups         5398857284                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups      1896890923                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.fpLookups        238526609                       # Number of floating rename lookups (Count)
system.switch_cpus1.rename.committedMaps   2409333819                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps       505926754                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing          88108                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing        87794                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts        275104717                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads              2134670649                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes             3168857378                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts       909155089                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps        1303436260                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles               890614147                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded             2158542173                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded           97253                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued            2051183100                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued       1647104                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined    317990929                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined    662109471                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved        30003                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples    886256274                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      2.314436                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     2.121128                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0        245128066     27.66%     27.66% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1        150214778     16.95%     44.61% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2        118191659     13.34%     57.94% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3        110612147     12.48%     70.43% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4        103048930     11.63%     82.05% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5         79163387      8.93%     90.98% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6         45807422      5.17%     96.15% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7         22827704      2.58%     98.73% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8         11262181      1.27%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total    886256274                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu        5199686     20.12%     20.12% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult             0      0.00%     20.12% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv              0      0.00%     20.12% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd          234      0.00%     20.12% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp            0      0.00%     20.12% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt            3      0.00%     20.12% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult            0      0.00%     20.12% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc            0      0.00%     20.12% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv            0      0.00%     20.12% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc            0      0.00%     20.12% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%     20.12% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd             1      0.00%     20.12% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%     20.12% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu         11322      0.04%     20.17% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp             0      0.00%     20.17% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt            19      0.00%     20.17% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc           10      0.00%     20.17% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%     20.17% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%     20.17% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift            2      0.00%     20.17% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%     20.17% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%     20.17% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%     20.17% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd        44866      0.17%     20.34% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%     20.34% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%     20.34% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt            1      0.00%     20.34% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv            0      0.00%     20.34% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%     20.34% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult        16095      0.06%     20.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     20.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     20.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%     20.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%     20.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%     20.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%     20.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%     20.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%     20.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     20.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%     20.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     20.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%     20.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%     20.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%     20.40% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead      16395440     63.45%     83.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite      1839964      7.12%     90.98% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead      2301339      8.91%     99.88% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite        29834      0.12%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass        31238      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu   1018695114     49.66%     49.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult      2371834      0.12%     49.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv      1607978      0.08%     49.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd    130488904      6.36%     56.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     56.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt         1536      0.00%     56.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult            0      0.00%     56.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     56.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     56.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc            0      0.00%     56.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     56.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd          366      0.00%     56.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     56.22% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu     12428546      0.61%     56.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp            0      0.00%     56.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt          998      0.00%     56.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc     11294316      0.55%     57.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     57.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift          314      0.00%     57.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     57.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     57.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd     40884142      1.99%     59.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt     39800001      1.94%     61.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv       649655      0.03%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult     15529057      0.76%     62.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt       319848      0.02%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead    483268497     23.56%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite    111641938      5.44%     91.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead    135156117      6.59%     97.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite     47012701      2.29%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total   2051183100                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                2.303111                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                   25838816                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.012597                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads      4127685682                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites     1999949309                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses   1590523723                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads        888422712                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites       477036467                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses    415657699                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses         1631611530                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses           445379148                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus2.numInsts               2036739303                       # Number of executed instructions (Count)
system.switch_cpus2.numLoadInsts            609043313                       # Number of load instructions executed (Count)
system.switch_cpus2.numSquashedInsts         12740846                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus2.numRefs                 766828228                       # Number of memory reference insts executed (Count)
system.switch_cpus2.numBranches              94899896                       # Number of branches executed (Count)
system.switch_cpus2.numStoreInsts           157784915                       # Number of stores executed (Count)
system.switch_cpus2.numRate                  2.286893                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.timesIdled                 101158                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles                4357873                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.quiesceCycles           122680804                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus2.committedInsts         1256957328                       # Number of Instructions Simulated (Count)
system.switch_cpus2.committedOps           1840648483                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.cpi                      0.708548                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus2.totalCpi                 0.708548                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus2.ipc                      1.411338                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus2.totalIpc                 1.411338                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus2.intRegfileReads        2353666623                       # Number of integer regfile reads (Count)
system.switch_cpus2.intRegfileWrites       1329149848                       # Number of integer regfile writes (Count)
system.switch_cpus2.fpRegfileReads          353292888                       # Number of floating regfile reads (Count)
system.switch_cpus2.fpRegfileWrites         349338827                       # Number of floating regfile writes (Count)
system.switch_cpus2.ccRegfileReads          527696363                       # number of cc regfile reads (Count)
system.switch_cpus2.ccRegfileWrites         731921052                       # number of cc regfile writes (Count)
system.switch_cpus2.miscRegfileReads        971954098                       # number of misc regfile reads (Count)
system.switch_cpus2.miscRegfileWrites           35376                       # number of misc regfile writes (Count)
system.switch_cpus2.MemDepUnit__0.insertedLoads    631498861                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores    173722299                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads    246731207                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores     71934458                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups      114156871                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.condPredicted     99132478                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condIncorrect      5427232                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.BTBLookups     89915066                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBUpdates      1957197                       # Number of BTB updates (Count)
system.switch_cpus2.branchPred.BTBHits       89754753                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.998217                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.RASUsed        3205098                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus2.branchPred.RASIncorrect         1384                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus2.branchPred.indirectLookups       986764                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits       924564                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses        62200                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted         7377                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.commit.commitSquashedInsts    318015952                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls        67250                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts      5094512                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples    843198915                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     2.182935                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     2.893196                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0    358448741     42.51%     42.51% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1    174384697     20.68%     63.19% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2     49194831      5.83%     69.03% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3     71380365      8.47%     77.49% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4     27336982      3.24%     80.73% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5      5783247      0.69%     81.42% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6     11005363      1.31%     82.72% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7     15880824      1.88%     84.61% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8    129783865     15.39%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total    843198915                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.instsCommitted   1256957328                       # Number of instructions committed (Count)
system.switch_cpus2.commit.opsCommitted    1840648483                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.commit.memRefs          679490216                       # Number of memory references committed (Count)
system.switch_cpus2.commit.loads            531232333                       # Number of loads committed (Count)
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars              22638                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.branches          89874469                       # Number of branches committed (Count)
system.switch_cpus2.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus2.commit.floating         399092475                       # Number of committed floating point instructions. (Count)
system.switch_cpus2.commit.integer         1605413684                       # Number of committed integer instructions. (Count)
system.switch_cpus2.commit.functionCalls      2784130                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass         7714      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu    920819827     50.03%     50.03% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult      2328140      0.13%     50.15% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv      1589049      0.09%     50.24% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd    116689650      6.34%     56.58% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     56.58% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt         1440      0.00%     56.58% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     56.58% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.58% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     56.58% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     56.58% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     56.58% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd          264      0.00%     56.58% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.58% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu     11879387      0.65%     57.23% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     57.23% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt          710      0.00%     57.23% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc     11182962      0.61%     57.83% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift          116      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     40742770      2.21%     60.05% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.05% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.05% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     39485944      2.15%     62.19% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       640123      0.03%     62.23% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.23% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     15470564      0.84%     63.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.07% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       319607      0.02%     63.08% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.08% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead    424327518     23.05%     86.14% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite    101546335      5.52%     91.65% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead    106904815      5.81%     97.46% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     46711548      2.54%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total   1840648483                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples    129783865                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.decode.idleCycles       143586018                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles    415399452                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles        255088254                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles     66752111                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles       5430439                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved     86889377                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred       343187                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts    2214454333                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts       577868                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.fetch.icacheStallCycles    191024545                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus2.fetch.insts            1571702002                       # Number of instructions fetch has processed (Count)
system.switch_cpus2.fetch.branches          114156871                       # Number of branches that fetch encountered (Count)
system.switch_cpus2.fetch.predictedBranches     93884415                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles            689285521                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles       11533562                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles             61847                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles        41199                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles        73441                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.pendingQuiesceStallCycles         1710                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus2.fetch.icacheWaitRetryStallCycles         1230                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus2.fetch.cacheLines        183322478                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes      1600509                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.tlbSquashes             796                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples    886256274                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     2.575318                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     3.365991                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0       510303034     57.58%     57.58% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1        11170947      1.26%     58.84% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2        31948754      3.60%     62.45% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3        36921356      4.17%     66.61% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4        28795052      3.25%     69.86% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5        27509775      3.10%     72.96% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6        29957536      3.38%     76.34% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7        13114017      1.48%     77.82% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8       196535803     22.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total    886256274                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.branchRate         0.128178                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetch.rate               1.764740                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.iew.squashCycles          5430439                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.iew.blockCycles          44171862                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.iew.unblockCycles        29862468                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.iew.dispatchedInsts    2158639426                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.iew.dispSquashedInsts        53162                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.iew.dispLoadInsts       631498861                       # Number of dispatched load instructions (Count)
system.switch_cpus2.iew.dispStoreInsts      173722299                       # Number of dispatched store instructions (Count)
system.switch_cpus2.iew.dispNonSpecInsts        54768                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iew.iqFullEvents          2492615                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.iew.lsqFullEvents        27145823                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.iew.memOrderViolationEvents       364099                       # Number of memory order violations (Count)
system.switch_cpus2.iew.predictedTakenIncorrect      3526102                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.iew.predictedNotTakenIncorrect      1685757                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.iew.branchMispredicts      5211859                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.iew.instsToCommit      2008691396                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.iew.writebackCount     2006181422                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.iew.producerInst       1583099960                       # Number of instructions producing a value (Count)
system.switch_cpus2.iew.consumerInst       2356472368                       # Number of instructions consuming a value (Count)
system.switch_cpus2.iew.wbRate               2.252582                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.iew.wbFanout             0.671809                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.lsq0.forwLoads          206474688                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads      100266529                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses       315797                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation       364099                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores      25464411                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads     24723883                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache           888                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.lsq0.loadToUse::samples    531231843                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::mean     3.328609                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::stdev     6.106629                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::0-9     518728718     97.65%     97.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::10-19      6888275      1.30%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::20-29      1665136      0.31%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::30-39      1251968      0.24%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::40-49       815010      0.15%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::50-59       657484      0.12%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::60-69       748318      0.14%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::70-79        23346      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::80-89        93670      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::90-99       170352      0.03%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::100-109        12646      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::110-119         4581      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::120-129        11097      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::130-139        27983      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::140-149        11551      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::150-159        14508      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::160-169        10066      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::170-179         8156      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::180-189        21234      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::190-199        18580      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::200-209         9409      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::210-219         6406      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::220-229         4744      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::230-239         2371      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::240-249         4023      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::250-259         2556      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::260-269         1274      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::270-279         1262      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::280-289         1282      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::290-299          750      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::overflows        15087      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::max_value         1659                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::total    531231843                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.mmu.dtb.rdAccesses      614997430                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses      157882143                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses          1610027                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses            93034                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses      183331050                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses             4640                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions          130                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples           65                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean 943698984.630769                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::stdev 186772658.851561                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value     22435500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value    998561500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total           65                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 440914092499                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  61340434001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF   4398728500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles       5430439                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles       174520055                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles      106323852                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles      2097663                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles        288662271                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles    309221994                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts    2186798147                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents        54955                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents      95774590                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.LQFullEvents     190810735                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus2.rename.SQFullEvents      54172318                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.fullRegistersEvents           22                       # Number of times there has been no free registers (Count)
system.switch_cpus2.rename.renamedOperands   3893510989                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups         7334306501                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups      2586263393                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.fpLookups        379025495                       # Number of floating rename lookups (Count)
system.switch_cpus2.rename.committedMaps   3257748057                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps       635762918                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing          48854                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing        48679                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts        394822178                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads              2872062834                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes             4360506476                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts      1256957328                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps        1840648483                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles               703593525                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded             1397556333                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded          181326                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued            1296153090                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued        797192                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined    258003699                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined    532796351                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved        33231                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples    701461508                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      1.847789                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     2.040258                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0        266021195     37.92%     37.92% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1        122753664     17.50%     55.42% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2         86413757     12.32%     67.74% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3         71303768     10.17%     77.91% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4         64226407      9.16%     87.06% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5         43151278      6.15%     93.22% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6         26776071      3.82%     97.03% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7         13180780      1.88%     98.91% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8          7634588      1.09%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total    701461508                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu        2242619     10.82%     10.82% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult             0      0.00%     10.82% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv              0      0.00%     10.82% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd         1232      0.01%     10.82% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp            0      0.00%     10.82% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt            5      0.00%     10.82% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult            0      0.00%     10.82% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc            0      0.00%     10.82% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv            0      0.00%     10.82% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc            0      0.00%     10.82% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt            0      0.00%     10.82% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             0      0.00%     10.82% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc            0      0.00%     10.82% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu          8279      0.04%     10.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp             0      0.00%     10.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt             3      0.00%     10.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc            7      0.00%     10.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%     10.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc            0      0.00%     10.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift            0      0.00%     10.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%     10.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%     10.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%     10.86% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd       154694      0.75%     11.61% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%     11.61% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%     11.61% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%     11.61% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv            0      0.00%     11.61% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%     11.61% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult        77970      0.38%     11.98% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     11.98% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     11.98% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%     11.98% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%     11.98% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%     11.98% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     11.98% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     11.98% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%     11.98% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%     11.98% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%     11.98% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     11.98% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%     11.98% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     11.98% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%     11.98% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%     11.98% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%     11.98% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead      14776994     71.27%     83.25% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite      2383117     11.49%     94.74% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead      1063815      5.13%     99.87% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite        26518      0.13%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass        41690      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu    659167971     50.86%     50.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult       718166      0.06%     50.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv       424612      0.03%     50.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd     78548946      6.06%     57.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp            0      0.00%     57.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt          822      0.00%     57.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult            0      0.00%     57.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     57.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc            0      0.00%     57.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     57.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd          816      0.00%     57.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu     11220679      0.87%     57.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp            0      0.00%     57.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt          494      0.00%     57.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc      7206152      0.56%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult            0      0.00%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift          396      0.00%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd     25593921      1.97%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt     20203071      1.56%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv       819644      0.06%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult     11140408      0.86%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt       414161      0.03%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead    301533267     23.26%     86.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite     71158421      5.49%     91.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead     76448655      5.90%     97.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite     31510798      2.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total   1296153090                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                1.842190                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                   20735253                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.015998                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads      2763074150                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites     1339181811                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses   1008401789                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads        552225983                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites       316794899                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses    261568562                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses         1040083845                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses           276762808                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus3.numInsts               1287117013                       # Number of executed instructions (Count)
system.switch_cpus3.numLoadInsts            372649075                       # Number of load instructions executed (Count)
system.switch_cpus3.numSquashedInsts          8084893                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus3.numRefs                 474560633                       # Number of memory reference insts executed (Count)
system.switch_cpus3.numBranches              63284373                       # Number of branches executed (Count)
system.switch_cpus3.numStoreInsts           101911558                       # Number of stores executed (Count)
system.switch_cpus3.numRate                  1.829347                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.timesIdled                  81980                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                2132017                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.quiesceCycles           309312155                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus3.committedInsts          773756176                       # Number of Instructions Simulated (Count)
system.switch_cpus3.committedOps           1139733959                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.cpi                      0.909322                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus3.totalCpi                 0.909322                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus3.ipc                      1.099720                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus3.totalIpc                 1.099720                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus3.intRegfileReads        1461165416                       # Number of integer regfile reads (Count)
system.switch_cpus3.intRegfileWrites        841941005                       # Number of integer regfile writes (Count)
system.switch_cpus3.fpRegfileReads          239476351                       # Number of floating regfile reads (Count)
system.switch_cpus3.fpRegfileWrites         218674652                       # Number of floating regfile writes (Count)
system.switch_cpus3.ccRegfileReads          313539515                       # number of cc regfile reads (Count)
system.switch_cpus3.ccRegfileWrites         429248654                       # number of cc regfile writes (Count)
system.switch_cpus3.miscRegfileReads        613873838                       # number of misc regfile reads (Count)
system.switch_cpus3.miscRegfileWrites           69281                       # number of misc regfile writes (Count)
system.switch_cpus3.MemDepUnit__0.insertedLoads    400788076                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores    114709701                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads    172922651                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores     48247549                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups       79061706                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.condPredicted     61652358                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condIncorrect      3966592                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.BTBLookups     57175448                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBUpdates      1495958                       # Number of BTB updates (Count)
system.switch_cpus3.branchPred.BTBHits       57021917                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.997315                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.RASUsed        4596348                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus3.branchPred.RASIncorrect         1179                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus3.branchPred.indirectLookups      1643649                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits      1584302                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses        59347                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted         6359                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.commit.commitSquashedInsts    258024017                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls       148095                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts      3782229                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples    666706975                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     1.709498                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     2.590678                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0    325805836     48.87%     48.87% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1    144246509     21.64%     70.50% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2     40193656      6.03%     76.53% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3     45260071      6.79%     83.32% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4     16869817      2.53%     85.85% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5      5187085      0.78%     86.63% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6      7290627      1.09%     87.72% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7     12665522      1.90%     89.62% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8     69187852     10.38%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total    666706975                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.instsCommitted    773756176                       # Number of instructions committed (Count)
system.switch_cpus3.commit.opsCommitted    1139733959                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.commit.memRefs          416043161                       # Number of memory references committed (Count)
system.switch_cpus3.commit.loads            322092675                       # Number of loads committed (Count)
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars              63365                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.branches          58068406                       # Number of branches committed (Count)
system.switch_cpus3.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus3.commit.floating         245626913                       # Number of committed floating point instructions. (Count)
system.switch_cpus3.commit.integer          992184829                       # Number of committed integer instructions. (Count)
system.switch_cpus3.commit.functionCalls      3163717                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass        17335      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu    580784239     50.96%     50.96% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult       701455      0.06%     51.02% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv       410056      0.04%     51.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd     67707753      5.94%     57.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     57.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt          736      0.00%     57.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     57.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     57.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     57.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     57.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd          792      0.00%     57.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu      9982141      0.88%     57.87% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     57.87% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt          454      0.00%     57.87% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc      6878951      0.60%     58.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     58.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift          382      0.00%     58.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     58.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     58.48% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     25213841      2.21%     60.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     19817274      1.74%     62.43% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       816801      0.07%     62.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     10944622      0.96%     63.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       413966      0.04%     63.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     63.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     63.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead    260647779     22.87%     86.37% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite     62726584      5.50%     91.87% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     61444896      5.39%     97.26% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     31223902      2.74%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total   1139733959                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples     69187852                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.decode.idleCycles        90749314                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles    399004142                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles        155319277                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles     52380352                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles       4008423                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved     54364859                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred       191305                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts    1438045827                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts       486061                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.fetch.icacheStallCycles    126721390                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus3.fetch.insts            1027546212                       # Number of instructions fetch has processed (Count)
system.switch_cpus3.fetch.branches           79061706                       # Number of branches that fetch encountered (Count)
system.switch_cpus3.fetch.predictedBranches     63202567                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles            570389220                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles        8391896                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles             42765                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles        40964                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles        65436                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles         4436                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.icacheWaitRetryStallCycles         1349                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus3.fetch.cacheLines        120463759                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes      1142660                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes            1001                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples    701461508                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     2.145427                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     3.208162                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0       451231623     64.33%     64.33% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1        10043508      1.43%     65.76% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2        21468726      3.06%     68.82% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3        20289051      2.89%     71.71% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4        20498155      2.92%     74.63% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5        21225911      3.03%     77.66% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6        21118245      3.01%     80.67% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7         8435874      1.20%     81.87% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8       127150415     18.13%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total    701461508                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.branchRate         0.112368                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetch.rate               1.460426                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.iew.squashCycles          4008423                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.iew.blockCycles          50758230                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.iew.unblockCycles        42673546                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.iew.dispatchedInsts    1397737659                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.iew.dispSquashedInsts        35946                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.iew.dispLoadInsts       400788076                       # Number of dispatched load instructions (Count)
system.switch_cpus3.iew.dispStoreInsts      114709701                       # Number of dispatched store instructions (Count)
system.switch_cpus3.iew.dispNonSpecInsts        96864                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iew.iqFullEvents          2341968                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.iew.lsqFullEvents        39724170                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.iew.memOrderViolationEvents       240601                       # Number of memory order violations (Count)
system.switch_cpus3.iew.predictedTakenIncorrect      2506075                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.iew.predictedNotTakenIncorrect      1354641                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.iew.branchMispredicts      3860716                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.iew.instsToCommit      1272782185                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.iew.writebackCount     1269970351                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.iew.producerInst        987047028                       # Number of instructions producing a value (Count)
system.switch_cpus3.iew.consumerInst       1456061062                       # Number of instructions consuming a value (Count)
system.switch_cpus3.iew.wbRate               1.804977                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.iew.wbFanout             0.677888                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.lsq0.forwLoads          117960599                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads       78695401                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses       175260                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation       240601                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores      20759215                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads     11842483                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache           972                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.lsq0.loadToUse::samples    322090630                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::mean     3.397190                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::stdev     8.361634                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::0-9     317067498     98.44%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::10-19      1937735      0.60%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::20-29       458998      0.14%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::30-39      1421383      0.44%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::40-49       358865      0.11%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::50-59       170399      0.05%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::60-69       167467      0.05%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::70-79        12060      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::80-89        30846      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::90-99        47462      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::100-109         4717      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::110-119         5108      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::120-129        35624      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::130-139       118622      0.04%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::140-149        17415      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::150-159        40507      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::160-169        28454      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::170-179        10898      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::180-189        53065      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::190-199        33497      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::200-209        10879      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::210-219         5357      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::220-229         4992      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::230-239         3036      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::240-249         2009      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::250-259         1891      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::260-269         2013      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::270-279         2210      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::280-289         1856      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::290-299         1173      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::overflows        34594      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::max_value         1604                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::total    322090630                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.mmu.dtb.rdAccesses      375789777                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses      102026615                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses           846836                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses           104445                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses      120472492                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses             4506                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions          328                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples          164                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean 943924435.987805                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::stdev 215648454.829181                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          164    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value      1896000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value    998564000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total          164                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 351796680998                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 154803607502                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF     52966500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles       4008423                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles       111939070                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles      136983880                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles      2413787                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles        183935184                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles    262181164                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts    1417707632                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.ROBFullEvents        97664                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus3.rename.IQFullEvents     102108568                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents     119545612                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents      69465424                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.fullRegistersEvents           14                       # Number of times there has been no free registers (Count)
system.switch_cpus3.rename.renamedOperands   2428736967                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups         4665902853                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups      1654786744                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.fpLookups        265689093                       # Number of floating rename lookups (Count)
system.switch_cpus3.rename.committedMaps   1954972820                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps       473764147                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing          82282                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing        75022                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts        301966467                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads              1995239947                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes             2830367420                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts       773756176                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps        1139733959                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 5095098744500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.519123                       # Number of seconds simulated (Second)
simTicks                                 519122998000                       # Number of ticks simulated (Tick)
finalTick                                5107574267000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  27295.94                       # Real time elapsed on the host (Second)
hostTickRate                                 19018326                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4838100                       # Number of bytes of host memory used (Byte)
simInsts                                   4288528186                       # Number of instructions simulated (Count)
simOps                                     6214952743                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   157112                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     227688                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu0.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF 519128763000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu1.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF 519128763000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu2.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF 519128763000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu3.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF 519128763000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  2069                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 2069                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 5044                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                5044                       # Transaction distribution (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port         1158                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total         1158                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           44                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         1622                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           72                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           28                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           58                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         1824                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           84                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio         4530                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          172                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         2240                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          168                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          132                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         7326                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           68                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.com_1.pio           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           54                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           40                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         1636                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         1820                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          170                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          108                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          108                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           90                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         1622                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         2098                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    14226                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port         2316                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         2316                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           22                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         3244                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          144                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           56                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          116                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         3582                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           42                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio         2265                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          344                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         4480                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          336                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          264                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         7731                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.com_1.pio            5                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          108                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         3272                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         3529                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          100                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          216                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          216                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          180                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         3244                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         3956                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     21114                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer15.occupancy             2183500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy             4032954                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy             2133373                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer18.occupancy             2006384                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy               304000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer9.occupancy              3910500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              603993                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer3.occupancy             1357500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer5.occupancy             6072500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer7.occupancy             1379000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer9.occupancy             1532000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples   2395989.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.029108966250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        48635                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        48635                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3925705                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             735494                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1616125                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     782111                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1616125                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   782111                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   2247                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                      1892                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1616125                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               782111                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1186510                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  291373                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   79111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   29575                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   13134                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    6875                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    3967                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    2278                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     749                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     211                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     61                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    931                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1077                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  32503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  45078                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  48202                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  49240                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  49579                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  49762                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  49852                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  49884                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  49879                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  49865                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  49957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  49979                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  50346                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  50339                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  50034                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  49837                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1105                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    340                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     92                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     90                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     86                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   1987                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        48635                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      33.188033                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     29.620294                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     56.366587                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         48628     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         48635                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        48635                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.080724                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.064793                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.068134                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17         47536     97.74%     97.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           971      2.00%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21            76      0.16%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23            11      0.02%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25             4      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27             2      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31             5      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33             4      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37             2      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45             4      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65            15      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         48635                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  143808                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               103432000                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             50055104                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              199243725.27991915                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              96422435.90217516                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  519122936000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     216460.32                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0    103288192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::ruby.dir_cntrl0     50053504                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 198966704.226037800312                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::ruby.dir_cntrl0 96419353.780970424414                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0      1616125                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::ruby.dir_cntrl0       782111                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0  67042427000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::ruby.dir_cntrl0 12696998570750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     41483.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::ruby.dir_cntrl0  16234266.71                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0    103432128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      103432128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::ruby.dir_cntrl0     50055104                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     50055104                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0      1616127                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1616127                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::ruby.dir_cntrl0       782111                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         782111                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0    199243972                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         199243972                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::ruby.dir_cntrl0     96422436                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         96422436                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0    295666408                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        295666408                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1613878                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              782086                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        98652                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       100455                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        91751                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        95542                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       100925                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       100282                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       101517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        96398                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       100558                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        98251                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       110803                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       102519                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       105454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        98278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       105881                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       106612                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        48668                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        49308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        46317                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        47033                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        50193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        49599                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        47852                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        45336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        47525                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        48046                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        52414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        49091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        48164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        50236                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        50988                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        51316                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             36782214500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            8069390000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        67042427000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22791.20                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41541.20                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              986696                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             241828                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            61.14                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           30.92                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1167450                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   131.349029                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    97.791017                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   152.564125                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       726482     62.23%     62.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       304338     26.07%     88.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        69003      5.91%     94.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        25007      2.14%     96.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        12345      1.06%     97.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7172      0.61%     98.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         5125      0.44%     98.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3968      0.34%     98.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        14010      1.20%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1167450                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             103288192                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           50053504                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              198.966704                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               96.419354                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.31                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.55                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.75                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               51.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      4057376400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      2156539110                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     5609541000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    2006077320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 40979278080.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  87759790650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 125442456960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  268011059520                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   516.276606                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 325176585250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17334720000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 176617440750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      4279023420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      2274343500                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     5915261520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2076411600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 40979278080.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  87892232430                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 125330926560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  268747477110                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   517.695186                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 324886896500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17334720000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 176907128500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages           80                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       327680                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs           80                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            16                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            159                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples         128950402                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             1.263550                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            3.257591                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |   127953499     99.23%     99.23% |      958512      0.74%     99.97% |       35072      0.03%    100.00% |        3026      0.00%    100.00% |         274      0.00%    100.00% |          17      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total           128950402                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples   4528620804                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.439058                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.307714                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.738107                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |  3052996858     67.42%     67.42% |  1391214426     30.72%     98.14% |    79694484      1.76%     99.90% |     3650283      0.08%     99.98% |      720259      0.02%     99.99% |      181734      0.00%    100.00% |       74907      0.00%    100.00% |       68971      0.00%    100.00% |       18882      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total   4528620804                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples     4607154223                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.299875                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.033624                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         5.823024                       (Unspecified)
system.ruby.m_latencyHistSeqr            |  4606888914     99.99%     99.99% |      180528      0.00%    100.00% |       73447      0.00%    100.00% |        7955      0.00%    100.00% |        2793      0.00%    100.00% |         443      0.00%    100.00% |         135      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total       4607154223                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples   4581291491                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.018015                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.012391                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.216647                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |  4581289732    100.00%    100.00% |        1533      0.00%    100.00% |          70      0.00%    100.00% |          78      0.00%    100.00% |          52      0.00%    100.00% |          23      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total    4581291491                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples     25862732                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     51.228244                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    40.844493                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    59.371962                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |    25597649     98.98%     98.98% |      180380      0.70%     99.67% |       73372      0.28%     99.96% |        7952      0.03%     99.99% |        2793      0.01%    100.00% |         443      0.00%    100.00% |         135      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total     25862732                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples      72690993                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         1.927384                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        3.837509                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |    71907180     98.92%     98.92% |      755029      1.04%     99.96% |       26293      0.04%    100.00% |        2317      0.00%    100.00% |         164      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total        72690993                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples      55852295                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         0.408777                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        2.004591                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |    55639205     99.62%     99.62% |      203483      0.36%     99.98% |        8779      0.02%    100.00% |         709      0.00%    100.00% |         110      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total        55852295                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples        407114                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         0.001606                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        0.056659                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |      406787     99.92%     99.92% |           0      0.00%     99.92% |         327      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total          407114                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch        1616074      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Data          776991      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data      1616128      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack       782111      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_READ           63      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE         5120      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement       806555      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch      1616074      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE         5120      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack         5120      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.Data        776979      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ           12      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement       806555      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data      1616077      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack       776979      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data           12      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           12      0.00%      0.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest   |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest::total           63                       (Unspecified)
system.ruby.DMA_Controller.WriteRequest  |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.WriteRequest::total         5120                       (Unspecified)
system.ruby.DMA_Controller.Data          |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Data::total             63                       (Unspecified)
system.ruby.DMA_Controller.Ack           |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Ack::total            5120                       (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest::total           63                       (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest::total         5120                       (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data  |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data::total           63                       (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack   |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack::total         5120                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |   362538212     31.74%     31.74% |   243692649     21.34%     53.08% |   327810866     28.70%     81.78% |   208162703     18.22%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total   1142204430                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |   195608101     30.58%     30.58% |   138184036     21.60%     52.19% |   184991599     28.92%     81.11% |   120815048     18.89%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total    639598784                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |   156679013     29.73%     29.73% |   106704439     20.25%     49.97% |   160237377     30.40%     80.37% |   103440071     19.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total    527060900                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |       42817     22.05%     22.05% |       50926     26.22%     48.27% |       58790     30.27%     78.54% |       41674     21.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total       194207                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |     3493602     26.68%     26.68% |     2991114     22.84%     49.52% |     3105225     23.71%     73.23% |     3505145     26.77%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total     13095086                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |         490     14.10%     14.10% |        1293     37.21%     51.31% |        1019     29.32%     80.63% |         673     19.37%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         3475                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        5885     28.05%     28.05% |        6404     30.53%     58.58% |        3632     17.31%     75.89% |        5058     24.11%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total        20979                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GET_INSTR |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GET_INSTR::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |     1477701     26.48%     26.48% |     1370062     24.55%     51.04% |     1203989     21.58%     72.62% |     1527869     27.38%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total      5579621                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |        5776     27.53%     27.53% |        6628     31.59%     59.12% |        2781     13.25%     72.38% |        5796     27.62%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total        20981                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |     2020305     26.82%     26.82% |     1624025     21.56%     48.38% |     1907260     25.32%     73.71% |     1980482     26.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total      7532072                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |        9152     51.00%     51.00% |        3861     21.51%     72.51% |        2711     15.11%     87.62% |        2222     12.38%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total        17946                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |        3701     35.08%     35.08% |        3157     29.92%     65.00% |        1933     18.32%     83.32% |        1760     16.68%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total        10551                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |     3145860     26.71%     26.71% |     2623036     22.27%     48.97% |     2777250     23.58%     72.55% |     3233203     27.45%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total     11779349                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |     1586205     26.64%     26.64% |     1461135     24.54%     51.17% |     1283973     21.56%     72.74% |     1623488     27.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total      5954801                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |      235890     25.52%     25.52% |      272445     29.47%     54.99% |      243750     26.37%     81.35% |      172373     18.65%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total       924458                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |     1672522     26.89%     26.89% |     1258442     20.23%     47.12% |     1578378     25.38%     72.50% |     1710274     27.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total      6219616                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |       28791     20.83%     20.83% |       36351     26.29%     47.12% |       44095     31.90%     79.01% |       29013     20.99%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total       138250                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        1740     18.27%     18.27% |        2956     31.03%     49.30% |        1984     20.83%     70.12% |        2846     29.88%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total         9526                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |        6788     30.98%     30.98% |        5130     23.41%     54.39% |        5359     24.46%     78.84% |        4636     21.16%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total        21913                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         637     27.05%     27.05% |         605     25.69%     52.74% |         585     24.84%     77.58% |         528     22.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         2355                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |        5350     21.40%     21.40% |        7040     28.16%     49.56% |        7652     30.61%     80.17% |        4957     19.83%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total        24999                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |     4869839     20.59%     20.59% |     6851110     28.96%     49.55% |     4238132     17.92%     67.46% |     7696399     32.54%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total     23655480                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |   195365420     30.59%     30.59% |   137906461     21.59%     52.18% |   184742481     28.93%     81.11% |   120638027     18.89%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total    638652389                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |        3702     35.08%     35.08% |        3157     29.91%     64.99% |        1933     18.32%     83.30% |        1762     16.70%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total        10554                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |       12177     25.07%     25.07% |       13229     27.24%     52.31% |       11920     24.54%     76.85% |       11242     23.15%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total        48568                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |      342383     26.53%     26.53% |      361022     27.97%     54.50% |      320315     24.82%     79.32% |      266951     20.68%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total      1290671                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |    50198845     28.09%     28.09% |    38148437     21.35%     49.44% |    48685208     27.24%     76.68% |    41671419     23.32%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total    178703909                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |      181773     15.86%     15.86% |      344419     30.05%     45.92% |      205454     17.93%     63.85% |      414321     36.15%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total      1145967                       (Unspecified)
system.ruby.L1Cache_Controller.E.Inv     |         581     23.46%     23.46% |         426     17.20%     40.65% |         986     39.81%     80.46% |         484     19.54%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Inv::total         2477                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |     1292709     29.25%     29.25% |     1021687     23.12%     52.36% |      995646     22.53%     74.89% |     1109783     25.11%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total      4419825                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX |          52      8.25%      8.25% |          97     15.40%     23.65% |         421     66.83%     90.48% |          60      9.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX::total          630                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS |        2469     23.48%     23.48% |        3381     32.15%     55.62% |        1484     14.11%     69.73% |        3183     30.27%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS::total        10517                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GET_INSTR |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GET_INSTR::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |   305880812     32.75%     32.75% |   197227679     21.12%     53.87% |   273600814     29.30%     83.17% |   157166729     16.83%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total    933876034                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |   154820376     29.79%     29.79% |   105097809     20.22%     50.01% |   158451021     30.49%     80.50% |   101313177     19.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total    519682383                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |        1267     25.81%     25.81% |         920     18.74%     44.56% |        1789     36.45%     81.01% |         932     18.99%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total         4908                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |     1853151     25.18%     25.18% |     1601349     21.76%     46.94% |     1781604     24.21%     71.15% |     2123420     28.85%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total      7359524                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX |         438     15.40%     15.40% |        1196     42.05%     57.45% |         597     20.99%     78.45% |         613     21.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX::total         2844                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS |        3416     32.66%     32.66% |        3023     28.90%     61.56% |        2147     20.53%     82.08% |        1874     17.92%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS::total        10460                       (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement |           8     12.12%     12.12% |          16     24.24%     36.36% |           8     12.12%     48.48% |          34     51.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement::total           66                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |     1477701     26.48%     26.48% |     1370062     24.55%     51.04% |     1203989     21.58%     72.62% |     1527869     27.38%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total      5579621                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        5776     27.53%     27.53% |        6628     31.59%     59.12% |        2781     13.25%     72.38% |        5796     27.62%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total        20981                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |      347145     26.50%     26.50% |      364978     27.86%     54.36% |      328297     25.06%     79.42% |      269678     20.58%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total      1310098                       (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |     1673160     26.89%     26.89% |     1259047     20.24%     47.13% |     1578963     25.38%     72.50% |     1710804     27.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total      6221974                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |        3375     79.79%     79.79% |         340      8.04%     87.83% |         315      7.45%     95.27% |         200      4.73%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total         4230                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv    |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     66.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |        5777     42.12%     42.12% |        3521     25.67%     67.79% |        2396     17.47%     85.26% |        2022     14.74%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total        13716                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |        3701     35.08%     35.08% |        3157     29.92%     65.00% |        1933     18.32%     83.32% |        1760     16.68%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total        10551                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |         771     16.47%     16.47% |        1332     28.46%     44.94% |         755     16.13%     61.07% |        1822     38.93%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total         4680                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           3     12.50%     12.50% |           0      0.00%     12.50% |           9     37.50%     50.00% |          12     50.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           24                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           3     12.00%     12.00% |           7     28.00%     40.00% |           6     24.00%     64.00% |           9     36.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           25                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Inv   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Inv::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |     3145860     26.71%     26.71% |     2623036     22.27%     48.97% |     2777248     23.58%     72.55% |     3233201     27.45%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total     11779345                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           2     50.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            4                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR       946567      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS        5965016      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX        6222050      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE        10554      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX       11779350      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old            3      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement       774043      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean       809491      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data       1616077      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack        1583546      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data          15369      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean        10521      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack              66326      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all         105026      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock          20981      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock     11812146      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv             24      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR       103665      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS       957011      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX       555398      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR       842225      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS       363531      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX         1806      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE        10551      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement          780      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean       101769      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           55      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS      4622700      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX      5661295      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement       770761      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean       702850      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GET_INSTR            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS        20979      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX         3475      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX     11779345      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement         2502      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean         4872      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.MEM_Inv           12      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR          196      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETS          240      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETX           73      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack      1583546      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data         1973      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all          541      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           12      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data         2936      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all         1936      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack          65389      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all       101769      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack            937      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all          780      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS           91      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data       956921      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR          424      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS           15      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data       103758      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data       555398      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS          360      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE            3      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock        12357      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS           34      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock     11799789      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS           55      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data        10419      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean        10470      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock           92      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data           41      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean           51      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock        20889      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples   2280838669                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.288139                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.019974                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     6.252396                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |  2280661594     99.99%     99.99% |      134541      0.01%    100.00% |       38699      0.00%    100.00% |        2664      0.00%    100.00% |        1072      0.00%    100.00% |          84      0.00%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total   2280838669                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples   2269067991                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000583                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000404                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.024132                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |  2267745845     99.94%     99.94% |     1322146      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total   2269067991                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples     11770678                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    56.721261                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    42.710865                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    66.978934                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |    11593603     98.50%     98.50% |      134541      1.14%     99.64% |       38699      0.33%     99.97% |        2664      0.02%     99.99% |        1072      0.01%    100.00% |          84      0.00%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total     11770678                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples    960981850                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.657734                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.104836                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev     7.698803                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |   960911138     99.99%     99.99% |       33013      0.00%    100.00% |       30621      0.00%    100.00% |        5020      0.00%    100.00% |        1577      0.00%    100.00% |         353      0.00%    100.00% |         121      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total    960981850                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples    948671878                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.077474                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.054727                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.376875                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |   948671061    100.00%    100.00% |         711      0.00%    100.00% |          24      0.00%    100.00% |          42      0.00%    100.00% |          31      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total    948671878                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples     12309972                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    46.375700                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    39.516889                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    50.896599                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |    12239366     99.43%     99.43% |       32947      0.27%     99.69% |       30582      0.25%     99.94% |        5019      0.04%     99.98% |        1577      0.01%    100.00% |         353      0.00%    100.00% |         121      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total     12309972                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples   1275146539                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.062493                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.004835                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     2.682165                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |  1275130220    100.00%    100.00% |       12164      0.00%    100.00% |        3784      0.00%    100.00% |         242      0.00%    100.00% |         123      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total   1275146539                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples   1273456083                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.000215                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |  1273456024    100.00%    100.00% |          59      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total   1273456083                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples      1690456                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    48.139471                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    38.023638                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    56.633996                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |     1674137     99.03%     99.03% |       12164      0.72%     99.75% |        3784      0.22%     99.98% |         242      0.01%     99.99% |         123      0.01%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total      1690456                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples     89672351                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.117429                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.059091                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     2.291123                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |    89664982     99.99%     99.99% |        6547      0.01%    100.00% |         224      0.00%    100.00% |         321      0.00%    100.00% |         150      0.00%    100.00% |          86      0.00%    100.00% |          12      0.00%    100.00% |          12      0.00%    100.00% |           7      0.00%    100.00% |          10      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total     89672351                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples     89620922                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.086039                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.056840                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.907801                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |    89619983    100.00%    100.00% |         820      0.00%    100.00% |          45      0.00%    100.00% |          36      0.00%    100.00% |          21      0.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total     89620922                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples        51429                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    55.818429                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    43.166556                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    68.722225                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |       44999     87.50%     87.50% |        5727     11.14%     98.63% |         179      0.35%     98.98% |         285      0.55%     99.54% |         129      0.25%     99.79% |          71      0.14%     99.92% |          12      0.02%     99.95% |          10      0.02%     99.97% |           7      0.01%     99.98% |          10      0.02%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total        51429                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples       257407                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     9.096349                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.778252                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    30.348045                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |      251742     97.80%     97.80% |        5284      2.05%     99.85% |         132      0.05%     99.90% |         133      0.05%     99.95% |          80      0.03%     99.99% |          27      0.01%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total       257407                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples       217210                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.006956                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.000361                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     1.034931                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |      217200    100.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total       217210                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        40197                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    52.808493                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    39.812481                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    60.230371                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |       34535     85.91%     85.91% |        5282     13.14%     99.05% |         131      0.33%     99.38% |         133      0.33%     99.71% |          80      0.20%     99.91% |          27      0.07%     99.98% |           5      0.01%     99.99% |           0      0.00%     99.99% |           4      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        40197                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples       257407                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      257407    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total       257407                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples       257407                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      257407    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total       257407                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count      1621497                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000159                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count      2398476                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000291                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time    286533750                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time   119.464923                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count      3205055                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000314                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count      2398476                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000298                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count      1583546                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000155                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.mandatoryQueue.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.mandatoryQueue.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.requestToDir.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.requestToDir.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.responseFromDir.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.fullyBusyCycles         5785862                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples      6711688                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.279874                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     1.508571                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-15      6701251     99.84%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-31        10164      0.15%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-47          256      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-63           15      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-79            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total      6711688                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits    515951645                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses      3264806                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses    519216451                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits    195365420                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses       242678                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses    195608098                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count    714824549                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.070062                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time    202679500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count          786                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     0.283537                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count      6653344                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.001303                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count        49193                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.421569                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count        55079                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count      6662495                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.000652                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count      3160338                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.000309                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles         4380007                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples      5689393                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean     0.573399                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev     2.436668                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-15      5653857     99.38%     99.38% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-31        33958      0.60%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-47         1470      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-63           93      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-79           15      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total      5689393                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits    347669797                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses      2726347                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses    350396144                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits    137906499                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses       277623                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses    138184122                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count    488580266                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.047915                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time    180472500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count         1355                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     0.369381                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count      5627006                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.001102                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count        58624                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.912561                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count        65029                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count      5630867                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.000551                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count      2638946                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.000258                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles         4760490                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples      5959365                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean     0.376219                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev     1.844144                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-15      5942439     99.72%     99.72% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::16-31        16188      0.27%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-47          653      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::48-63           70      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-79           15      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total      5959365                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits    485181161                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses      2866940                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses    488048101                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits    184742583                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses       249162                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses    184991745                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count    673039846                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.065959                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time    182764500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count          778                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     0.271551                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count      5893352                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.001154                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count        63441                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.517368                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count        67073                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count      5896063                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.000577                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count      2787752                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.000273                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles         3658745                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples      6798737                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean     0.566111                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     2.435942                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-15      6755993     99.37%     99.37% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::16-31        40759      0.60%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-47         1842      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::48-63          127      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-79           12      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::80-95            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total      6798737                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits    308262045                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses      3338898                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses    311600943                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits    120638027                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses       177009                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses    120815036                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count    432415979                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.042422                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time    172045000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count         1877                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     0.397869                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count      6749110                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.001321                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count        47405                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.440726                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count        52463                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count      6751332                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.000661                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count      3246229                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.000318                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.fullyBusyCycles            6237                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::samples     40152576                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     1.767253                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev     3.711755                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-15     39756231     99.01%     99.01% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::16-31       381617      0.95%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::32-47        13400      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::48-63         1225      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-79           97      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::80-95            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::96-111            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total     40152576                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count      1616314                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.002848                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count       146748                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count     24922812                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.002441                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time      8376500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count          968                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     0.336098                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits     11502163                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses      1641300                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses     13143463                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count     26481372                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.021792                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count      3397114                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000333                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count     11833265                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.001158                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control        44279331                       (Unspecified)
system.ruby.network.msg_byte.Control        354234648                       (Unspecified)
system.ruby.network.msg_count.Request_Control       584044                       (Unspecified)
system.ruby.network.msg_byte.Request_Control      4672352                       (Unspecified)
system.ruby.network.msg_count.Response_Data     46641252                       (Unspecified)
system.ruby.network.msg_byte.Response_Data   3358170144                       (Unspecified)
system.ruby.network.msg_count.Response_Control     78607728                       (Unspecified)
system.ruby.network.msg_byte.Response_Control    628861824                       (Unspecified)
system.ruby.network.msg_count.Writeback_Data     22093299                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Data   1590717528                       (Unspecified)
system.ruby.network.msg_count.Writeback_Control     13290384                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Control    106323072                       (Unspecified)
system.ruby.network.int_links0.buffers0.m_msg_count      6653344                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers0.m_buf_msgs     0.006408                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers1.m_msg_count        55079                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers1.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers2.m_msg_count      3160338                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers2.m_buf_msgs     0.003044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers0.m_msg_count      5626906                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers0.m_buf_msgs     0.005420                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers1.m_msg_count        65029                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers1.m_buf_msgs     0.000063                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers2.m_msg_count      2638894                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers2.m_buf_msgs     0.002542                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers1.m_msg_count      5895924                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers1.m_buf_msgs     0.005679                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers2.m_msg_count        63441                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers2.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers1.m_msg_count      6751332                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers1.m_buf_msgs     0.006503                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers2.m_msg_count        47405                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers2.m_buf_msgs     0.000046                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers0.m_msg_count     24922572                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers0.m_buf_msgs     0.024004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers1.m_msg_count      3396877                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers1.m_buf_msgs     0.003272                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers2.m_msg_count     11833127                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers2.m_buf_msgs     0.011397                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers0.m_msg_count      1621257                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers0.m_buf_msgs     0.001562                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers1.m_msg_count      1583546                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers1.m_buf_msgs     0.001525                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links14.buffers1.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links14.buffers1.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers0.m_msg_count      5893212                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers0.m_buf_msgs     0.005676                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers1.m_msg_count        67073                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers1.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers2.m_msg_count      2787666                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers2.m_buf_msgs     0.002685                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers0.m_msg_count      6749110                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers0.m_buf_msgs     0.006500                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers1.m_msg_count        52463                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers1.m_buf_msgs     0.000051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers2.m_msg_count      3246229                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers2.m_buf_msgs     0.003127                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers0.m_msg_count      1616074                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers0.m_buf_msgs     0.001557                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers1.m_msg_count     26481135                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers1.m_buf_msgs     0.025506                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers2.m_msg_count       146718                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers2.m_buf_msgs     0.000141                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links5.buffers1.m_msg_count      3204818                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links5.buffers1.m_buf_msgs     0.003087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links6.buffers0.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links6.buffers0.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers1.m_msg_count      6662496                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers1.m_buf_msgs     0.006417                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers2.m_msg_count        49193                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers2.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers1.m_msg_count      5630769                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers1.m_buf_msgs     0.005423                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers2.m_msg_count        58624                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers2.m_buf_msgs     0.000056                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized     1.433768                       (Unspecified)
system.ruby.network.routers0.msg_count.Control::0      3507484                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Control::0     28059872                       (Unspecified)
system.ruby.network.routers0.msg_count.Request_Control::2        49193                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Request_Control::2       393544                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Data::1      3516044                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Data::1    253155168                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::1      3200263                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::2      3160338                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::1     25602104                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::2     25282704                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::0      1853151                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::1         1267                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::0    133426872                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::1        91224                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Control::0      1292709                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Control::0     10341672                       (Unspecified)
system.ruby.network.routers0.port_buffers1.m_msg_count      6662495                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers1.m_buf_msgs     0.000652                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers2.m_msg_count        49193                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_msg_count      6653344                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers3.m_buf_msgs     0.001413                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_stall_time   3889888500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers3.m_avg_stall_time   584.651643                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers4.m_msg_count        55079                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers4.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers4.m_stall_time     17902500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers4.m_avg_stall_time   325.033134                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers5.m_msg_count      3160338                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers5.m_buf_msgs     0.000309                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers5.m_stall_time        52000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers5.m_avg_stall_time     0.016454                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization     17370972                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization     1.673108                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count      6711688                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes    277935552                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes    224242048                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy     14015160                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.50                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.40                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.msg_count.Request_Control::2        49193                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Request_Control::2       393544                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Data::1      3503782                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Data::1    252272304                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Control::1      3158713                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Control::1     25269704                       (Unspecified)
system.ruby.network.routers0.throttle01.acc_link_utilization 12401100.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization     1.194428                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count      9868761                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes    198417608                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes    119467520                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time   3907843000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy      7532708                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time   395.981117                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.36                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.21                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.msg_count.Control::0      3507484                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Control::0     28059872                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Data::1        12262                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Data::1       882864                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::1        41550                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::2      3160338                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::1       332400                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::2     25282704                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::0      1853151                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::1         1267                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::0    133426872                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::1        91224                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Control::0      1292709                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Control::0     10341672                       (Unspecified)
system.ruby.network.routers1.percent_links_utilized     1.227020                       (Unspecified)
system.ruby.network.routers1.msg_count.Control::0      3003970                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Control::0     24031760                       (Unspecified)
system.ruby.network.routers1.msg_count.Request_Control::2        58624                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Request_Control::2       468992                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Data::1      3014916                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Data::1    217073952                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::1      2680060                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::2      2638946                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::1     21440480                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::2     21111568                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::0      1601349                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::1          920                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::0    115297128                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::1        66240                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Control::0      1021687                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Control::0      8173496                       (Unspecified)
system.ruby.network.routers1.port_buffers1.m_msg_count      5630867                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers1.m_buf_msgs     0.000551                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers2.m_msg_count        58624                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_msg_count      5627006                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers3.m_buf_msgs     0.001247                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_stall_time   3553933000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers3.m_avg_stall_time   631.585074                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers4.m_msg_count        65029                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers4.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers4.m_stall_time     17267000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers4.m_avg_stall_time   265.527688                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers5.m_msg_count      2638946                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers5.m_buf_msgs     0.000258                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers5.m_stall_time        68000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers5.m_avg_stall_time     0.025768                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization 14847997.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization     1.430104                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count      5689491                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes    237567960                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes    192052032                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy     12003306                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.43                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.msg_count.Request_Control::2        58624                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Request_Control::2       468992                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Data::1      3000813                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Data::1    216058536                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Control::1      2630054                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Control::1     21040432                       (Unspecified)
system.ruby.network.routers1.throttle01.acc_link_utilization 10630978.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization     1.023936                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count      8330981                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes    170095656                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes    103447808                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time   3571268000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy      6585035                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time   428.673166                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.31                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.msg_count.Control::0      3003970                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Control::0     24031760                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Data::1        14103                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Data::1      1015416                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::1        50006                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::2      2638946                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::1       400048                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::2     21111568                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::0      1601349                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::1          920                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::0    115297128                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::1        66240                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Control::0      1021687                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Control::0      8173496                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized     1.299173                       (Unspecified)
system.ruby.network.routers2.msg_count.Control::0      3116102                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Control::0     24928816                       (Unspecified)
system.ruby.network.routers2.msg_count.Request_Control::2        63441                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Request_Control::2       507528                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Data::1      3122452                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Data::1    224816544                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::1      2838895                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::2      2787752                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::1     22711160                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::2     22302016                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::0      1781604                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::1         1789                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::0    128275488                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::1       128808                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Control::0       995646                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Control::0      7965168                       (Unspecified)
system.ruby.network.routers2.port_buffers1.m_msg_count      5896063                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers1.m_buf_msgs     0.000577                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers2.m_msg_count        63441                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_msg_count      5893352                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers3.m_buf_msgs     0.001324                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_stall_time   3814533500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers3.m_avg_stall_time   647.260422                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers4.m_msg_count        67073                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers4.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers4.m_stall_time     10581500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers4.m_avg_stall_time   157.760947                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers5.m_msg_count      2787752                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers5.m_buf_msgs     0.000273                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers5.m_stall_time        58500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers5.m_avg_stall_time     0.020985                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization     15436428                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization     1.486779                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count      5959504                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes    246982848                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes    199306816                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy     12456723                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.44                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.36                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.msg_count.Request_Control::2        63441                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Request_Control::2       507528                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Data::1      3114169                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Data::1    224220168                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Control::1      2781894                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Control::1     22255152                       (Unspecified)
system.ruby.network.routers2.throttle01.acc_link_utilization 11540792.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization     1.111566                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count      8748177                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes    184652680                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes    114667264                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time   3825173500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy      7253002                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time   437.253784                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.33                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.21                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.msg_count.Control::0      3116102                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Control::0     24928816                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Data::1         8283                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Data::1       596376                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::1        57001                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::2      2787752                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::1       456008                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::2     22302016                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::0      1781604                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::1         1789                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::0    128275488                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::1       128808                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Control::0       995646                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Control::0      7965168                       (Unspecified)
system.ruby.network.routers3.percent_links_utilized     1.493886                       (Unspecified)
system.ruby.network.routers3.msg_count.Control::0      3515907                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Control::0     28127256                       (Unspecified)
system.ruby.network.routers3.msg_count.Request_Control::2        47405                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Request_Control::2       379240                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Data::1      3524936                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Data::1    253795392                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::1      3277926                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::2      3246229                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::1     26223408                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::2     25969832                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::0      2123420                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::1          933                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::0    152886240                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::1        67176                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Control::0      1109783                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Control::0      8878264                       (Unspecified)
system.ruby.network.routers3.port_buffers1.m_msg_count      6751332                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers1.m_buf_msgs     0.000661                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers2.m_msg_count        47405                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_msg_count      6749110                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers3.m_buf_msgs     0.001581                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_stall_time   4698376000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers3.m_avg_stall_time   696.147492                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers4.m_msg_count        52463                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers4.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers4.m_stall_time     13438500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers4.m_avg_stall_time   256.151955                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers5.m_msg_count      3246229                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers5.m_buf_msgs     0.000318                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers5.m_stall_time        78500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers5.m_avg_stall_time     0.024182                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization 17455956.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization     1.681293                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count      6798737                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes    279295304                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes    224905408                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy     14056626                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.50                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.40                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.msg_count.Request_Control::2        47405                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Request_Control::2       379240                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Data::1      3514147                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Data::1    253018584                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Control::1      3237185                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Control::1     25897480                       (Unspecified)
system.ruby.network.routers3.throttle01.acc_link_utilization     13564469                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization     1.306479                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count     10047802                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes    217031504                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes    136649088                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time   4711893000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy      8688509                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time   468.947637                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.39                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.25                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.msg_count.Control::0      3515907                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Control::0     28127256                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Data::1        10789                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Data::1       776808                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::1        40741                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::2      3246229                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::1       325928                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::2     25969832                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::0      2123420                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::1          933                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::0    152886240                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::1        67176                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Control::0      1109783                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Control::0      8878264                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized     6.055664                       (Unspecified)
system.ruby.network.routers4.msg_count.Control::0     14759777                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Control::0    118078216                       (Unspecified)
system.ruby.network.routers4.msg_count.Request_Control::2       146718                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Request_Control::2      1173744                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Data::1     15522212                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Data::1   1117599264                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::1     14351365                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::2     11833265                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::1    114810920                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::2     94666120                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::0      7359524                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::1         4909                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::0    529885728                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::1       353448                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Control::0      4419825                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Control::0     35358600                       (Unspecified)
system.ruby.network.routers4.port_buffers0.m_msg_count     24922812                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers0.m_buf_msgs     0.002440                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers1.m_msg_count      3397114                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers1.m_buf_msgs     0.000333                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers2.m_msg_count     11833265                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers2.m_buf_msgs     0.001158                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_msg_count      1616314                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers3.m_buf_msgs     0.000432                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_stall_time   1398472500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers3.m_avg_stall_time   865.223280                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers4.m_msg_count     26481372                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers4.m_buf_msgs     0.003177                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers4.m_stall_time   2983690500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers4.m_avg_stall_time   112.671296                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers5.m_msg_count       146718                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers5.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers5.m_stall_time        53500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers5.m_avg_stall_time     0.364645                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization 56083507.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization     5.401755                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count     40153191                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes    897336120                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes    576110592                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy     36039431                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         1.61                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         1.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.msg_count.Control::0     13143463                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Control::0    105147704                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Data::1      1637295                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Data::1    117885240                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::1      1754910                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::2     11833265                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::1     14039280                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::2     94666120                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::0      7359524                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::1         4909                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::0    529885728                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::1       353448                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Control::0      4419825                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Control::0     35358600                       (Unspecified)
system.ruby.network.routers4.throttle01.acc_link_utilization 69661869.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization     6.709573                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count     28244404                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes   1114589920                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes    888634688                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time   4382216500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy     56099543                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time   155.153442                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         2.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         1.59                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.msg_count.Control::0      1616314                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Control::0     12930512                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Request_Control::2       146718                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Request_Control::2      1173744                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Data::1     13884917                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Data::1    999714024                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Control::1     12596455                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Control::1    100771640                       (Unspecified)
system.ruby.network.routers5.percent_links_utilized     0.615390                       (Unspecified)
system.ruby.network.routers5.msg_count.Control::0      1616314                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Control::0     12930512                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Data::1      2393368                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Data::1    172322496                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Control::1      2390113                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Control::1     19120904                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers5.port_buffers0.m_msg_count      1621497                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers0.m_buf_msgs     0.000159                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers1.m_msg_count      1583546                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers1.m_buf_msgs     0.000155                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_msg_count      3205055                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers4.m_buf_msgs     0.000318                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_stall_time     20065500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers5.port_buffers4.m_avg_stall_time     6.260579                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization 4710485.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization     0.453696                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count      3205043                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes     75367768                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes     49727424                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy      3107987                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.14                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.msg_count.Control::0      1616314                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Control::0     12930512                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Data::1       776991                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Data::1     55943352                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Control::1       806555                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Control::1      6452440                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers5.throttle01.acc_link_utilization 8068035.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization     0.777083                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count      3205055                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes    129088568                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes    103448128                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time     20065500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy      6465957                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time     6.260579                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.23                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.msg_count.Response_Data::1      1616377                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Data::1    116379144                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Response_Control::1      1583558                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Control::1     12668464                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers6.percent_links_utilized     0.000262                       (Unspecified)
system.ruby.network.routers6.msg_count.Response_Data::1           63                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Response_Data::1         4536                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers6.port_buffers1.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers1.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.port_buffers3.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers3.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization  2843.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization     0.000274                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count         5183                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes        45496                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes         4032                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy          252                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.msg_count.Response_Data::1           63                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Response_Data::1         4536                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers6.throttle01.acc_link_utilization  2591.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization     0.000250                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count         5183                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes        41464                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers6.throttle01.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized     1.515876                       (Unspecified)
system.ruby.network.routers8.msg_count.Control::0     14759777                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Control::0    118078216                       (Unspecified)
system.ruby.network.routers8.msg_count.Request_Control::2       218663                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Request_Control::2      1749304                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Data::1     15547261                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Data::1   1119402792                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::1     14369311                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::2     11833265                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::1    114954488                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::2     94666120                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::0      7359524                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::1         4909                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::0    529885728                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::1       353448                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::0      4425008                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::0     35400064                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers8.port_buffers1.m_msg_count      6662496                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers1.m_buf_msgs     0.000653                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers1.m_stall_time      4432500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers1.m_avg_stall_time     0.665291                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers10.m_msg_count      6751332                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers10.m_buf_msgs     0.000661                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers10.m_stall_time      2465500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers10.m_avg_stall_time     0.365187                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers11.m_msg_count        47405                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers11.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers11.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers11.m_avg_stall_time     0.073832                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers12.m_msg_count     24922812                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers12.m_buf_msgs     0.002770                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers12.m_stall_time   1687064500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers12.m_avg_stall_time    67.691579                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers13.m_msg_count      3397114                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers13.m_buf_msgs     0.000336                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers13.m_stall_time     19669000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers13.m_avg_stall_time     5.789915                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers14.m_msg_count     11833265                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers14.m_buf_msgs     0.001159                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers14.m_stall_time      1827000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers14.m_avg_stall_time     0.154395                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers15.m_msg_count      1621497                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers15.m_buf_msgs     0.000162                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers15.m_stall_time     14224500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers15.m_avg_stall_time     8.772449                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers16.m_msg_count      1583546                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers16.m_buf_msgs     0.000155                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers19.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers19.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_msg_count        49193                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers2.m_avg_stall_time     0.071148                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers4.m_msg_count      5630867                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers4.m_buf_msgs     0.000552                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers4.m_stall_time      2723500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers4.m_avg_stall_time     0.483673                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers5.m_msg_count        58624                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers5.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers5.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers5.m_avg_stall_time     0.059703                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers7.m_msg_count      5896063                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers7.m_buf_msgs     0.000578                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers7.m_stall_time      2029000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers7.m_avg_stall_time     0.344128                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers8.m_msg_count        63441                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers8.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers8.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers8.m_avg_stall_time     0.047288                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization     17370974                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization     1.673108                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count      6711689                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes    277935624                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes    224242112                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time      4436000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy     14017577                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time     0.660936                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.50                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.40                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.msg_count.Request_Control::2        49193                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Request_Control::2       393544                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Data::1      3503783                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Data::1    252272376                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Control::1      3158713                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Control::1     25269704                       (Unspecified)
system.ruby.network.routers8.throttle01.acc_link_utilization 14847997.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization     1.430104                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count      5689491                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes    237567960                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes    192052032                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time      2727000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy     12003903                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time     0.479305                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.43                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.msg_count.Request_Control::2        58624                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Request_Control::2       468992                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Data::1      3000813                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Data::1    216058536                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Control::1      2630054                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Control::1     21040432                       (Unspecified)
system.ruby.network.routers8.throttle02.acc_link_utilization     15436428                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle02.link_utilization     1.486779                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle02.total_msg_count      5959504                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle02.total_msg_bytes    246982848                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_data_msg_bytes    199306816                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_msg_wait_time      2032000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle02.total_bw_sat_cy     12457295                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle02.avg_msg_wait_time     0.340968                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle02.avg_bandwidth         0.44                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.avg_useful_bandwidth         0.36                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.msg_count.Request_Control::2        63441                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Request_Control::2       507528                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Data::1      3114169                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Data::1    224220168                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Control::1      2781894                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Control::1     22255152                       (Unspecified)
system.ruby.network.routers8.throttle03.acc_link_utilization 17455956.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle03.link_utilization     1.681293                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle03.total_msg_count      6798737                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle03.total_msg_bytes    279295304                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_data_msg_bytes    224905408                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_msg_wait_time      2469000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle03.total_bw_sat_cy     14057124                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle03.avg_msg_wait_time     0.363156                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle03.avg_bandwidth         0.50                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.avg_useful_bandwidth         0.40                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.msg_count.Request_Control::2        47405                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Request_Control::2       379240                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Data::1      3514147                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Data::1    253018584                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Control::1      3237185                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Control::1     25897480                       (Unspecified)
system.ruby.network.routers8.throttle04.acc_link_utilization 56083507.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle04.link_utilization     5.401755                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle04.total_msg_count     40153191                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle04.total_msg_bytes    897336120                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_data_msg_bytes    576110592                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_msg_wait_time   1708560500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle04.total_bw_sat_cy     36930653                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle04.avg_msg_wait_time    42.551052                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle04.avg_bandwidth         1.61                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.avg_useful_bandwidth         1.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.msg_count.Control::0     13143463                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Control::0    105147704                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Data::1      1637295                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Data::1    117885240                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::1      1754910                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::2     11833265                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::1     14039280                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::2     94666120                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::0      7359524                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::1         4909                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::0    529885728                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::1       353448                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Control::0      4419825                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Control::0     35358600                       (Unspecified)
system.ruby.network.routers8.throttle05.acc_link_utilization 4710485.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle05.link_utilization     0.453696                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle05.total_msg_count      3205043                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle05.total_msg_bytes     75367768                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_data_msg_bytes     49727424                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_msg_wait_time     14224500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle05.total_bw_sat_cy      3109158                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle05.avg_msg_wait_time     4.438162                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle05.avg_bandwidth         0.14                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.msg_count.Control::0      1616314                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Control::0     12930512                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Data::1       776991                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Data::1     55943352                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Control::1       806555                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Control::1      6452440                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers8.throttle06.acc_link_utilization  2843.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle06.link_utilization     0.000274                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle06.total_msg_count         5183                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle06.total_msg_bytes        45496                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_data_msg_bytes         4032                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle06.total_bw_sat_cy          252                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle06.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.msg_count.Response_Data::1           63                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Response_Data::1         4536                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers8.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles               985109795                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded             2252182405                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded          214200                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued            2122641031                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued       1728900                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined    349283354                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined    729302772                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved        50273                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples    982259743                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      2.160977                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     2.141891                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0        317846151     32.36%     32.36% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1        164928789     16.79%     49.15% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2        116888223     11.90%     61.05% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3        106523114     10.84%     71.89% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4        109018874     11.10%     82.99% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5         81997517      8.35%     91.34% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6         48251741      4.91%     96.25% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7         25649745      2.61%     98.86% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8         11155589      1.14%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total    982259743                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu        5724558     20.24%     20.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult             0      0.00%     20.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv              1      0.00%     20.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd         1540      0.01%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt           33      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult            0      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc            0      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc            0      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd            26      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu           497      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp             0      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt            21      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc           11      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift           24      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     20.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd         6108      0.02%     20.27% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     20.27% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     20.27% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     20.27% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     20.27% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     20.27% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult         1523      0.01%     20.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     20.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     20.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     20.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     20.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     20.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     20.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     20.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     20.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     20.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     20.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     20.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     20.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     20.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     20.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead      20026323     70.82%     91.10% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite       952994      3.37%     94.47% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead      1548742      5.48%     99.95% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite        14807      0.05%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass        61964      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu   1089570462     51.33%     51.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult       364272      0.02%     51.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv        98717      0.00%     51.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd    141055885      6.65%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp            0      0.00%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt         2126      0.00%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult            0      0.00%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv            0      0.00%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc            0      0.00%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd         5312      0.00%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu      2830288      0.13%     58.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp            0      0.00%     58.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt         5008      0.00%     58.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc      1647726      0.08%     58.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     58.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift         2920      0.00%     58.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     58.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     58.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd     32938631      1.55%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt     29743678      1.40%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv       174752      0.01%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult      8369566      0.39%     61.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt       478622      0.02%     61.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     61.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     61.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead    537684976     25.33%     86.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite    108495429      5.11%     92.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead    124157529      5.85%     97.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite     44953168      2.12%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total   2122641031                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                2.154725                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                   28277208                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.013322                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads      4482423156                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites     2159976137                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses   1716886904                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads        775124757                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites       442080748                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses    368128688                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses         1762545132                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses           388311143                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus0.numInsts               2107043244                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts            651685342                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts         13758572                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                 804268721                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches             101494252                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts           152583379                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  2.138892                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.timesIdled                 127413                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                2850052                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.quiesceCycles            53147731                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus0.committedInsts         1335833671                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps           1903113178                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      0.737449                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 0.737449                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      1.356025                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 1.356025                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads        2488077300                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites       1437411469                       # Number of integer regfile writes (Count)
system.switch_cpus0.fpRegfileReads          237912139                       # Number of floating regfile reads (Count)
system.switch_cpus0.fpRegfileWrites         306252826                       # Number of floating regfile writes (Count)
system.switch_cpus0.ccRegfileReads          589072878                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites         850580413                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads       1018727887                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites           60736                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads    689521209                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores    171053708                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads    274493111                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores     74729803                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups      122222361                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted    108423316                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect      5963328                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups     96969694                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBUpdates      2123603                       # Number of BTB updates (Count)
system.switch_cpus0.branchPred.BTBHits       96718144                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.997406                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed        2685104                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect         2172                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups      1014747                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits       927167                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses        87580                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted        10939                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts    349287842                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls       163927                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts      5581180                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples    935037386                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     2.035334                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     2.804302                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0    414696569     44.35%     44.35% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1    195549806     20.91%     65.26% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2     52760535      5.64%     70.91% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3     83842949      8.97%     79.87% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4     23851921      2.55%     82.42% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5      6782376      0.73%     83.15% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6      9705433      1.04%     84.19% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7     19821083      2.12%     86.31% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8    128026714     13.69%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total    935037386                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted   1335833671                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted    1903113178                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs          720155655                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads            577445643                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars              73104                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches          96450723                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating         348465608                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer         1704394271                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls      2270080                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass        19077      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu    983865947     51.70%     51.70% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult       348167      0.02%     51.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv        80709      0.00%     51.72% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd    122929106      6.46%     58.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     58.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt         1904      0.00%     58.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     58.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     58.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     58.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd         4990      0.00%     58.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.18% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2663178      0.14%     58.32% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     58.32% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt         4112      0.00%     58.32% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1629820      0.09%     58.41% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     58.41% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.41% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift         2316      0.00%     58.41% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.41% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     58.41% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.41% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     32900311      1.73%     60.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.14% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     29500610      1.55%     61.69% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       173620      0.01%     61.69% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.69% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      8355475      0.44%     62.13% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.13% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       478181      0.03%     62.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     62.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     62.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.16% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead    472652747     24.84%     86.99% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite     98017015      5.15%     92.15% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead    104792896      5.51%     97.65% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     44692997      2.35%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total   1903113178                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples    128026714                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles       158156801                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles    477171606                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles        276035721                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles     64958603                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles       5937012                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved     93446685                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred       394853                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts    2312837742                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts       768012                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles    204503780                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts            1681979862                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches          122222361                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches    100330415                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles            771207958                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles       12648950                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles             72023                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles        51579                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles        91747                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles         1399                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.icacheWaitRetryStallCycles         6782                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus0.fetch.cacheLines        195645826                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes      1753431                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes            1750                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples    982259743                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     2.436277                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     3.319847                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0       586855505     59.75%     59.75% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1         9997932      1.02%     60.76% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2        36317475      3.70%     64.46% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3        39301041      4.00%     68.46% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4        31657052      3.22%     71.68% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5        26702903      2.72%     74.40% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6        33617518      3.42%     77.83% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7        11809328      1.20%     79.03% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8       206000989     20.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total    982259743                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.124070                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               1.707403                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.iew.squashCycles          5937012                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.iew.blockCycles          50428717                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.iew.unblockCycles        52124846                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.iew.dispatchedInsts    2252396605                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.iew.dispSquashedInsts        77701                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.iew.dispLoadInsts       689521209                       # Number of dispatched load instructions (Count)
system.switch_cpus0.iew.dispStoreInsts      171053708                       # Number of dispatched store instructions (Count)
system.switch_cpus0.iew.dispNonSpecInsts       109735                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iew.iqFullEvents          3323048                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.iew.lsqFullEvents        47991831                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.iew.memOrderViolationEvents       385995                       # Number of memory order violations (Count)
system.switch_cpus0.iew.predictedTakenIncorrect      3902028                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.iew.predictedNotTakenIncorrect      1821512                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.iew.branchMispredicts      5723540                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.iew.instsToCommit      2087682278                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.iew.writebackCount     2085015592                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.iew.producerInst       1657338701                       # Number of instructions producing a value (Count)
system.switch_cpus0.iew.consumerInst       2423521709                       # Number of instructions consuming a value (Count)
system.switch_cpus0.iew.wbRate               2.116531                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.iew.wbFanout             0.683856                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.lsq0.forwLoads          218271276                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads      112075547                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses       331954                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation       385995                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores      28343695                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads     15582770                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache          2515                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.lsq0.loadToUse::samples    577444019                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::mean     3.004634                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::stdev     5.139107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::0-9     574109316     99.42%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::10-19      1171991      0.20%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::20-29       460978      0.08%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::30-39      1315455      0.23%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::40-49        53228      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::50-59         2800      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::60-69         1394      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::70-79         6278      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::80-89         4345      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::90-99         2093      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::100-109         4144      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::110-119         5757      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::120-129        34783      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::130-139       101026      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::140-149         9751      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::150-159        35200      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::160-169        20045      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::170-179         6880      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::180-189        37871      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::190-199        18019      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::200-209         4402      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::210-219         1813      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::220-229         3852      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::230-239         1938      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::240-249         1089      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::250-259         1128      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::260-269         1043      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::270-279          993      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::280-289         1047      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::290-299          740      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::overflows        24620      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::max_value         1752                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::total    577444019                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.mmu.dtb.rdAccesses      658444901                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses      152696147                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses          1727614                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses           111689                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses      195659318                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses             7021                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions          111                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples           56                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 474202267.857143                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 347089951.468898                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           56    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value      9921000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value    997164000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total           56                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 492554869500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  26555327000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF     18581000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles       5937012                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles       187472549                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles      145107700                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles      2690303                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles        308162064                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles    332890115                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts    2283340723                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents        41587                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents     130411068                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents     207821539                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents      56205988                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.fullRegistersEvents          100                       # Number of times there has been no free registers (Count)
system.switch_cpus0.rename.renamedOperands   4301557203                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups         7880103974                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups      2752950182                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.fpLookups        266480299                       # Number of floating rename lookups (Count)
system.switch_cpus0.rename.committedMaps   3598945025                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps       702612084                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing          78645                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing        79189                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts        395141425                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads              3059385979                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes             4552144094                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts      1335833671                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps        1903113178                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles               702013699                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded             1578076399                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded          314434                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued            1474646870                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued       1134196                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined    265174873                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined    550607951                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved        60298                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples    698519370                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      2.111104                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     2.141845                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0        235103965     33.66%     33.66% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1        114300491     16.36%     50.02% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2         85380146     12.22%     62.24% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3         75147894     10.76%     73.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4         73782715     10.56%     83.56% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5         55566356      7.95%     91.52% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6         32687760      4.68%     96.20% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7         17347139      2.48%     98.68% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8          9202904      1.32%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total    698519370                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu        3601743     16.42%     16.42% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult             0      0.00%     16.42% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv              0      0.00%     16.42% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd          545      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt           15      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            0      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd            20      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     16.43% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu          6191      0.03%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp            22      0.00%     16.45% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt           810      0.00%     16.46% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc          206      0.00%     16.46% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     16.46% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     16.46% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift          125      0.00%     16.46% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     16.46% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     16.46% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     16.46% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd       118576      0.54%     17.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     17.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     17.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     17.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     17.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     17.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult        56015      0.26%     17.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     17.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     17.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     17.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     17.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     17.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     17.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     17.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     17.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     17.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     17.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     17.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     17.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     17.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     17.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     17.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     17.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead      15205159     69.33%     86.59% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite      1762708      8.04%     94.63% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead      1162220      5.30%     99.92% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite        16517      0.08%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass        76893      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu    772612983     52.39%     52.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult       262008      0.02%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv        70082      0.00%     52.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd     86383088      5.86%     58.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     58.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt         2562      0.00%     58.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult            0      0.00%     58.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     58.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc            0      0.00%     58.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     58.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd         7321      0.00%     58.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu      7387101      0.50%     58.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp         1042      0.00%     58.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt        24731      0.00%     58.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc      4704048      0.32%     59.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     59.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift         4130      0.00%     59.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     59.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     59.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd     25540286      1.73%     60.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt     21627774      1.47%     62.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv       672857      0.05%     62.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult      8803234      0.60%     62.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt       385419      0.03%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead    359367079     24.37%     87.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite     77338006      5.24%     92.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead     80787534      5.48%     98.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite     28588692      1.94%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total   1474646870                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                2.100596                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                   21930872                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.014872                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads      3123269519                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites     1527032779                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses   1187695264                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads        547608659                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites       316782832                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses    261210891                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses         1222035805                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses           274465044                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus1.numInsts               1463805402                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts            433360385                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts          9558291                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                 538559447                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches              72534460                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts           105199062                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  2.085152                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.timesIdled                 150192                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                3494329                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.quiesceCycles           334291482                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus1.committedInsts          913540522                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps           1313215959                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                      0.768454                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                 0.768454                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      1.301314                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 1.301314                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads        1709832362                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites        994657058                       # Number of integer regfile writes (Count)
system.switch_cpus1.fpRegfileReads          213461376                       # Number of floating regfile reads (Count)
system.switch_cpus1.fpRegfileWrites         220261504                       # Number of floating regfile writes (Count)
system.switch_cpus1.ccRegfileReads          390880327                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites         560231499                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads        695264379                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites           96349                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads    463873363                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores    118215543                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads    185088395                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores     48070754                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups       88954955                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted     73478796                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect      4398676                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups     66612957                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBUpdates      1647955                       # Number of BTB updates (Count)
system.switch_cpus1.branchPred.BTBHits       66342302                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.995937                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed        3687165                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect         2468                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups      1480379                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits      1378622                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses       101757                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted        14021                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts    265174062                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls       254136                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts      4116251                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples    662709980                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     1.981585                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     2.775931                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0    299240321     45.15%     45.15% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1    139072916     20.99%     66.14% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2     39910604      6.02%     72.16% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3     53487649      8.07%     80.23% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4     17713513      2.67%     82.91% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5      4783267      0.72%     83.63% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6      7809714      1.18%     84.81% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7     13305751      2.01%     86.81% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8     87386245     13.19%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total    662709980                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted    913540522                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted    1313215959                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs          479252876                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads            381996244                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars             111034                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches          67766119                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating         245745886                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer         1166429576                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls      2690915                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass        29035      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu    691465223     52.65%     52.66% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult       249735      0.02%     52.68% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv        56910      0.00%     52.68% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd     74903767      5.70%     58.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt         2368      0.00%     58.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd         6734      0.00%     58.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.38% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu      6487175      0.49%     58.88% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp          958      0.00%     58.88% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt        20666      0.00%     58.88% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc      4467030      0.34%     59.22% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.22% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.22% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift         2794      0.00%     59.22% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.22% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.22% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.22% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     25265249      1.92%     61.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.14% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     21288443      1.62%     62.77% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       672496      0.05%     62.82% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.82% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult      8659340      0.66%     63.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.48% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       385160      0.03%     63.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     63.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     63.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead    314134206     23.92%     87.43% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite     68901561      5.25%     92.67% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     67862038      5.17%     97.84% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     28355071      2.16%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total   1313215959                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples     87386245                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles       111919509                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles    343178871                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles        191924528                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles     47138084                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles       4358378                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved     63766301                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred       294019                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts    1622468580                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts       724070                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles    147081452                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts            1174863847                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches           88954955                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches     71408089                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles            546517778                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles        9293606                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles             86313                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles        44028                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles       118723                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles         5517                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.icacheWaitRetryStallCycles        18756                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus1.fetch.cacheLines        138220555                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes      1267411                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes            1538                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples    698519370                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     2.413411                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     3.307073                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0       418763583     59.95%     59.95% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1         8926213      1.28%     61.23% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2        24189955      3.46%     64.69% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3        26705155      3.82%     68.51% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4        22975995      3.29%     71.80% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5        22091230      3.16%     74.97% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6        22112202      3.17%     78.13% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7         8680647      1.24%     79.37% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8       144074390     20.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total    698519370                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.126714                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               1.673563                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.iew.squashCycles          4358378                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.iew.blockCycles          47104206                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.iew.unblockCycles        28926806                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.iew.dispatchedInsts    1578390833                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.iew.dispSquashedInsts        48388                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.iew.dispLoadInsts       463873363                       # Number of dispatched load instructions (Count)
system.switch_cpus1.iew.dispStoreInsts      118215543                       # Number of dispatched store instructions (Count)
system.switch_cpus1.iew.dispNonSpecInsts       164290                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iew.iqFullEvents          2463127                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.iew.lsqFullEvents        26024294                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.iew.memOrderViolationEvents       255834                       # Number of memory order violations (Count)
system.switch_cpus1.iew.predictedTakenIncorrect      2786252                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.iew.predictedNotTakenIncorrect      1422964                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.iew.branchMispredicts      4209216                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.iew.instsToCommit      1451338896                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.iew.writebackCount     1448906155                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.iew.producerInst       1150754541                       # Number of instructions producing a value (Count)
system.switch_cpus1.iew.consumerInst       1696140259                       # Number of instructions consuming a value (Count)
system.switch_cpus1.iew.wbRate               2.063929                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.iew.wbFanout             0.678455                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.lsq0.forwLoads          141470112                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads       81877119                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses       217774                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation       255834                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores      20958911                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads      9752127                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache          3105                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.lsq0.loadToUse::samples    381993034                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::mean     3.115356                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::stdev     6.642437                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::0-9     379189877     99.27%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::10-19       729047      0.19%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::20-29       268318      0.07%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::30-39      1309154      0.34%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::40-49       140334      0.04%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::50-59        11937      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::60-69         3723      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::70-79        10450      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::80-89         6570      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::90-99         3329      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::100-109         5777      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::110-119         8243      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::120-129        30851      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::130-139        83130      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::140-149        12468      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::150-159        27412      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::160-169        20380      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::170-179         8422      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::180-189        40890      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::190-199        25846      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::200-209         8022      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::210-219         5653      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::220-229         3735      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::230-239         2366      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::240-249         1694      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::250-259         1613      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::260-269         1666      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::270-279         1808      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::280-289         1519      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::290-299         1052      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::overflows        27748      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::max_value         1638                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::total    381993034                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.mmu.dtb.rdAccesses      437973072                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses      105296419                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses          1192005                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses            91355                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses      138235942                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses             6866                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions          397                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples          200                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 840581575.035000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 324430252.525540                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          200    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value      1460500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value    998564500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total          200                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 350890811993                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 168116315007                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF    121650500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles       4358378                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles       132577279                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles      110969428                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles      3959293                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles        216147854                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles    230507138                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts    1600366355                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents        83115                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents      85107056                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents     119665827                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents      53811883                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.fullRegistersEvents           11                       # Number of times there has been no free registers (Count)
system.switch_cpus1.rename.renamedOperands   2933543065                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups         5436956277                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups      1912125580                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.fpLookups        238729550                       # Number of floating rename lookups (Count)
system.switch_cpus1.rename.committedMaps   2424082134                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps       509460931                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing         118384                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing       118304                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts        276257871                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads              2153669332                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes             3192683015                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts       913540522                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps        1313215959                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles               904258186                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded             2176704786                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded          230806                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued            2068543405                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued       1665252                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined    320890991                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined    667402265                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved        54531                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples    899106355                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      2.300666                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     2.123428                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0        252800739     28.12%     28.12% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1        151388127     16.84%     44.95% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2        119082181     13.24%     58.20% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3        111531398     12.40%     70.60% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4        103820281     11.55%     82.15% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5         79710043      8.87%     91.02% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6         46256530      5.14%     96.16% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7         23110245      2.57%     98.73% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8         11406811      1.27%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total    899106355                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu        5354929     20.47%     20.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult             0      0.00%     20.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv              0      0.00%     20.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd          234      0.00%     20.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp            0      0.00%     20.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt            9      0.00%     20.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult            0      0.00%     20.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc            0      0.00%     20.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv            0      0.00%     20.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc            0      0.00%     20.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%     20.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd             1      0.00%     20.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%     20.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu         12067      0.05%     20.52% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp             6      0.00%     20.52% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt           277      0.00%     20.52% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc          358      0.00%     20.52% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%     20.52% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%     20.52% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift            5      0.00%     20.52% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%     20.52% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%     20.52% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%     20.52% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd        44866      0.17%     20.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%     20.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%     20.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt            1      0.00%     20.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv            0      0.00%     20.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%     20.69% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult        16095      0.06%     20.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     20.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     20.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%     20.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%     20.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%     20.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%     20.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%     20.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%     20.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     20.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%     20.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     20.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%     20.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%     20.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%     20.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead      16492008     63.05%     83.81% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite      1902589      7.27%     91.08% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead      2302795      8.80%     99.89% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite        30066      0.11%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass        62387      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu   1032074931     49.89%     49.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult      2408672      0.12%     50.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv      1609986      0.08%     50.09% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd    130489668      6.31%     56.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     56.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt         1996      0.00%     56.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult            0      0.00%     56.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     56.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     56.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc            0      0.00%     56.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     56.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd         1185      0.00%     56.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     56.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu     12438550      0.60%     57.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp         1310      0.00%     57.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt        10093      0.00%     57.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc     11305431      0.55%     57.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     57.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift          365      0.00%     57.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     57.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     57.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd     40884143      1.98%     59.52% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.52% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.52% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt     39800008      1.92%     61.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv       649655      0.03%     61.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult     15529058      0.75%     62.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt       319848      0.02%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead    485694186     23.48%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite    113075253      5.47%     91.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead    135170575      6.53%     97.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite     47016105      2.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total   2068543405                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                2.287558                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                   26156306                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.012645                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads      4175481735                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites     2021092934                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses   1607613025                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads        888532988                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites       477109817                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses    415708093                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses         1649201674                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses           445435650                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus2.numInsts               2053964046                       # Number of executed instructions (Count)
system.switch_cpus2.numLoadInsts            611448208                       # Number of load instructions executed (Count)
system.switch_cpus2.numSquashedInsts         12856810                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus2.numRefs                 770644885                       # Number of memory reference insts executed (Count)
system.switch_cpus2.numBranches              96992992                       # Number of branches executed (Count)
system.switch_cpus2.numStoreInsts           159196677                       # Number of stores executed (Count)
system.switch_cpus2.numRate                  2.271435                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.timesIdled                 139568                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles                5151831                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.quiesceCycles           132937929                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus2.committedInsts         1264152825                       # Number of Instructions Simulated (Count)
system.switch_cpus2.committedOps           1856044611                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.cpi                      0.715308                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus2.totalCpi                 0.715308                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus2.ipc                      1.398000                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus2.totalIpc                 1.398000                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus2.intRegfileReads        2374843006                       # Number of integer regfile reads (Count)
system.switch_cpus2.intRegfileWrites       1341506540                       # Number of integer regfile writes (Count)
system.switch_cpus2.fpRegfileReads          353370316                       # Number of floating regfile reads (Count)
system.switch_cpus2.fpRegfileWrites         349379240                       # Number of floating regfile writes (Count)
system.switch_cpus2.ccRegfileReads          536961914                       # number of cc regfile reads (Count)
system.switch_cpus2.ccRegfileWrites         736688176                       # number of cc regfile writes (Count)
system.switch_cpus2.miscRegfileReads        979705477                       # number of misc regfile reads (Count)
system.switch_cpus2.miscRegfileWrites           54412                       # number of misc regfile writes (Count)
system.switch_cpus2.MemDepUnit__0.insertedLoads    634042315                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores    175246598                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads    247402052                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores     72310302                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups      116694304                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.condPredicted    100804168                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condIncorrect      5511768                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.BTBLookups     91187665                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBUpdates      2021113                       # Number of BTB updates (Count)
system.switch_cpus2.branchPred.BTBHits       90941050                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.997296                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.RASUsed        3511209                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus2.branchPred.RASIncorrect         1988                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus2.branchPred.indirectLookups      1052904                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits       963367                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses        89537                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted        12695                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.commit.commitSquashedInsts    320900162                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls       176275                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts      5150849                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples    855632326                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     2.169208                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     2.889245                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0    367176467     42.91%     42.91% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1    175358691     20.49%     63.41% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2     49572869      5.79%     69.20% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3     72000025      8.41%     77.62% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4     27563092      3.22%     80.84% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5      6052436      0.71%     81.54% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6     11137718      1.30%     82.85% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7     15968973      1.87%     84.71% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8    130802055     15.29%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total    855632326                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.instsCommitted   1264152825                       # Number of instructions committed (Count)
system.switch_cpus2.commit.opsCommitted    1856044611                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.commit.memRefs          682900921                       # Number of memory references committed (Count)
system.switch_cpus2.commit.loads            533369524                       # Number of loads committed (Count)
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars              85469                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.branches          91814131                       # Number of branches committed (Count)
system.switch_cpus2.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus2.commit.floating         399137747                       # Number of committed floating point instructions. (Count)
system.switch_cpus2.commit.integer         1620464796                       # Number of committed integer instructions. (Count)
system.switch_cpus2.commit.functionCalls      3037105                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass        23067      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu    932722394     50.25%     50.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult      2362542      0.13%     50.38% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv      1590888      0.09%     50.47% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd    116690374      6.29%     56.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt         1808      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd          990      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu     11888480      0.64%     57.40% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp         1170      0.00%     57.40% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt         9134      0.00%     57.40% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc     11193687      0.60%     58.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     58.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift          140      0.00%     58.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     58.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     58.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     40742771      2.20%     60.19% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.19% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.19% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     39485950      2.13%     62.32% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       640123      0.03%     62.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.36% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     15470565      0.83%     63.19% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.19% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       319607      0.02%     63.21% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.21% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.21% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.21% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.21% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.21% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     63.21% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     63.21% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.21% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.21% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.21% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.21% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.21% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.21% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.21% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead    426454745     22.98%     86.18% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite    102817703      5.54%     91.72% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead    106914779      5.76%     97.48% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     46713694      2.52%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total   1856044611                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples    130802055                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.decode.idleCycles       146318324                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles    422452805                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles        257684609                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles     67143521                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles       5507096                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved     88043533                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred       374653                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts    2233469296                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts       729441                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.fetch.icacheStallCycles    194097475                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus2.fetch.insts            1581247977                       # Number of instructions fetch has processed (Count)
system.switch_cpus2.fetch.branches          116694304                       # Number of branches that fetch encountered (Count)
system.switch_cpus2.fetch.predictedBranches     95415626                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles            698884456                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles       11748456                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles             93334                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles        44023                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles       108688                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.pendingQuiesceStallCycles         2226                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus2.fetch.icacheWaitRetryStallCycles         1925                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus2.fetch.cacheLines        185030363                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes      1648063                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.tlbSquashes            1308                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples    899106355                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     2.560997                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     3.361961                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0       519761758     57.81%     57.81% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1        11368944      1.26%     59.07% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2        32214368      3.58%     62.66% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3        37212619      4.14%     66.79% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4        29029766      3.23%     70.02% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5        27749873      3.09%     73.11% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6        30253659      3.36%     76.47% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7        13339830      1.48%     77.96% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8       198175538     22.04%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total    899106355                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.branchRate         0.129050                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetch.rate               1.748669                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.iew.squashCycles          5507096                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.iew.blockCycles          46697150                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.iew.unblockCycles        30132021                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.iew.dispatchedInsts    2176935592                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.iew.dispSquashedInsts        60395                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.iew.dispLoadInsts       634042315                       # Number of dispatched load instructions (Count)
system.switch_cpus2.iew.dispStoreInsts      175246598                       # Number of dispatched store instructions (Count)
system.switch_cpus2.iew.dispNonSpecInsts       111778                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iew.iqFullEvents          2528335                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.iew.lsqFullEvents        27355792                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.iew.memOrderViolationEvents       384987                       # Number of memory order violations (Count)
system.switch_cpus2.iew.predictedTakenIncorrect      3543621                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.iew.predictedNotTakenIncorrect      1730659                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.iew.branchMispredicts      5274280                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.iew.instsToCommit      2025879731                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.iew.writebackCount     2023321118                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.iew.producerInst       1594801862                       # Number of instructions producing a value (Count)
system.switch_cpus2.iew.consumerInst       2375638938                       # Number of instructions consuming a value (Count)
system.switch_cpus2.iew.wbRate               2.237548                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.iew.wbFanout             0.671315                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.lsq0.forwLoads          206867307                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads      100672795                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses       316608                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation       384987                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores      25715201                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads     24725048                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache          1377                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.lsq0.loadToUse::samples    533366234                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::mean     3.345915                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::stdev     6.388951                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::0-9     520746787     97.63%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::10-19      6892991      1.29%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::20-29      1674816      0.31%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::30-39      1293055      0.24%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::40-49       818771      0.15%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::50-59       658044      0.12%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::60-69       748832      0.14%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::70-79        24674      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::80-89        95784      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::90-99       172563      0.03%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::100-109        16385      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::110-119         9467      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::120-129        20229      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::130-139        46929      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::140-149        12907      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::150-159        17090      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::160-169        12201      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::170-179         8832      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::180-189        22948      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::190-199        19727      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::200-209         9653      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::210-219         6453      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::220-229         4918      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::230-239         2500      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::240-249         4056      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::250-259         2582      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::260-269         1316      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::270-279         1309      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::280-289         1340      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::290-299          813      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::overflows        18262      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::max_value         1811                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::total    533366234                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.mmu.dtb.rdAccesses      617413365                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses      159298684                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses          1624048                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses            98973                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses      185045025                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses             8546                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions          165                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples           83                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean 807155969.891566                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::stdev 341840148.714155                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           83    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value       410500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value    998561500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total           83                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 447736103499                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  66993945501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF   4398728500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles       5507096                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles       177426976                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles      109867377                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles      2683708                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles        291437755                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles    312183443                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts    2205519918                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents        83987                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents      96277910                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.LQFullEvents     190920718                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus2.rename.SQFullEvents      56414075                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.fullRegistersEvents           22                       # Number of times there has been no free registers (Count)
system.switch_cpus2.rename.renamedOperands   3922713339                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups         7394654478                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups      2609833792                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.fpLookups        379116235                       # Number of floating rename lookups (Count)
system.switch_cpus2.rename.committedMaps   3281766724                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps       640946623                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing          74188                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing        71539                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts        396817660                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads              2901749721                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes             4397485603                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts      1264152825                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps        1856044611                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles               706306777                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded             1400839547                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded          215211                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued            1299321210                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued        798809                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined    258477270                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined    533611433                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved        37923                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples    703949271                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      1.845760                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     2.040172                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0        267476784     38.00%     38.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1        123020199     17.48%     55.47% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2         86630148     12.31%     67.78% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3         71473115     10.15%     77.93% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4         64376786      9.15%     87.08% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5         43247275      6.14%     93.22% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6         26852780      3.81%     97.03% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7         13216301      1.88%     98.91% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8          7655883      1.09%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total    703949271                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu        2271989     10.92%     10.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult             0      0.00%     10.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv              0      0.00%     10.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd         1232      0.01%     10.93% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp            0      0.00%     10.93% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt            7      0.00%     10.93% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult            0      0.00%     10.93% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc            0      0.00%     10.93% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv            0      0.00%     10.93% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc            0      0.00%     10.93% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt            0      0.00%     10.93% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             0      0.00%     10.93% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc            0      0.00%     10.93% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu          8305      0.04%     10.97% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp             1      0.00%     10.97% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt            15      0.00%     10.97% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc           18      0.00%     10.97% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%     10.97% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc            0      0.00%     10.97% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift            0      0.00%     10.97% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%     10.97% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%     10.97% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%     10.97% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd       154694      0.74%     11.71% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%     11.71% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%     11.71% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%     11.71% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv            0      0.00%     11.71% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%     11.71% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult        77970      0.37%     12.09% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     12.09% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     12.09% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%     12.09% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%     12.09% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%     12.09% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     12.09% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     12.09% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%     12.09% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%     12.09% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%     12.09% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     12.09% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%     12.09% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     12.09% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%     12.09% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%     12.09% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%     12.09% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead      14795478     71.13%     83.22% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite      2399190     11.53%     94.76% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead      1064073      5.12%     99.87% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite        26573      0.13%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass        46662      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu    661671837     50.92%     50.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult       724439      0.06%     50.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv       425040      0.03%     51.02% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd     78549026      6.05%     57.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp            0      0.00%     57.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt          870      0.00%     57.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult            0      0.00%     57.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     57.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc            0      0.00%     57.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     57.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd          878      0.00%     57.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu     11221125      0.86%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp           76      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt         1012      0.00%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc      7206834      0.55%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult            0      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift          396      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     58.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd     25593921      1.97%     60.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt     20203071      1.55%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv       819644      0.06%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult     11140408      0.86%     62.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt       414161      0.03%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead    301941256     23.24%     86.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite     71398228      5.50%     91.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead     76450593      5.88%     97.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite     31511733      2.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total   1299321210                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                1.839599                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                   20799545                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.016008                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads      2771953799                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites     1342969718                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses   1011527774                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads        552236246                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites       316803034                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses    261572778                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses         1043306023                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses           276768070                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus3.numInsts               1290261537                       # Number of executed instructions (Count)
system.switch_cpus3.numLoadInsts            373054105                       # Number of load instructions executed (Count)
system.switch_cpus3.numSquashedInsts          8105899                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus3.numRefs                 475203318                       # Number of memory reference insts executed (Count)
system.switch_cpus3.numBranches              63710101                       # Number of branches executed (Count)
system.switch_cpus3.numStoreInsts           102149213                       # Number of stores executed (Count)
system.switch_cpus3.numRate                  1.826772                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.timesIdled                  90681                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                2357506                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.quiesceCycles           331737033                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus3.committedInsts          775000419                       # Number of Instructions Simulated (Count)
system.switch_cpus3.committedOps           1142577487                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.cpi                      0.911363                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus3.totalCpi                 0.911363                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus3.ipc                      1.097258                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus3.totalIpc                 1.097258                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus3.intRegfileReads        1465022401                       # Number of integer regfile reads (Count)
system.switch_cpus3.intRegfileWrites        844182156                       # Number of integer regfile writes (Count)
system.switch_cpus3.fpRegfileReads          239481405                       # Number of floating regfile reads (Count)
system.switch_cpus3.fpRegfileWrites         218677688                       # Number of floating regfile writes (Count)
system.switch_cpus3.ccRegfileReads          315226108                       # number of cc regfile reads (Count)
system.switch_cpus3.ccRegfileWrites         430027676                       # number of cc regfile writes (Count)
system.switch_cpus3.miscRegfileReads        615265101                       # number of misc regfile reads (Count)
system.switch_cpus3.miscRegfileWrites           74944                       # number of misc regfile writes (Count)
system.switch_cpus3.MemDepUnit__0.insertedLoads    401214524                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores    114966140                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads    173054585                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores     48329175                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups       79570674                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.condPredicted     61931367                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condIncorrect      3984837                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.BTBLookups     57475734                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBUpdates      1510194                       # Number of BTB updates (Count)
system.switch_cpus3.branchPred.BTBHits       57302026                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.996978                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.RASUsed        4691571                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus3.branchPred.RASIncorrect         1253                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus3.branchPred.indirectLookups      1649946                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits      1584980                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses        64966                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted         7486                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.commit.commitSquashedInsts    258495109                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls       177288                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts      3793684                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples    669115869                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     1.707593                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     2.590138                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0    327522528     48.95%     48.95% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1    144432574     21.59%     70.53% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2     40266740      6.02%     76.55% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3     45363590      6.78%     83.33% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4     16927445      2.53%     85.86% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5      5232477      0.78%     86.64% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6      7314903      1.09%     87.74% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7     12685816      1.90%     89.63% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8     69369796     10.37%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total    669115869                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.instsCommitted    775000419                       # Number of instructions committed (Count)
system.switch_cpus3.commit.opsCommitted    1142577487                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.commit.memRefs          416629342                       # Number of memory references committed (Count)
system.switch_cpus3.commit.loads            322460081                       # Number of loads committed (Count)
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars              79733                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.branches          58466001                       # Number of branches committed (Count)
system.switch_cpus3.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus3.commit.floating         245630308                       # Number of committed floating point instructions. (Count)
system.switch_cpus3.commit.integer          994970856                       # Number of committed integer instructions. (Count)
system.switch_cpus3.commit.functionCalls      3243958                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass        18817      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu    583032022     51.03%     51.03% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult       707415      0.06%     51.09% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv       410452      0.04%     51.13% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd     67707826      5.93%     57.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     57.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt          784      0.00%     57.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     57.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     57.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     57.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     57.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd          842      0.00%     57.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.05% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu      9982537      0.87%     57.93% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp           56      0.00%     57.93% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt          914      0.00%     57.93% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc      6879594      0.60%     58.53% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     58.53% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.53% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift          382      0.00%     58.53% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.53% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     58.53% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     58.53% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     25213841      2.21%     60.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     19817274      1.73%     62.47% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       816801      0.07%     62.54% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.54% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     10944622      0.96%     63.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.50% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       413966      0.04%     63.54% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     63.54% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead    261014167     22.84%     86.38% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite     62944813      5.51%     91.89% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     61445914      5.38%     97.27% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     31224448      2.73%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total   1142577487                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples     69369796                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.decode.idleCycles        91364824                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles    400289420                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles        155822214                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles     52448493                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles       4024320                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved     54633520                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred       199026                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts    1441461641                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts       522591                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.fetch.icacheStallCycles    127416212                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus3.fetch.insts            1029161018                       # Number of instructions fetch has processed (Count)
system.switch_cpus3.fetch.branches           79570674                       # Number of branches that fetch encountered (Count)
system.switch_cpus3.fetch.predictedBranches     63578577                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles            572136364                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles        8438876                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles             50529                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles        42334                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles        77653                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles         4806                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.icacheWaitRetryStallCycles         1935                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus3.fetch.cacheLines        120837015                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes      1151047                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes            1110                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples    703949271                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     2.143062                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     3.206939                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0       453063783     64.36%     64.36% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1        10085300      1.43%     65.79% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2        21524615      3.06%     68.85% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3        20361454      2.89%     71.74% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4        20554833      2.92%     74.66% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5        21279543      3.02%     77.69% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6        21186374      3.01%     80.70% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7         8494254      1.21%     81.90% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8       127399115     18.10%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total    703949271                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.branchRate         0.112657                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetch.rate               1.457102                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.iew.squashCycles          4024320                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.iew.blockCycles          51127868                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.iew.unblockCycles        42763263                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.iew.dispatchedInsts    1401054758                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.iew.dispSquashedInsts        37858                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.iew.dispLoadInsts       401214524                       # Number of dispatched load instructions (Count)
system.switch_cpus3.iew.dispStoreInsts      114966140                       # Number of dispatched store instructions (Count)
system.switch_cpus3.iew.dispNonSpecInsts       112099                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iew.iqFullEvents          2350095                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.iew.lsqFullEvents        39800843                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.iew.memOrderViolationEvents       246004                       # Number of memory order violations (Count)
system.switch_cpus3.iew.predictedTakenIncorrect      2509502                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.iew.predictedNotTakenIncorrect      1364184                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.iew.branchMispredicts      3873686                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.iew.instsToCommit      1275921791                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.iew.writebackCount     1273100552                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.iew.producerInst        989096682                       # Number of instructions producing a value (Count)
system.switch_cpus3.iew.consumerInst       1459454637                       # Number of instructions consuming a value (Count)
system.switch_cpus3.iew.wbRate               1.802475                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.iew.wbFanout             0.677717                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.lsq0.forwLoads          118044577                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads       78754443                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses       175388                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation       246004                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores      20796879                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads     11842592                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache          1147                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.lsq0.loadToUse::samples    322457762                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::mean     3.403681                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::stdev     8.455831                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::0-9     317405708     98.43%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::10-19      1940191      0.60%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::20-29       462920      0.14%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::30-39      1432793      0.44%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::40-49       359748      0.11%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::50-59       170485      0.05%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::60-69       167575      0.05%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::70-79        12248      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::80-89        31069      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::90-99        47887      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::100-109         5324      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::110-119         6074      0.00%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::120-129        36894      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::130-139       121040      0.04%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::140-149        17940      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::150-159        41082      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::160-169        28899      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::170-179        11083      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::180-189        53536      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::190-199        33837      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::200-209        10945      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::210-219         5376      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::220-229         5056      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::230-239         3065      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::240-249         2031      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::250-259         1957      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::260-269         2086      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::270-279         2217      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::280-289         1872      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::290-299         1190      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::overflows        35634      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::max_value         1604                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::total    322457762                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.mmu.dtb.rdAccesses      376196001                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses      102264917                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses           848757                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses           105120                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses      120847195                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses             5454                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions          354                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples          178                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean 932148935.404494                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::stdev 229220930.132299                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          178    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value      1896000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value    998564000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total          178                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 353153300498                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 165922510502                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF     52966500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles       4024320                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles       112586508                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles      137581965                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles      2593468                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles        184467624                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles    262695386                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts    1421079244                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.ROBFullEvents       101850                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus3.rename.IQFullEvents     102226506                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents     119549868                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents      69843856                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.fullRegistersEvents           14                       # Number of times there has been no free registers (Count)
system.switch_cpus3.rename.renamedOperands   2433682532                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups         4676353935                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups      1659015295                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.fpLookups        265695881                       # Number of floating rename lookups (Count)
system.switch_cpus3.rename.committedMaps   1959147498                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps       474535034                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing          88938                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing        81717                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts        302330405                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads              2000778748                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes             2837075704                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts       775000419                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps        1142577487                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 5107574267000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
