verilog xil_defaultlib --include "../../../../edit_myip_pong2_v1_0.gen/sources_1/bd/design_6/ipshared/3cbc" \
"../../../bd/design_6/ip/design_6_util_vector_logic_0_0/sim/design_6_util_vector_logic_0_0.v" \
"../../../bd/design_6/ip/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_6/ip/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0.v" \
"../../../bd/design_6/ipshared/afa8/hdl/encode.v" \
"../../../bd/design_6/ipshared/afa8/hdl/serdes_10_to_1.v" \
"../../../bd/design_6/ipshared/afa8/hdl/srldelay.v" \
"../../../bd/design_6/ipshared/afa8/hdl/hdmi_tx_v1_0.v" \
"../../../bd/design_6/ip/design_6_hdmi_tx_0_0/sim/design_6_hdmi_tx_0_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
