Classic Timing Analyzer report for sisau
Fri May 03 00:22:34 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_2'
  8. Clock Setup: 'senzor_4'
  9. Clock Setup: 'senzor_3'
 10. Clock Setup: 'senzon_1'
 11. Clock Setup: 'senzor_5'
 12. Clock Hold: 'senzor_2'
 13. Clock Hold: 'senzor_4'
 14. tsu
 15. tco
 16. tpd
 17. th
 18. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                          ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------+-------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                               ; To                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------+-------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.455 ns                                       ; senzor_4                           ; Logica_miscare:inst6|stanga               ; --         ; senzor_2 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 35.107 ns                                      ; Selectie_proba:inst1|circuit[1]    ; B_IN4_D1                                  ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 18.485 ns                                      ; senzor_5                           ; B_IN4_D1                                  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 11.347 ns                                      ; buton_START_STOP                   ; debouncing:inst16|inst                    ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 55.93 MHz ( period = 17.880 ns )               ; START_STOP:inst15|inst             ; generator_PWM_v2:inst|zeci[3]             ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 199.88 MHz ( period = 5.003 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5]        ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 199.88 MHz ( period = 5.003 ns )               ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5]        ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_3'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga        ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_3   ; senzor_3 ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga        ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_4   ; senzor_4 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga        ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_2   ; senzor_2 ; 0            ;
; Clock Hold: 'senzor_2'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Logica_miscare:inst6|dreapta       ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_2   ; senzor_2 ; 8            ;
; Clock Hold: 'senzor_4'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Logica_miscare:inst6|dreapta       ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_4   ; senzor_4 ; 4            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                    ;                                           ;            ;          ; 12           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------+-------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 55.93 MHz ( period = 17.880 ns )                    ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|zeci[0]                                        ; clk        ; clk      ; None                        ; None                      ; 2.584 ns                ;
; N/A                                     ; 55.93 MHz ( period = 17.880 ns )                    ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|zeci[1]                                        ; clk        ; clk      ; None                        ; None                      ; 2.584 ns                ;
; N/A                                     ; 55.93 MHz ( period = 17.880 ns )                    ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|zeci[3]                                        ; clk        ; clk      ; None                        ; None                      ; 2.584 ns                ;
; N/A                                     ; 57.12 MHz ( period = 17.507 ns )                    ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 2.210 ns                ;
; N/A                                     ; 57.12 MHz ( period = 17.507 ns )                    ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|sute[1]                                        ; clk        ; clk      ; None                        ; None                      ; 2.210 ns                ;
; N/A                                     ; 57.12 MHz ( period = 17.507 ns )                    ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|sute[3]                                        ; clk        ; clk      ; None                        ; None                      ; 2.210 ns                ;
; N/A                                     ; 59.23 MHz ( period = 16.883 ns )                    ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|unitati[0]                                     ; clk        ; clk      ; None                        ; None                      ; 1.587 ns                ;
; N/A                                     ; 59.23 MHz ( period = 16.883 ns )                    ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|unitati[3]                                     ; clk        ; clk      ; None                        ; None                      ; 1.587 ns                ;
; N/A                                     ; 59.23 MHz ( period = 16.883 ns )                    ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|unitati[1]                                     ; clk        ; clk      ; None                        ; None                      ; 1.587 ns                ;
; N/A                                     ; 60.01 MHz ( period = 16.664 ns )                    ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|zeci[2]                                        ; clk        ; clk      ; None                        ; None                      ; 1.363 ns                ;
; N/A                                     ; 60.01 MHz ( period = 16.663 ns )                    ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|sute[2]                                        ; clk        ; clk      ; None                        ; None                      ; 1.362 ns                ;
; N/A                                     ; 62.15 MHz ( period = 16.091 ns )                    ; START_STOP:inst15|inst                                               ; generator_PWM_v2:inst|unitati[2]                                     ; clk        ; clk      ; None                        ; None                      ; 0.790 ns                ;
; N/A                                     ; 214.73 MHz ( period = 4.657 ns )                    ; generator_PWM_v2:inst|unitati[1]                                     ; generator_PWM_v2:inst|zeci[0]                                        ; clk        ; clk      ; None                        ; None                      ; 4.393 ns                ;
; N/A                                     ; 214.73 MHz ( period = 4.657 ns )                    ; generator_PWM_v2:inst|unitati[1]                                     ; generator_PWM_v2:inst|zeci[1]                                        ; clk        ; clk      ; None                        ; None                      ; 4.393 ns                ;
; N/A                                     ; 214.73 MHz ( period = 4.657 ns )                    ; generator_PWM_v2:inst|unitati[1]                                     ; generator_PWM_v2:inst|zeci[3]                                        ; clk        ; clk      ; None                        ; None                      ; 4.393 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; generator_PWM_v2:inst|zeci[3]                                        ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 4.273 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; generator_PWM_v2:inst|zeci[3]                                        ; generator_PWM_v2:inst|sute[1]                                        ; clk        ; clk      ; None                        ; None                      ; 4.273 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; generator_PWM_v2:inst|zeci[3]                                        ; generator_PWM_v2:inst|sute[3]                                        ; clk        ; clk      ; None                        ; None                      ; 4.273 ns                ;
; N/A                                     ; 222.57 MHz ( period = 4.493 ns )                    ; generator_PWM_v2:inst|zeci[1]                                        ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; 222.57 MHz ( period = 4.493 ns )                    ; generator_PWM_v2:inst|zeci[1]                                        ; generator_PWM_v2:inst|sute[1]                                        ; clk        ; clk      ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; 222.57 MHz ( period = 4.493 ns )                    ; generator_PWM_v2:inst|zeci[1]                                        ; generator_PWM_v2:inst|sute[3]                                        ; clk        ; clk      ; None                        ; None                      ; 4.228 ns                ;
; N/A                                     ; 230.73 MHz ( period = 4.334 ns )                    ; generator_PWM_v2:inst|unitati[3]                                     ; generator_PWM_v2:inst|zeci[0]                                        ; clk        ; clk      ; None                        ; None                      ; 4.070 ns                ;
; N/A                                     ; 230.73 MHz ( period = 4.334 ns )                    ; generator_PWM_v2:inst|unitati[3]                                     ; generator_PWM_v2:inst|zeci[1]                                        ; clk        ; clk      ; None                        ; None                      ; 4.070 ns                ;
; N/A                                     ; 230.73 MHz ( period = 4.334 ns )                    ; generator_PWM_v2:inst|unitati[3]                                     ; generator_PWM_v2:inst|zeci[3]                                        ; clk        ; clk      ; None                        ; None                      ; 4.070 ns                ;
; N/A                                     ; 233.15 MHz ( period = 4.289 ns )                    ; generator_PWM_v2:inst|zeci[0]                                        ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 4.024 ns                ;
; N/A                                     ; 233.15 MHz ( period = 4.289 ns )                    ; generator_PWM_v2:inst|zeci[0]                                        ; generator_PWM_v2:inst|sute[1]                                        ; clk        ; clk      ; None                        ; None                      ; 4.024 ns                ;
; N/A                                     ; 233.15 MHz ( period = 4.289 ns )                    ; generator_PWM_v2:inst|zeci[0]                                        ; generator_PWM_v2:inst|sute[3]                                        ; clk        ; clk      ; None                        ; None                      ; 4.024 ns                ;
; N/A                                     ; 233.32 MHz ( period = 4.286 ns )                    ; generator_PWM_v2:inst|unitati[1]                                     ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 4.021 ns                ;
; N/A                                     ; 233.32 MHz ( period = 4.286 ns )                    ; generator_PWM_v2:inst|unitati[1]                                     ; generator_PWM_v2:inst|sute[1]                                        ; clk        ; clk      ; None                        ; None                      ; 4.021 ns                ;
; N/A                                     ; 233.32 MHz ( period = 4.286 ns )                    ; generator_PWM_v2:inst|unitati[1]                                     ; generator_PWM_v2:inst|sute[3]                                        ; clk        ; clk      ; None                        ; None                      ; 4.021 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; generator_PWM_v2:inst|unitati[0]                                     ; generator_PWM_v2:inst|zeci[0]                                        ; clk        ; clk      ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; generator_PWM_v2:inst|unitati[0]                                     ; generator_PWM_v2:inst|zeci[1]                                        ; clk        ; clk      ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; generator_PWM_v2:inst|unitati[0]                                     ; generator_PWM_v2:inst|zeci[3]                                        ; clk        ; clk      ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; 252.33 MHz ( period = 3.963 ns )                    ; generator_PWM_v2:inst|unitati[3]                                     ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 3.698 ns                ;
; N/A                                     ; 252.33 MHz ( period = 3.963 ns )                    ; generator_PWM_v2:inst|unitati[3]                                     ; generator_PWM_v2:inst|sute[1]                                        ; clk        ; clk      ; None                        ; None                      ; 3.698 ns                ;
; N/A                                     ; 252.33 MHz ( period = 3.963 ns )                    ; generator_PWM_v2:inst|unitati[3]                                     ; generator_PWM_v2:inst|sute[3]                                        ; clk        ; clk      ; None                        ; None                      ; 3.698 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; generator_PWM_v2:inst|zeci[3]                                        ; generator_PWM_v2:inst|sute[2]                                        ; clk        ; clk      ; None                        ; None                      ; 3.425 ns                ;
; N/A                                     ; 274.05 MHz ( period = 3.649 ns )                    ; generator_PWM_v2:inst|zeci[1]                                        ; generator_PWM_v2:inst|sute[2]                                        ; clk        ; clk      ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; generator_PWM_v2:inst|unitati[0]                                     ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 3.375 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; generator_PWM_v2:inst|unitati[0]                                     ; generator_PWM_v2:inst|sute[1]                                        ; clk        ; clk      ; None                        ; None                      ; 3.375 ns                ;
; N/A                                     ; 274.73 MHz ( period = 3.640 ns )                    ; generator_PWM_v2:inst|unitati[0]                                     ; generator_PWM_v2:inst|sute[3]                                        ; clk        ; clk      ; None                        ; None                      ; 3.375 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; generator_PWM_v2:inst|unitati[2]                                     ; generator_PWM_v2:inst|zeci[0]                                        ; clk        ; clk      ; None                        ; None                      ; 3.292 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; generator_PWM_v2:inst|unitati[2]                                     ; generator_PWM_v2:inst|zeci[1]                                        ; clk        ; clk      ; None                        ; None                      ; 3.292 ns                ;
; N/A                                     ; 281.61 MHz ( period = 3.551 ns )                    ; generator_PWM_v2:inst|unitati[2]                                     ; generator_PWM_v2:inst|zeci[3]                                        ; clk        ; clk      ; None                        ; None                      ; 3.292 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; generator_PWM_v2:inst|zeci[0]                                        ; generator_PWM_v2:inst|sute[2]                                        ; clk        ; clk      ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; 290.53 MHz ( period = 3.442 ns )                    ; generator_PWM_v2:inst|unitati[1]                                     ; generator_PWM_v2:inst|sute[2]                                        ; clk        ; clk      ; None                        ; None                      ; 3.173 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; generator_PWM_v2:inst|unitati[1]                                     ; generator_PWM_v2:inst|zeci[2]                                        ; clk        ; clk      ; None                        ; None                      ; 3.172 ns                ;
; N/A                                     ; 292.74 MHz ( period = 3.416 ns )                    ; generator_PWM_v2:inst|zeci[2]                                        ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 292.74 MHz ( period = 3.416 ns )                    ; generator_PWM_v2:inst|zeci[2]                                        ; generator_PWM_v2:inst|sute[1]                                        ; clk        ; clk      ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 292.74 MHz ( period = 3.416 ns )                    ; generator_PWM_v2:inst|zeci[2]                                        ; generator_PWM_v2:inst|sute[3]                                        ; clk        ; clk      ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 314.47 MHz ( period = 3.180 ns )                    ; generator_PWM_v2:inst|unitati[2]                                     ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 314.47 MHz ( period = 3.180 ns )                    ; generator_PWM_v2:inst|unitati[2]                                     ; generator_PWM_v2:inst|sute[1]                                        ; clk        ; clk      ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 314.47 MHz ( period = 3.180 ns )                    ; generator_PWM_v2:inst|unitati[2]                                     ; generator_PWM_v2:inst|sute[3]                                        ; clk        ; clk      ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 320.62 MHz ( period = 3.119 ns )                    ; generator_PWM_v2:inst|unitati[3]                                     ; generator_PWM_v2:inst|sute[2]                                        ; clk        ; clk      ; None                        ; None                      ; 2.850 ns                ;
; N/A                                     ; 320.72 MHz ( period = 3.118 ns )                    ; generator_PWM_v2:inst|unitati[3]                                     ; generator_PWM_v2:inst|zeci[2]                                        ; clk        ; clk      ; None                        ; None                      ; 2.849 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[0]                                     ; generator_PWM_v2:inst|sute[2]                                        ; clk        ; clk      ; None                        ; None                      ; 2.527 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[0]                                     ; generator_PWM_v2:inst|zeci[2]                                        ; clk        ; clk      ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.475 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|zeci[2]                                        ; generator_PWM_v2:inst|sute[2]                                        ; clk        ; clk      ; None                        ; None                      ; 2.308 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.462 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[2]                                     ; generator_PWM_v2:inst|sute[2]                                        ; clk        ; clk      ; None                        ; None                      ; 2.072 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[2]                                     ; generator_PWM_v2:inst|zeci[2]                                        ; clk        ; clk      ; None                        ; None                      ; 2.071 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.137 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|sute[1]                                        ; generator_PWM_v2:inst|sute[3]                                        ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[1]                                     ; generator_PWM_v2:inst|unitati[2]                                     ; clk        ; clk      ; None                        ; None                      ; 1.963 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[0]                                     ; generator_PWM_v2:inst|unitati[2]                                     ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|sute[1]                                        ; generator_PWM_v2:inst|sute[2]                                        ; clk        ; clk      ; None                        ; None                      ; 1.915 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|zeci[0]                                        ; generator_PWM_v2:inst|zeci[2]                                        ; clk        ; clk      ; None                        ; None                      ; 1.910 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|sute[2]                                        ; generator_PWM_v2:inst|sute[1]                                        ; clk        ; clk      ; None                        ; None                      ; 1.918 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|sute[0]                                        ; generator_PWM_v2:inst|sute[2]                                        ; clk        ; clk      ; None                        ; None                      ; 1.879 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.037 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|zeci[1]                                        ; generator_PWM_v2:inst|zeci[2]                                        ; clk        ; clk      ; None                        ; None                      ; 1.869 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.175 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[3]                                     ; generator_PWM_v2:inst|stare_numarator[3]                             ; clk        ; clk      ; None                        ; None                      ; 1.635 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|zeci[1]                                        ; generator_PWM_v2:inst|stare_numarator[5]                             ; clk        ; clk      ; None                        ; None                      ; 1.614 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|zeci[3]                                        ; generator_PWM_v2:inst|stare_numarator[7]                             ; clk        ; clk      ; None                        ; None                      ; 1.607 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[0]                                     ; generator_PWM_v2:inst|stare_numarator[0]                             ; clk        ; clk      ; None                        ; None                      ; 1.602 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|sute[1]                                        ; generator_PWM_v2:inst|stare_numarator[9]                             ; clk        ; clk      ; None                        ; None                      ; 1.576 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[1]                                     ; generator_PWM_v2:inst|unitati[3]                                     ; clk        ; clk      ; None                        ; None                      ; 1.561 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[3]                                     ; generator_PWM_v2:inst|unitati[1]                                     ; clk        ; clk      ; None                        ; None                      ; 1.560 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.302 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.521 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.512 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|sute[2]                                        ; generator_PWM_v2:inst|sute[3]                                        ; clk        ; clk      ; None                        ; None                      ; 1.516 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|zeci[2]                                        ; generator_PWM_v2:inst|zeci[1]                                        ; clk        ; clk      ; None                        ; None                      ; 1.505 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|zeci[2]                                        ; generator_PWM_v2:inst|zeci[3]                                        ; clk        ; clk      ; None                        ; None                      ; 1.505 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.148 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 1.118 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|zeci[2]                                        ; generator_PWM_v2:inst|stare_numarator[6]                             ; clk        ; clk      ; None                        ; None                      ; 1.263 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|sute[2]                                        ; generator_PWM_v2:inst|stare_numarator[10]                            ; clk        ; clk      ; None                        ; None                      ; 1.247 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|zeci[0]                                        ; generator_PWM_v2:inst|zeci[3]                                        ; clk        ; clk      ; None                        ; None                      ; 1.238 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|zeci[0]                                        ; generator_PWM_v2:inst|zeci[1]                                        ; clk        ; clk      ; None                        ; None                      ; 1.236 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.986 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.985 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.233 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.230 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 1.207 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 1.203 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.192 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|zeci[1]                                        ; generator_PWM_v2:inst|zeci[3]                                        ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[0]                                     ; generator_PWM_v2:inst|unitati[3]                                     ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.174 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.172 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|sute[3]                                        ; generator_PWM_v2:inst|sute[1]                                        ; clk        ; clk      ; None                        ; None                      ; 1.172 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[0]                                     ; generator_PWM_v2:inst|unitati[1]                                     ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|zeci[3]                                        ; generator_PWM_v2:inst|zeci[1]                                        ; clk        ; clk      ; None                        ; None                      ; 1.168 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.163 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.134 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.133 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.126 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.486 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|sute[0]                                        ; generator_PWM_v2:inst|sute[1]                                        ; clk        ; clk      ; None                        ; None                      ; 1.078 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|sute[0]                                        ; generator_PWM_v2:inst|sute[3]                                        ; clk        ; clk      ; None                        ; None                      ; 1.078 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.049 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[2]                                     ; generator_PWM_v2:inst|stare_numarator[2]                             ; clk        ; clk      ; None                        ; None                      ; 1.032 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[2]                                     ; generator_PWM_v2:inst|unitati[3]                                     ; clk        ; clk      ; None                        ; None                      ; 1.031 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[2]                                     ; generator_PWM_v2:inst|unitati[1]                                     ; clk        ; clk      ; None                        ; None                      ; 1.031 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.776 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.773 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.530 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|zeci[0]                                        ; generator_PWM_v2:inst|stare_numarator[4]                             ; clk        ; clk      ; None                        ; None                      ; 0.918 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|sute[0]                                        ; generator_PWM_v2:inst|stare_numarator[8]                             ; clk        ; clk      ; None                        ; None                      ; 0.915 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[1]                                     ; generator_PWM_v2:inst|stare_numarator[1]                             ; clk        ; clk      ; None                        ; None                      ; 0.903 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|sute[3]                                        ; generator_PWM_v2:inst|stare_numarator[11]                            ; clk        ; clk      ; None                        ; None                      ; 0.903 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.140 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.747 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.747 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.743 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|zeci[0]                                        ; generator_PWM_v2:inst|zeci[0]                                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|zeci[1]                                        ; generator_PWM_v2:inst|zeci[1]                                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[0]                                     ; generator_PWM_v2:inst|unitati[0]                                     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[3]                                     ; generator_PWM_v2:inst|unitati[3]                                     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[1]                                     ; generator_PWM_v2:inst|unitati[1]                                     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|zeci[3]                                        ; generator_PWM_v2:inst|zeci[3]                                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|zeci[2]                                        ; generator_PWM_v2:inst|zeci[2]                                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|unitati[2]                                     ; generator_PWM_v2:inst|unitati[2]                                     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|sute[0]                                        ; generator_PWM_v2:inst|sute[0]                                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|sute[1]                                        ; generator_PWM_v2:inst|sute[1]                                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; generator_PWM_v2:inst|sute[2]                                        ; generator_PWM_v2:inst|sute[2]                                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                      ;                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.925 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.774 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.756 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.746 ns                ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.925 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.774 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.756 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.746 ns                ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_3'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.935 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.925 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.774 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.756 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.746 ns                ;
+-------+------------------------------------------------+------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 199.88 MHz ( period = 5.003 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.762 ns                ;
; N/A   ; 201.05 MHz ( period = 4.974 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.753 ns                ;
; N/A   ; 201.33 MHz ( period = 4.967 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.725 ns                ;
; N/A   ; 201.65 MHz ( period = 4.959 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.736 ns                ;
; N/A   ; 204.96 MHz ( period = 4.879 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.617 ns                ;
; N/A   ; 206.10 MHz ( period = 4.852 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.688 ns                ;
; N/A   ; 206.78 MHz ( period = 4.836 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.557 ns                ;
; N/A   ; 206.91 MHz ( period = 4.833 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.595 ns                ;
; N/A   ; 207.21 MHz ( period = 4.826 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.588 ns                ;
; N/A   ; 207.34 MHz ( period = 4.823 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.679 ns                ;
; N/A   ; 207.64 MHz ( period = 4.816 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.651 ns                ;
; N/A   ; 207.99 MHz ( period = 4.808 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.662 ns                ;
; N/A   ; 208.46 MHz ( period = 4.797 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.558 ns                ;
; N/A   ; 211.06 MHz ( period = 4.738 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.776 ns                ;
; N/A   ; 211.77 MHz ( period = 4.722 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.645 ns                ;
; N/A   ; 212.36 MHz ( period = 4.709 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.767 ns                ;
; N/A   ; 212.68 MHz ( period = 4.702 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.739 ns                ;
; N/A   ; 213.04 MHz ( period = 4.694 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.750 ns                ;
; N/A   ; 213.90 MHz ( period = 4.675 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.514 ns                ;
; N/A   ; 213.95 MHz ( period = 4.674 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.459 ns                ;
; N/A   ; 214.78 MHz ( period = 4.656 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.421 ns                ;
; N/A   ; 215.61 MHz ( period = 4.638 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.422 ns                ;
; N/A   ; 217.06 MHz ( period = 4.607 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.636 ns                ;
; N/A   ; 217.96 MHz ( period = 4.588 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 218.44 MHz ( period = 4.578 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.627 ns                ;
; N/A   ; 218.77 MHz ( period = 4.571 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.599 ns                ;
; N/A   ; 219.25 MHz ( period = 4.561 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.602 ns                ;
; N/A   ; 224.77 MHz ( period = 4.449 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.186 ns                ;
; N/A   ; 225.73 MHz ( period = 4.430 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.462 ns                ;
; N/A   ; 226.71 MHz ( period = 4.411 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.193 ns                ;
; N/A   ; 229.46 MHz ( period = 4.358 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.147 ns                ;
; N/A   ; 233.70 MHz ( period = 4.279 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.115 ns                ;
; N/A   ; 239.81 MHz ( period = 4.170 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.217 ns                ;
; N/A   ; 243.66 MHz ( period = 4.104 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; 265.18 MHz ( period = 3.771 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; 301.66 MHz ( period = 3.315 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.153 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 199.88 MHz ( period = 5.003 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.762 ns                ;
; N/A   ; 201.05 MHz ( period = 4.974 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.753 ns                ;
; N/A   ; 201.33 MHz ( period = 4.967 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.725 ns                ;
; N/A   ; 201.65 MHz ( period = 4.959 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.736 ns                ;
; N/A   ; 204.96 MHz ( period = 4.879 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.617 ns                ;
; N/A   ; 206.10 MHz ( period = 4.852 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.688 ns                ;
; N/A   ; 206.78 MHz ( period = 4.836 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.557 ns                ;
; N/A   ; 206.91 MHz ( period = 4.833 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.595 ns                ;
; N/A   ; 207.21 MHz ( period = 4.826 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.588 ns                ;
; N/A   ; 207.34 MHz ( period = 4.823 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.679 ns                ;
; N/A   ; 207.64 MHz ( period = 4.816 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.651 ns                ;
; N/A   ; 207.99 MHz ( period = 4.808 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.662 ns                ;
; N/A   ; 208.46 MHz ( period = 4.797 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.558 ns                ;
; N/A   ; 211.06 MHz ( period = 4.738 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.776 ns                ;
; N/A   ; 211.77 MHz ( period = 4.722 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.645 ns                ;
; N/A   ; 212.36 MHz ( period = 4.709 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.767 ns                ;
; N/A   ; 212.68 MHz ( period = 4.702 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.739 ns                ;
; N/A   ; 213.04 MHz ( period = 4.694 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.750 ns                ;
; N/A   ; 213.90 MHz ( period = 4.675 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.514 ns                ;
; N/A   ; 213.95 MHz ( period = 4.674 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.459 ns                ;
; N/A   ; 214.78 MHz ( period = 4.656 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.421 ns                ;
; N/A   ; 215.61 MHz ( period = 4.638 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.422 ns                ;
; N/A   ; 217.06 MHz ( period = 4.607 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.636 ns                ;
; N/A   ; 217.96 MHz ( period = 4.588 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 218.44 MHz ( period = 4.578 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.627 ns                ;
; N/A   ; 218.77 MHz ( period = 4.571 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.599 ns                ;
; N/A   ; 219.25 MHz ( period = 4.561 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.602 ns                ;
; N/A   ; 224.77 MHz ( period = 4.449 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.186 ns                ;
; N/A   ; 225.73 MHz ( period = 4.430 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.462 ns                ;
; N/A   ; 226.71 MHz ( period = 4.411 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.193 ns                ;
; N/A   ; 229.46 MHz ( period = 4.358 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.147 ns                ;
; N/A   ; 233.70 MHz ( period = 4.279 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.115 ns                ;
; N/A   ; 239.81 MHz ( period = 4.170 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.217 ns                ;
; N/A   ; 243.66 MHz ( period = 4.104 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; 265.18 MHz ( period = 3.771 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.809 ns                ;
; N/A   ; 301.66 MHz ( period = 3.315 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.153 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_2'                                                                                                                                                                                                           ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|stanga  ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_2   ; senzor_2 ; None                       ; None                       ; 1.953 ns                 ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_4'                                                                                                                                                                                                           ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[8] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 1.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[4] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 1.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverB[8] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 1.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; Logica_miscare:inst6|dreapta ; Logica_miscare:inst6|factor_dc_driverA[4] ; senzor_4   ; senzor_4 ; None                       ; None                       ; 1.774 ns                 ;
+------------------------------------------+------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                          ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                         ; To Clock ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+
; N/A   ; None         ; 5.455 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_2 ;
; N/A   ; None         ; 5.319 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_2 ;
; N/A   ; None         ; 5.273 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_4 ;
; N/A   ; None         ; 5.137 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_4 ;
; N/A   ; None         ; 4.776 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_3 ;
; N/A   ; None         ; 4.640 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_3 ;
; N/A   ; None         ; 4.545 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A   ; None         ; 4.454 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A   ; None         ; 4.403 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A   ; None         ; 4.383 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A   ; None         ; 4.368 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A   ; None         ; 4.358 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A   ; None         ; 4.303 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A   ; None         ; 4.267 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A   ; None         ; 4.216 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A   ; None         ; 4.209 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A   ; None         ; 4.196 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A   ; None         ; 4.181 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A   ; None         ; 4.160 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A   ; None         ; 4.160 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A   ; None         ; 4.158 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A   ; None         ; 4.138 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A   ; None         ; 4.134 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A   ; None         ; 4.133 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A   ; None         ; 4.123 ns   ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A   ; None         ; 4.116 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A   ; None         ; 4.067 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A   ; None         ; 4.015 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A   ; None         ; 3.997 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A   ; None         ; 3.987 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A   ; None         ; 3.973 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A   ; None         ; 3.973 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A   ; None         ; 3.947 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A   ; None         ; 3.946 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A   ; None         ; 3.915 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A   ; None         ; 3.915 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A   ; None         ; 3.889 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A   ; None         ; 3.888 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A   ; None         ; 3.880 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A   ; None         ; 3.828 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A   ; None         ; 3.822 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A   ; None         ; 3.810 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A   ; None         ; 3.800 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A   ; None         ; 3.770 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A   ; None         ; 3.752 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A   ; None         ; 3.742 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A   ; None         ; 3.466 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A   ; None         ; 3.279 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A   ; None         ; 3.222 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A   ; None         ; 3.035 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A   ; None         ; -10.911 ns ; buton_selectie   ; debouncing:inst5|inst                      ; clk      ;
; N/A   ; None         ; -11.081 ns ; buton_START_STOP ; debouncing:inst16|inst                     ; clk      ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                       ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 35.107 ns  ; Selectie_proba:inst1|circuit[1]            ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.894 ns  ; Selectie_proba:inst1|circuit[0]            ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.768 ns  ; Selectie_proba:inst1|circuit[1]            ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.555 ns  ; Selectie_proba:inst1|circuit[0]            ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.979 ns  ; Selectie_proba:inst1|circuit[1]            ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.976 ns  ; Selectie_proba:inst1|circuit[1]            ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.766 ns  ; Selectie_proba:inst1|circuit[0]            ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.763 ns  ; Selectie_proba:inst1|circuit[0]            ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.723 ns  ; Selectie_proba:inst1|circuit[1]            ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 33.510 ns  ; Selectie_proba:inst1|circuit[0]            ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 33.362 ns  ; Selectie_proba:inst1|circuit[1]            ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 33.149 ns  ; Selectie_proba:inst1|circuit[0]            ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.943 ns  ; Selectie_proba:inst1|circuit[1]            ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.930 ns  ; Selectie_proba:inst1|circuit[1]            ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.730 ns  ; Selectie_proba:inst1|circuit[0]            ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.717 ns  ; Selectie_proba:inst1|circuit[0]            ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.409 ns  ; Selectie_proba:inst1|circuit[1]            ; circuit[1]          ; clk        ;
; N/A                                     ; None                                                ; 28.733 ns  ; Selectie_proba:inst1|led1                  ; info_circuit1       ; clk        ;
; N/A                                     ; None                                                ; 28.716 ns  ; Selectie_proba:inst1|led1                  ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 28.694 ns  ; Selectie_proba:inst1|led2                  ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 28.687 ns  ; Selectie_proba:inst1|led3                  ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 28.429 ns  ; START_STOP:inst15|inst                     ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 28.395 ns  ; Selectie_proba:inst1|circuit[0]            ; circuit[0]          ; clk        ;
; N/A                                     ; None                                                ; 28.382 ns  ; Selectie_proba:inst1|led2                  ; info_circuit2       ; clk        ;
; N/A                                     ; None                                                ; 28.110 ns  ; START_STOP:inst15|inst                     ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 28.084 ns  ; START_STOP:inst15|inst                     ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 28.074 ns  ; START_STOP:inst15|inst                     ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 27.632 ns  ; Selectie_proba:inst1|led3                  ; info_circuit3       ; clk        ;
; N/A                                     ; None                                                ; 20.644 ns  ; Logica_miscare:inst6|factor_dc_driverA[8]  ; PWM_B               ; senzor_3   ;
; N/A                                     ; None                                                ; 20.586 ns  ; Logica_miscare:inst6|factor_dc_driverA[8]  ; PWM_B               ; senzor_2   ;
; N/A                                     ; None                                                ; 20.399 ns  ; Logica_miscare:inst6|factor_dc_driverA[8]  ; PWM_B               ; senzor_4   ;
; N/A                                     ; None                                                ; 20.325 ns  ; Logica_miscare:inst6|factor_dc_driverA[8]  ; PWM_A               ; senzor_3   ;
; N/A                                     ; None                                                ; 20.267 ns  ; Logica_miscare:inst6|factor_dc_driverA[8]  ; PWM_A               ; senzor_2   ;
; N/A                                     ; None                                                ; 20.257 ns  ; generator_PWM_v2:inst|stare_numarator[2]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 20.080 ns  ; Logica_miscare:inst6|factor_dc_driverA[8]  ; PWM_A               ; senzor_4   ;
; N/A                                     ; None                                                ; 19.938 ns  ; generator_PWM_v2:inst|stare_numarator[2]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 19.538 ns  ; generator_PWM_v2:inst|stare_numarator[1]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 19.219 ns  ; generator_PWM_v2:inst|stare_numarator[1]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 18.967 ns  ; generator_PWM_v2:inst|stare_numarator[0]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 18.939 ns  ; Logica_miscare:inst6|factor_dc_driverB[8]  ; PWM_D               ; senzor_3   ;
; N/A                                     ; None                                                ; 18.929 ns  ; Logica_miscare:inst6|factor_dc_driverB[8]  ; PWM_C               ; senzor_3   ;
; N/A                                     ; None                                                ; 18.881 ns  ; Logica_miscare:inst6|factor_dc_driverB[8]  ; PWM_D               ; senzor_2   ;
; N/A                                     ; None                                                ; 18.871 ns  ; generator_PWM_v2:inst|stare_numarator[2]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 18.871 ns  ; Logica_miscare:inst6|factor_dc_driverB[8]  ; PWM_C               ; senzor_2   ;
; N/A                                     ; None                                                ; 18.861 ns  ; generator_PWM_v2:inst|stare_numarator[2]   ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 18.694 ns  ; Logica_miscare:inst6|factor_dc_driverB[8]  ; PWM_D               ; senzor_4   ;
; N/A                                     ; None                                                ; 18.684 ns  ; Logica_miscare:inst6|factor_dc_driverB[8]  ; PWM_C               ; senzor_4   ;
; N/A                                     ; None                                                ; 18.648 ns  ; generator_PWM_v2:inst|stare_numarator[0]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 18.517 ns  ; Logica_miscare:inst6|count_ture[0]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.509 ns  ; Logica_miscare:inst6|factor_dc_driverA[4]  ; PWM_B               ; senzor_3   ;
; N/A                                     ; None                                                ; 18.501 ns  ; Logica_miscare:inst6|count_ture[5]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.488 ns  ; Logica_miscare:inst6|count_ture[3]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.481 ns  ; Logica_miscare:inst6|count_ture[1]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.473 ns  ; Logica_miscare:inst6|count_ture[4]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.451 ns  ; Logica_miscare:inst6|factor_dc_driverA[4]  ; PWM_B               ; senzor_2   ;
; N/A                                     ; None                                                ; 18.355 ns  ; Logica_miscare:inst6|count_ture[0]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.340 ns  ; Logica_miscare:inst6|count_ture[2]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.339 ns  ; Logica_miscare:inst6|count_ture[5]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.326 ns  ; Logica_miscare:inst6|count_ture[3]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.319 ns  ; Logica_miscare:inst6|count_ture[1]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.311 ns  ; Logica_miscare:inst6|count_ture[4]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.264 ns  ; Logica_miscare:inst6|factor_dc_driverA[4]  ; PWM_B               ; senzor_4   ;
; N/A                                     ; None                                                ; 18.236 ns  ; generator_PWM_v2:inst|stare_numarator[3]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 18.190 ns  ; Logica_miscare:inst6|factor_dc_driverA[4]  ; PWM_A               ; senzor_3   ;
; N/A                                     ; None                                                ; 18.178 ns  ; Logica_miscare:inst6|count_ture[2]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.178 ns  ; Logica_miscare:inst6|count_ture[0]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.162 ns  ; Logica_miscare:inst6|count_ture[5]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.152 ns  ; generator_PWM_v2:inst|stare_numarator[1]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 18.149 ns  ; Logica_miscare:inst6|count_ture[3]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.142 ns  ; Logica_miscare:inst6|count_ture[1]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.142 ns  ; generator_PWM_v2:inst|stare_numarator[1]   ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 18.134 ns  ; Logica_miscare:inst6|count_ture[4]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.132 ns  ; Logica_miscare:inst6|factor_dc_driverA[4]  ; PWM_A               ; senzor_2   ;
; N/A                                     ; None                                                ; 18.016 ns  ; Logica_miscare:inst6|count_ture[0]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.001 ns  ; Logica_miscare:inst6|count_ture[2]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.000 ns  ; Logica_miscare:inst6|count_ture[5]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.987 ns  ; Logica_miscare:inst6|count_ture[3]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.980 ns  ; Logica_miscare:inst6|count_ture[1]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.972 ns  ; Logica_miscare:inst6|count_ture[4]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.945 ns  ; Logica_miscare:inst6|factor_dc_driverA[4]  ; PWM_A               ; senzor_4   ;
; N/A                                     ; None                                                ; 17.917 ns  ; generator_PWM_v2:inst|stare_numarator[3]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 17.839 ns  ; Logica_miscare:inst6|count_ture[2]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.607 ns  ; Logica_miscare:inst6|count_ture[6]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.445 ns  ; Logica_miscare:inst6|count_ture[6]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.407 ns  ; generator_PWM_v2:inst|stare_numarator[5]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 17.389 ns  ; Logica_miscare:inst6|count_ture[0]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.386 ns  ; Logica_miscare:inst6|count_ture[0]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.373 ns  ; Logica_miscare:inst6|count_ture[5]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.370 ns  ; Logica_miscare:inst6|count_ture[5]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.360 ns  ; Logica_miscare:inst6|count_ture[3]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.357 ns  ; Logica_miscare:inst6|count_ture[3]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.353 ns  ; Logica_miscare:inst6|count_ture[1]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.350 ns  ; Logica_miscare:inst6|count_ture[1]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.345 ns  ; Logica_miscare:inst6|count_ture[4]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.342 ns  ; Logica_miscare:inst6|count_ture[4]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.268 ns  ; Logica_miscare:inst6|count_ture[6]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.228 ns  ; Logica_miscare:inst6|factor_dc_driverB[4]  ; PWM_D               ; senzor_3   ;
; N/A                                     ; None                                                ; 17.227 ns  ; Logica_miscare:inst6|count_ture[0]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.224 ns  ; Logica_miscare:inst6|count_ture[0]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.218 ns  ; Logica_miscare:inst6|factor_dc_driverB[4]  ; PWM_C               ; senzor_3   ;
; N/A                                     ; None                                                ; 17.212 ns  ; Logica_miscare:inst6|count_ture[2]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.211 ns  ; Logica_miscare:inst6|count_ture[5]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.209 ns  ; Logica_miscare:inst6|count_ture[2]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.208 ns  ; Logica_miscare:inst6|count_ture[5]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.198 ns  ; Logica_miscare:inst6|count_ture[3]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.195 ns  ; Logica_miscare:inst6|count_ture[3]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.191 ns  ; Logica_miscare:inst6|count_ture[1]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.188 ns  ; Logica_miscare:inst6|count_ture[1]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.183 ns  ; Logica_miscare:inst6|count_ture[4]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.180 ns  ; Logica_miscare:inst6|count_ture[4]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.170 ns  ; Logica_miscare:inst6|factor_dc_driverB[4]  ; PWM_D               ; senzor_2   ;
; N/A                                     ; None                                                ; 17.160 ns  ; Logica_miscare:inst6|factor_dc_driverB[4]  ; PWM_C               ; senzor_2   ;
; N/A                                     ; None                                                ; 17.133 ns  ; Logica_miscare:inst6|count_ture[0]         ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.117 ns  ; Logica_miscare:inst6|count_ture[5]         ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.106 ns  ; Logica_miscare:inst6|count_ture[6]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.104 ns  ; Logica_miscare:inst6|count_ture[3]         ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.097 ns  ; Logica_miscare:inst6|count_ture[1]         ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.089 ns  ; Logica_miscare:inst6|count_ture[4]         ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.088 ns  ; generator_PWM_v2:inst|stare_numarator[5]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 17.050 ns  ; Logica_miscare:inst6|count_ture[2]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.047 ns  ; Logica_miscare:inst6|count_ture[2]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.983 ns  ; Logica_miscare:inst6|factor_dc_driverB[4]  ; PWM_D               ; senzor_4   ;
; N/A                                     ; None                                                ; 16.973 ns  ; Logica_miscare:inst6|factor_dc_driverB[4]  ; PWM_C               ; senzor_4   ;
; N/A                                     ; None                                                ; 16.971 ns  ; Logica_miscare:inst6|count_ture[0]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.956 ns  ; Logica_miscare:inst6|count_ture[2]         ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.955 ns  ; Logica_miscare:inst6|count_ture[5]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.942 ns  ; Logica_miscare:inst6|count_ture[3]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.935 ns  ; Logica_miscare:inst6|count_ture[1]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.927 ns  ; Logica_miscare:inst6|count_ture[4]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.870 ns  ; generator_PWM_v2:inst|stare_numarator[4]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 16.860 ns  ; generator_PWM_v2:inst|stare_numarator[4]   ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 16.794 ns  ; Logica_miscare:inst6|count_ture[2]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.772 ns  ; Logica_miscare:inst6|count_ture[0]         ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.756 ns  ; Logica_miscare:inst6|count_ture[5]         ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.743 ns  ; Logica_miscare:inst6|count_ture[3]         ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.736 ns  ; Logica_miscare:inst6|count_ture[1]         ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.728 ns  ; Logica_miscare:inst6|count_ture[4]         ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.643 ns  ; Logica_miscare:inst6|count_ture[7]         ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.631 ns  ; generator_PWM_v2:inst|stare_numarator[3]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 16.621 ns  ; generator_PWM_v2:inst|stare_numarator[3]   ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 16.610 ns  ; Logica_miscare:inst6|count_ture[0]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.595 ns  ; Logica_miscare:inst6|count_ture[2]         ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.594 ns  ; Logica_miscare:inst6|count_ture[5]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.581 ns  ; Logica_miscare:inst6|count_ture[3]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.574 ns  ; Logica_miscare:inst6|count_ture[1]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.566 ns  ; Logica_miscare:inst6|count_ture[4]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.489 ns  ; generator_PWM_v2:inst|stare_numarator[4]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 16.481 ns  ; Logica_miscare:inst6|count_ture[7]         ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.479 ns  ; Logica_miscare:inst6|count_ture[6]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.476 ns  ; Logica_miscare:inst6|count_ture[6]         ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.433 ns  ; Logica_miscare:inst6|count_ture[2]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.381 ns  ; generator_PWM_v2:inst|stare_numarator[0]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 16.371 ns  ; generator_PWM_v2:inst|stare_numarator[0]   ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 16.353 ns  ; Logica_miscare:inst6|count_ture[0]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.340 ns  ; Logica_miscare:inst6|count_ture[0]         ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.337 ns  ; Logica_miscare:inst6|count_ture[5]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.324 ns  ; Logica_miscare:inst6|count_ture[5]         ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.324 ns  ; Logica_miscare:inst6|count_ture[3]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.317 ns  ; Logica_miscare:inst6|count_ture[6]         ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.317 ns  ; Logica_miscare:inst6|count_ture[1]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.314 ns  ; Logica_miscare:inst6|count_ture[6]         ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.311 ns  ; Logica_miscare:inst6|count_ture[3]         ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.309 ns  ; Logica_miscare:inst6|count_ture[4]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.304 ns  ; Logica_miscare:inst6|count_ture[7]         ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.304 ns  ; Logica_miscare:inst6|count_ture[1]         ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.296 ns  ; Logica_miscare:inst6|count_ture[4]         ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.223 ns  ; Logica_miscare:inst6|count_ture[6]         ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.191 ns  ; Logica_miscare:inst6|count_ture[0]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.178 ns  ; Logica_miscare:inst6|count_ture[0]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.176 ns  ; Logica_miscare:inst6|count_ture[2]         ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.175 ns  ; Logica_miscare:inst6|count_ture[5]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.170 ns  ; generator_PWM_v2:inst|stare_numarator[4]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 16.163 ns  ; Logica_miscare:inst6|count_ture[2]         ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.162 ns  ; Logica_miscare:inst6|count_ture[5]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.162 ns  ; Logica_miscare:inst6|count_ture[3]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.155 ns  ; Logica_miscare:inst6|count_ture[1]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.149 ns  ; Logica_miscare:inst6|count_ture[3]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.147 ns  ; Logica_miscare:inst6|count_ture[4]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.146 ns  ; Logica_miscare:inst6|factor_dc_driverA[10] ; PWM_B               ; senzor_2   ;
; N/A                                     ; None                                                ; 16.142 ns  ; Logica_miscare:inst6|count_ture[7]         ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.142 ns  ; Logica_miscare:inst6|count_ture[1]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.134 ns  ; Logica_miscare:inst6|count_ture[4]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.078 ns  ; generator_PWM_v2:inst|stare_numarator[6]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 16.061 ns  ; Logica_miscare:inst6|count_ture[6]         ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.043 ns  ; generator_PWM_v2:inst|stare_numarator[7]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 16.014 ns  ; Logica_miscare:inst6|count_ture[2]         ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.001 ns  ; Logica_miscare:inst6|count_ture[2]         ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.959 ns  ; Logica_miscare:inst6|factor_dc_driverA[10] ; PWM_B               ; senzor_4   ;
; N/A                                     ; None                                                ; 15.862 ns  ; Logica_miscare:inst6|count_ture[6]         ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.829 ns  ; generator_PWM_v2:inst|stare_numarator[6]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 15.827 ns  ; Logica_miscare:inst6|factor_dc_driverA[10] ; PWM_A               ; senzor_2   ;
; N/A                                     ; None                                                ; 15.819 ns  ; generator_PWM_v2:inst|stare_numarator[6]   ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 15.759 ns  ; generator_PWM_v2:inst|stare_numarator[6]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 15.724 ns  ; generator_PWM_v2:inst|stare_numarator[7]   ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 15.700 ns  ; Logica_miscare:inst6|count_ture[6]         ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.640 ns  ; Logica_miscare:inst6|factor_dc_driverA[10] ; PWM_A               ; senzor_4   ;
; N/A                                     ; None                                                ; 15.589 ns  ; generator_PWM_v2:inst|stare_numarator[8]   ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 15.515 ns  ; Logica_miscare:inst6|count_ture[7]         ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.512 ns  ; generator_PWM_v2:inst|stare_numarator[5]   ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 15.512 ns  ; Logica_miscare:inst6|count_ture[7]         ; A_IN1_D1            ; senzor_5   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                            ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 18.485 ns       ; senzor_5 ; B_IN4_D1 ;
; N/A   ; None              ; 18.146 ns       ; senzor_5 ; A_IN2_D1 ;
; N/A   ; None              ; 17.429 ns       ; senzon_1 ; B_IN4_D1 ;
; N/A   ; None              ; 17.357 ns       ; senzor_5 ; B_IN3_D1 ;
; N/A   ; None              ; 17.354 ns       ; senzor_5 ; A_IN1_D1 ;
; N/A   ; None              ; 17.101 ns       ; senzor_5 ; D_IN4_D2 ;
; N/A   ; None              ; 17.090 ns       ; senzon_1 ; A_IN2_D1 ;
; N/A   ; None              ; 16.740 ns       ; senzor_5 ; C_IN2_D2 ;
; N/A   ; None              ; 16.321 ns       ; senzor_5 ; C_IN1_D2 ;
; N/A   ; None              ; 16.308 ns       ; senzor_5 ; D_IN3_D2 ;
; N/A   ; None              ; 16.301 ns       ; senzon_1 ; B_IN3_D1 ;
; N/A   ; None              ; 16.298 ns       ; senzon_1 ; A_IN1_D1 ;
; N/A   ; None              ; 16.045 ns       ; senzon_1 ; D_IN4_D2 ;
; N/A   ; None              ; 15.684 ns       ; senzon_1 ; C_IN2_D2 ;
; N/A   ; None              ; 15.343 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 15.265 ns       ; senzon_1 ; C_IN1_D2 ;
; N/A   ; None              ; 15.252 ns       ; senzon_1 ; D_IN3_D2 ;
; N/A   ; None              ; 15.004 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 14.974 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 14.706 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 14.635 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 14.367 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 14.057 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 14.054 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 13.879 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 13.876 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 13.857 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 13.854 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 13.434 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 13.317 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 13.304 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 13.073 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 12.956 ns       ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 12.840 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 12.827 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 12.741 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 12.728 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 12.690 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 12.595 ns       ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 12.329 ns       ; senzor_2 ; C_IN2_D2 ;
+-------+-------------------+-----------------+----------+----------+


+--------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                 ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                         ; To Clock ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+
; N/A           ; None        ; 11.347 ns ; buton_START_STOP ; debouncing:inst16|inst                     ; clk      ;
; N/A           ; None        ; 11.177 ns ; buton_selectie   ; debouncing:inst5|inst                      ; clk      ;
; N/A           ; None        ; -2.086 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A           ; None        ; -2.090 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A           ; None        ; -2.273 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A           ; None        ; -2.277 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A           ; None        ; -2.375 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A           ; None        ; -2.386 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A           ; None        ; -2.403 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A           ; None        ; -2.406 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A           ; None        ; -2.433 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A           ; None        ; -2.444 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A           ; None        ; -2.461 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A           ; None        ; -2.464 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A           ; None        ; -2.499 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A           ; None        ; -2.521 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A           ; None        ; -2.523 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A           ; None        ; -2.548 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A           ; None        ; -2.557 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A           ; None        ; -2.579 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A           ; None        ; -2.581 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A           ; None        ; -2.606 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A           ; None        ; -2.620 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A           ; None        ; -2.631 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A           ; None        ; -2.648 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A           ; None        ; -2.651 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A           ; None        ; -2.744 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A           ; None        ; -2.756 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_3 ;
; N/A           ; None        ; -2.766 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A           ; None        ; -2.768 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A           ; None        ; -2.772 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_3 ;
; N/A           ; None        ; -2.791 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_3 ;
; N/A           ; None        ; -2.793 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_3 ;
; N/A           ; None        ; -2.793 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A           ; None        ; -2.814 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_2 ;
; N/A           ; None        ; -2.830 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_2 ;
; N/A           ; None        ; -2.849 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_2 ;
; N/A           ; None        ; -2.851 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_2 ;
; N/A           ; None        ; -3.001 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[8]  ; senzor_4 ;
; N/A           ; None        ; -3.017 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[4]  ; senzor_4 ;
; N/A           ; None        ; -3.036 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverB[8]  ; senzor_4 ;
; N/A           ; None        ; -3.038 ns ; senzor_3         ; Logica_miscare:inst6|factor_dc_driverA[4]  ; senzor_4 ;
; N/A           ; None        ; -3.156 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A           ; None        ; -3.159 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A           ; None        ; -3.343 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A           ; None        ; -3.346 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A           ; None        ; -3.368 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_3 ;
; N/A           ; None        ; -3.815 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_3 ;
; N/A           ; None        ; -3.865 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_4 ;
; N/A           ; None        ; -4.047 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_2 ;
; N/A           ; None        ; -4.312 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_4 ;
; N/A           ; None        ; -4.494 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_2 ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 03 00:22:33 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[4]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[8]" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[10]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[11]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[4]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[8]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[10]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[11]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~1" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|Equal0~0" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|factor_dc_driverA[8]~3" as buffer
Info: Clock "clk" has Internal fmax of 55.93 MHz between source register "START_STOP:inst15|inst" and destination register "generator_PWM_v2:inst|zeci[0]" (period= 17.88 ns)
    Info: + Longest register to register delay is 2.584 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y7_N1; Fanout = 9; REG Node = 'START_STOP:inst15|inst'
        Info: 2: + IC(0.478 ns) + CELL(0.202 ns) = 0.680 ns; Loc. = LCCOMB_X14_Y7_N22; Fanout = 4; COMB Node = 'generator_PWM_v2:inst|zeci[2]~1'
        Info: 3: + IC(1.049 ns) + CELL(0.855 ns) = 2.584 ns; Loc. = LCFF_X12_Y7_N21; Fanout = 6; REG Node = 'generator_PWM_v2:inst|zeci[0]'
        Info: Total cell delay = 1.057 ns ( 40.91 % )
        Info: Total interconnect delay = 1.527 ns ( 59.09 % )
    Info: - Smallest clock skew is -15.032 ns
        Info: + Shortest clock path from clock "clk" to destination register is 6.358 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.328 ns) + CELL(0.970 ns) = 3.398 ns; Loc. = LCFF_X5_Y6_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.479 ns) + CELL(0.000 ns) = 4.877 ns; Loc. = CLKCTRL_G0; Fanout = 27; COMB Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl'
            Info: 4: + IC(0.815 ns) + CELL(0.666 ns) = 6.358 ns; Loc. = LCFF_X12_Y7_N21; Fanout = 6; REG Node = 'generator_PWM_v2:inst|zeci[0]'
            Info: Total cell delay = 2.736 ns ( 43.03 % )
            Info: Total interconnect delay = 3.622 ns ( 56.97 % )
        Info: - Longest clock path from clock "clk" to source register is 21.390 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.328 ns) + CELL(0.970 ns) = 3.398 ns; Loc. = LCFF_X5_Y6_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.449 ns) + CELL(0.970 ns) = 5.817 ns; Loc. = LCFF_X8_Y7_N17; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: 4: + IC(0.394 ns) + CELL(0.970 ns) = 7.181 ns; Loc. = LCFF_X8_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
            Info: 5: + IC(2.143 ns) + CELL(0.970 ns) = 10.294 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
            Info: 6: + IC(1.076 ns) + CELL(0.970 ns) = 12.340 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
            Info: 7: + IC(1.053 ns) + CELL(0.970 ns) = 14.363 ns; Loc. = LCFF_X22_Y7_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
            Info: 8: + IC(0.404 ns) + CELL(0.970 ns) = 15.737 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
            Info: 9: + IC(0.688 ns) + CELL(0.970 ns) = 17.395 ns; Loc. = LCFF_X21_Y7_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
            Info: 10: + IC(0.400 ns) + CELL(0.970 ns) = 18.765 ns; Loc. = LCFF_X21_Y7_N3; Fanout = 2; REG Node = 'debouncing:inst16|inst'
            Info: 11: + IC(0.441 ns) + CELL(0.206 ns) = 19.412 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 1; COMB Node = 'debouncing:inst16|inst3'
            Info: 12: + IC(1.312 ns) + CELL(0.666 ns) = 21.390 ns; Loc. = LCFF_X14_Y7_N1; Fanout = 9; REG Node = 'START_STOP:inst15|inst'
            Info: Total cell delay = 10.702 ns ( 50.03 % )
            Info: Total interconnect delay = 10.688 ns ( 49.97 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_2" Internal fmax is restricted to 360.1 MHz between source register "Logica_miscare:inst6|stanga" and destination register "Logica_miscare:inst6|factor_dc_driverA[4]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.953 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
            Info: 2: + IC(0.389 ns) + CELL(0.370 ns) = 0.759 ns; Loc. = LCCOMB_X26_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.400 ns) + CELL(0.206 ns) = 1.365 ns; Loc. = LCCOMB_X26_Y12_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[4]~4'
            Info: 4: + IC(0.382 ns) + CELL(0.206 ns) = 1.953 ns; Loc. = LCCOMB_X26_Y12_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
            Info: Total cell delay = 0.782 ns ( 40.04 % )
            Info: Total interconnect delay = 1.171 ns ( 59.96 % )
        Info: - Smallest clock skew is 2.175 ns
            Info: + Shortest clock path from clock "senzor_2" to destination register is 5.414 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
                Info: 2: + IC(1.384 ns) + CELL(0.206 ns) = 2.535 ns; Loc. = LCCOMB_X27_Y11_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
                Info: 3: + IC(1.123 ns) + CELL(0.000 ns) = 3.658 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3clkctrl'
                Info: 4: + IC(1.390 ns) + CELL(0.366 ns) = 5.414 ns; Loc. = LCCOMB_X26_Y12_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
                Info: Total cell delay = 1.517 ns ( 28.02 % )
                Info: Total interconnect delay = 3.897 ns ( 71.98 % )
            Info: - Longest clock path from clock "senzor_2" to source register is 3.239 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
                Info: 2: + IC(1.355 ns) + CELL(0.370 ns) = 2.670 ns; Loc. = LCCOMB_X26_Y12_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
                Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 3.239 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
                Info: Total cell delay = 1.521 ns ( 46.96 % )
                Info: Total interconnect delay = 1.718 ns ( 53.04 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 1.416 ns
Info: Clock "senzor_4" Internal fmax is restricted to 360.1 MHz between source register "Logica_miscare:inst6|stanga" and destination register "Logica_miscare:inst6|factor_dc_driverA[4]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.953 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
            Info: 2: + IC(0.389 ns) + CELL(0.370 ns) = 0.759 ns; Loc. = LCCOMB_X26_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.400 ns) + CELL(0.206 ns) = 1.365 ns; Loc. = LCCOMB_X26_Y12_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[4]~4'
            Info: 4: + IC(0.382 ns) + CELL(0.206 ns) = 1.953 ns; Loc. = LCCOMB_X26_Y12_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
            Info: Total cell delay = 0.782 ns ( 40.04 % )
            Info: Total interconnect delay = 1.171 ns ( 59.96 % )
        Info: - Smallest clock skew is 1.806 ns
            Info: + Shortest clock path from clock "senzor_4" to destination register is 5.227 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
                Info: 2: + IC(1.033 ns) + CELL(0.370 ns) = 2.348 ns; Loc. = LCCOMB_X27_Y11_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
                Info: 3: + IC(1.123 ns) + CELL(0.000 ns) = 3.471 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3clkctrl'
                Info: 4: + IC(1.390 ns) + CELL(0.366 ns) = 5.227 ns; Loc. = LCCOMB_X26_Y12_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
                Info: Total cell delay = 1.681 ns ( 32.16 % )
                Info: Total interconnect delay = 3.546 ns ( 67.84 % )
            Info: - Longest clock path from clock "senzor_4" to source register is 3.421 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
                Info: 2: + IC(1.701 ns) + CELL(0.206 ns) = 2.852 ns; Loc. = LCCOMB_X26_Y12_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
                Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 3.421 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
                Info: Total cell delay = 1.357 ns ( 39.67 % )
                Info: Total interconnect delay = 2.064 ns ( 60.33 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 1.416 ns
Info: Clock "senzor_3" Internal fmax is restricted to 360.1 MHz between source register "Logica_miscare:inst6|stanga" and destination register "Logica_miscare:inst6|factor_dc_driverA[4]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.953 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
            Info: 2: + IC(0.389 ns) + CELL(0.370 ns) = 0.759 ns; Loc. = LCCOMB_X26_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(0.400 ns) + CELL(0.206 ns) = 1.365 ns; Loc. = LCCOMB_X26_Y12_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[4]~4'
            Info: 4: + IC(0.382 ns) + CELL(0.206 ns) = 1.953 ns; Loc. = LCCOMB_X26_Y12_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
            Info: Total cell delay = 0.782 ns ( 40.04 % )
            Info: Total interconnect delay = 1.171 ns ( 59.96 % )
        Info: - Smallest clock skew is 1.554 ns
            Info: + Shortest clock path from clock "senzor_3" to destination register is 5.472 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
                Info: 2: + IC(1.024 ns) + CELL(0.624 ns) = 2.593 ns; Loc. = LCCOMB_X27_Y11_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
                Info: 3: + IC(1.123 ns) + CELL(0.000 ns) = 3.716 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3clkctrl'
                Info: 4: + IC(1.390 ns) + CELL(0.366 ns) = 5.472 ns; Loc. = LCCOMB_X26_Y12_N24; Fanout = 2; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[4]'
                Info: Total cell delay = 1.935 ns ( 35.36 % )
                Info: Total interconnect delay = 3.537 ns ( 64.64 % )
            Info: - Longest clock path from clock "senzor_3" to source register is 3.918 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 18; CLK Node = 'senzor_3'
                Info: 2: + IC(1.753 ns) + CELL(0.651 ns) = 3.349 ns; Loc. = LCCOMB_X26_Y12_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
                Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 3.918 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
                Info: Total cell delay = 1.802 ns ( 45.99 % )
                Info: Total interconnect delay = 2.116 ns ( 54.01 % )
        Info: + Micro clock to output delay of source is 0.000 ns
        Info: + Micro setup delay of destination is 1.416 ns
Info: Clock "senzon_1" has Internal fmax of 199.88 MHz between source register "Logica_miscare:inst6|count_ture[0]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 5.003 ns)
    Info: + Longest register to register delay is 3.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X12_Y12_N22; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[0]'
        Info: 2: + IC(0.387 ns) + CELL(0.596 ns) = 0.983 ns; Loc. = LCCOMB_X12_Y12_N4; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.069 ns; Loc. = LCCOMB_X12_Y12_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.155 ns; Loc. = LCCOMB_X12_Y12_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.241 ns; Loc. = LCCOMB_X12_Y12_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.327 ns; Loc. = LCCOMB_X12_Y12_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 1.833 ns; Loc. = LCCOMB_X12_Y12_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 8: + IC(0.372 ns) + CELL(0.370 ns) = 2.575 ns; Loc. = LCCOMB_X12_Y12_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~18'
        Info: 9: + IC(0.981 ns) + CELL(0.206 ns) = 3.762 ns; Loc. = LCCOMB_X12_Y11_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 2.022 ns ( 53.75 % )
        Info: Total interconnect delay = 1.740 ns ( 46.25 % )
    Info: - Smallest clock skew is 0.115 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 5.358 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.371 ns) + CELL(0.206 ns) = 2.522 ns; Loc. = LCCOMB_X27_Y10_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 3.643 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.349 ns) + CELL(0.366 ns) = 5.358 ns; Loc. = LCCOMB_X12_Y11_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.517 ns ( 28.31 % )
            Info: Total interconnect delay = 3.841 ns ( 71.69 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 5.243 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.371 ns) + CELL(0.206 ns) = 2.522 ns; Loc. = LCCOMB_X27_Y10_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 3.643 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.394 ns) + CELL(0.206 ns) = 5.243 ns; Loc. = LCCOMB_X12_Y12_N22; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[0]'
            Info: Total cell delay = 1.357 ns ( 25.88 % )
            Info: Total interconnect delay = 3.886 ns ( 74.12 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.356 ns
Info: Clock "senzor_5" has Internal fmax of 199.88 MHz between source register "Logica_miscare:inst6|count_ture[0]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 5.003 ns)
    Info: + Longest register to register delay is 3.762 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X12_Y12_N22; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[0]'
        Info: 2: + IC(0.387 ns) + CELL(0.596 ns) = 0.983 ns; Loc. = LCCOMB_X12_Y12_N4; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.069 ns; Loc. = LCCOMB_X12_Y12_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~3'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.155 ns; Loc. = LCCOMB_X12_Y12_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~5'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.241 ns; Loc. = LCCOMB_X12_Y12_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.327 ns; Loc. = LCCOMB_X12_Y12_N12; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 1.833 ns; Loc. = LCCOMB_X12_Y12_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 8: + IC(0.372 ns) + CELL(0.370 ns) = 2.575 ns; Loc. = LCCOMB_X12_Y12_N28; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~18'
        Info: 9: + IC(0.981 ns) + CELL(0.206 ns) = 3.762 ns; Loc. = LCCOMB_X12_Y11_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 2.022 ns ( 53.75 % )
        Info: Total interconnect delay = 1.740 ns ( 46.25 % )
    Info: - Smallest clock skew is 0.115 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 5.520 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(1.383 ns) + CELL(0.366 ns) = 2.684 ns; Loc. = LCCOMB_X27_Y10_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 3.805 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.349 ns) + CELL(0.366 ns) = 5.520 ns; Loc. = LCCOMB_X12_Y11_N0; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.667 ns ( 30.20 % )
            Info: Total interconnect delay = 3.853 ns ( 69.80 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 5.405 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(1.383 ns) + CELL(0.366 ns) = 2.684 ns; Loc. = LCCOMB_X27_Y10_N22; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~1'
            Info: 3: + IC(1.121 ns) + CELL(0.000 ns) = 3.805 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~1clkctrl'
            Info: 4: + IC(1.394 ns) + CELL(0.206 ns) = 5.405 ns; Loc. = LCCOMB_X12_Y12_N22; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[0]'
            Info: Total cell delay = 1.507 ns ( 27.88 % )
            Info: Total interconnect delay = 3.898 ns ( 72.12 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.356 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "senzor_2" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Logica_miscare:inst6|dreapta" and destination pin or register "Logica_miscare:inst6|factor_dc_driverA[8]" for clock "senzor_2" (Hold time is 428 ps)
    Info: + Largest clock skew is 2.174 ns
        Info: + Longest clock path from clock "senzor_2" to destination register is 5.415 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
            Info: 2: + IC(1.384 ns) + CELL(0.206 ns) = 2.535 ns; Loc. = LCCOMB_X27_Y11_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(1.123 ns) + CELL(0.000 ns) = 3.658 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3clkctrl'
            Info: 4: + IC(1.391 ns) + CELL(0.366 ns) = 5.415 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 7; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[8]'
            Info: Total cell delay = 1.517 ns ( 28.01 % )
            Info: Total interconnect delay = 3.898 ns ( 71.99 % )
        Info: - Shortest clock path from clock "senzor_2" to source register is 3.241 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
            Info: 2: + IC(1.355 ns) + CELL(0.370 ns) = 2.670 ns; Loc. = LCCOMB_X26_Y12_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
            Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 3.241 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
            Info: Total cell delay = 1.521 ns ( 46.93 % )
            Info: Total interconnect delay = 1.720 ns ( 53.07 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.746 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: 2: + IC(0.378 ns) + CELL(0.202 ns) = 0.580 ns; Loc. = LCCOMB_X26_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
        Info: 3: + IC(0.401 ns) + CELL(0.206 ns) = 1.187 ns; Loc. = LCCOMB_X26_Y12_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~2'
        Info: 4: + IC(0.353 ns) + CELL(0.206 ns) = 1.746 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 7; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[8]'
        Info: Total cell delay = 0.614 ns ( 35.17 % )
        Info: Total interconnect delay = 1.132 ns ( 64.83 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "senzor_4" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Logica_miscare:inst6|dreapta" and destination pin or register "Logica_miscare:inst6|factor_dc_driverA[8]" for clock "senzor_4" (Hold time is 59 ps)
    Info: + Largest clock skew is 1.805 ns
        Info: + Longest clock path from clock "senzor_4" to destination register is 5.228 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
            Info: 2: + IC(1.033 ns) + CELL(0.370 ns) = 2.348 ns; Loc. = LCCOMB_X27_Y11_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3'
            Info: 3: + IC(1.123 ns) + CELL(0.000 ns) = 3.471 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~3clkctrl'
            Info: 4: + IC(1.391 ns) + CELL(0.366 ns) = 5.228 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 7; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[8]'
            Info: Total cell delay = 1.681 ns ( 32.15 % )
            Info: Total interconnect delay = 3.547 ns ( 67.85 % )
        Info: - Shortest clock path from clock "senzor_4" to source register is 3.423 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
            Info: 2: + IC(1.701 ns) + CELL(0.206 ns) = 2.852 ns; Loc. = LCCOMB_X26_Y12_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
            Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 3.423 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
            Info: Total cell delay = 1.357 ns ( 39.64 % )
            Info: Total interconnect delay = 2.066 ns ( 60.36 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.746 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: 2: + IC(0.378 ns) + CELL(0.202 ns) = 0.580 ns; Loc. = LCCOMB_X26_Y12_N12; Fanout = 6; COMB Node = 'Logica_miscare:inst6|always0~0'
        Info: 3: + IC(0.401 ns) + CELL(0.206 ns) = 1.187 ns; Loc. = LCCOMB_X26_Y12_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|factor_dc_driverA[8]~2'
        Info: 4: + IC(0.353 ns) + CELL(0.206 ns) = 1.746 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 7; REG Node = 'Logica_miscare:inst6|factor_dc_driverA[8]'
        Info: Total cell delay = 0.614 ns ( 35.17 % )
        Info: Total interconnect delay = 1.132 ns ( 64.83 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Logica_miscare:inst6|stanga" (data pin = "senzor_4", clock pin = "senzor_2") is 5.455 ns
    Info: + Longest pin to register delay is 7.733 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 14; CLK Node = 'senzor_4'
        Info: 2: + IC(6.137 ns) + CELL(0.651 ns) = 7.733 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.596 ns ( 20.64 % )
        Info: Total interconnect delay = 6.137 ns ( 79.36 % )
    Info: + Micro setup delay of destination is 0.961 ns
    Info: - Shortest clock path from clock "senzor_2" to destination register is 3.239 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 14; CLK Node = 'senzor_2'
        Info: 2: + IC(1.355 ns) + CELL(0.370 ns) = 2.670 ns; Loc. = LCCOMB_X26_Y12_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 3.239 ns; Loc. = LCCOMB_X26_Y12_N20; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.521 ns ( 46.96 % )
        Info: Total interconnect delay = 1.718 ns ( 53.04 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Selectie_proba:inst1|circuit[1]" is 35.107 ns
    Info: + Longest clock path from clock "clk" to source register is 23.124 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.328 ns) + CELL(0.970 ns) = 3.398 ns; Loc. = LCFF_X5_Y6_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.449 ns) + CELL(0.970 ns) = 5.817 ns; Loc. = LCFF_X8_Y7_N17; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.394 ns) + CELL(0.970 ns) = 7.181 ns; Loc. = LCFF_X8_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(2.143 ns) + CELL(0.970 ns) = 10.294 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.076 ns) + CELL(0.970 ns) = 12.340 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(1.053 ns) + CELL(0.970 ns) = 14.363 ns; Loc. = LCFF_X22_Y7_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(0.404 ns) + CELL(0.970 ns) = 15.737 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.688 ns) + CELL(0.970 ns) = 17.395 ns; Loc. = LCFF_X21_Y7_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.400 ns) + CELL(0.970 ns) = 18.765 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.437 ns) + CELL(0.206 ns) = 19.408 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(2.194 ns) + CELL(0.000 ns) = 21.602 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 13: + IC(0.856 ns) + CELL(0.666 ns) = 23.124 ns; Loc. = LCFF_X13_Y12_N9; Fanout = 13; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: Total cell delay = 10.702 ns ( 46.28 % )
        Info: Total interconnect delay = 12.422 ns ( 53.72 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 11.679 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y12_N9; Fanout = 13; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 2: + IC(0.508 ns) + CELL(0.370 ns) = 0.878 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 2; COMB Node = 'Selectie_proba:inst1|Decoder0~1'
        Info: 3: + IC(0.370 ns) + CELL(0.370 ns) = 1.618 ns; Loc. = LCCOMB_X13_Y12_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~4'
        Info: 4: + IC(0.366 ns) + CELL(0.580 ns) = 2.564 ns; Loc. = LCCOMB_X13_Y12_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~6'
        Info: 5: + IC(2.594 ns) + CELL(0.206 ns) = 5.364 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~4'
        Info: 6: + IC(3.079 ns) + CELL(3.236 ns) = 11.679 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 4.762 ns ( 40.77 % )
        Info: Total interconnect delay = 6.917 ns ( 59.23 % )
Info: Longest tpd from source pin "senzor_5" to destination pin "B_IN4_D1" is 18.485 ns
    Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
    Info: 2: + IC(6.900 ns) + CELL(0.589 ns) = 8.424 ns; Loc. = LCCOMB_X13_Y12_N18; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~4'
    Info: 3: + IC(0.366 ns) + CELL(0.580 ns) = 9.370 ns; Loc. = LCCOMB_X13_Y12_N22; Fanout = 4; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~6'
    Info: 4: + IC(2.594 ns) + CELL(0.206 ns) = 12.170 ns; Loc. = LCCOMB_X27_Y11_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~4'
    Info: 5: + IC(3.079 ns) + CELL(3.236 ns) = 18.485 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
    Info: Total cell delay = 5.546 ns ( 30.00 % )
    Info: Total interconnect delay = 12.939 ns ( 70.00 % )
Info: th for register "debouncing:inst16|inst" (data pin = "buton_START_STOP", clock pin = "clk") is 11.347 ns
    Info: + Longest clock path from clock "clk" to destination register is 18.461 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.328 ns) + CELL(0.970 ns) = 3.398 ns; Loc. = LCFF_X5_Y6_N27; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.449 ns) + CELL(0.970 ns) = 5.817 ns; Loc. = LCFF_X8_Y7_N17; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.394 ns) + CELL(0.970 ns) = 7.181 ns; Loc. = LCFF_X8_Y7_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(2.143 ns) + CELL(0.970 ns) = 10.294 ns; Loc. = LCFF_X24_Y7_N1; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.076 ns) + CELL(0.970 ns) = 12.340 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(1.053 ns) + CELL(0.970 ns) = 14.363 ns; Loc. = LCFF_X22_Y7_N27; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(0.404 ns) + CELL(0.970 ns) = 15.737 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.688 ns) + CELL(0.970 ns) = 17.395 ns; Loc. = LCFF_X21_Y7_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.400 ns) + CELL(0.666 ns) = 18.461 ns; Loc. = LCFF_X21_Y7_N3; Fanout = 2; REG Node = 'debouncing:inst16|inst'
        Info: Total cell delay = 9.526 ns ( 51.60 % )
        Info: Total interconnect delay = 8.935 ns ( 48.40 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.420 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'buton_START_STOP'
        Info: 2: + IC(6.171 ns) + CELL(0.206 ns) = 7.312 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 1; COMB Node = 'debouncing:inst16|inst~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.420 ns; Loc. = LCFF_X21_Y7_N3; Fanout = 2; REG Node = 'debouncing:inst16|inst'
        Info: Total cell delay = 1.249 ns ( 16.83 % )
        Info: Total interconnect delay = 6.171 ns ( 83.17 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Fri May 03 00:22:34 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


