<stg><name>load_norms_Pipeline__ln16_for_block_dim_out</name>


<trans_list>

<trans id="245" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %dim_out = alloca i32 1

]]></Node>
<StgValue><ssdm name="dim_out"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %dim_out_block = alloca i32 1

]]></Node>
<StgValue><ssdm name="dim_out_block"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weights, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_11, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %trunc_ln19_2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %trunc_ln19_2

]]></Node>
<StgValue><ssdm name="trunc_ln19_2_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %norm_bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %norm_bias

]]></Node>
<StgValue><ssdm name="norm_bias_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i5 0, i5 %dim_out_block

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i8 0, i8 %dim_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc:0 %dim_out_block_3 = load i5 %dim_out_block

]]></Node>
<StgValue><ssdm name="dim_out_block_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:1 %icmp_ln16 = icmp_eq  i5 %dim_out_block_3, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:3 %add_ln16_8 = add i5 %dim_out_block_3, i5 1

]]></Node>
<StgValue><ssdm name="add_ln16_8"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln16 = br i1 %icmp_ln16, void %for.inc.split, void %for.inc35.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.split:0 %dim_out_load = load i8 %dim_out

]]></Node>
<StgValue><ssdm name="dim_out_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc.split:3 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %dim_out_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:4 %zext_ln19 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="8">
<![CDATA[
for.inc.split:5 %trunc_ln19 = trunc i8 %dim_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:7 %add_ln19 = add i64 %zext_ln19, i64 %norm_bias_read

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:8 %trunc_ln19_6 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:116 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %dim_out_load, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:121 %add_ln16 = add i8 %dim_out_load, i8 8

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:122 %store_ln16 = store i5 %add_ln16_8, i5 %dim_out_block

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:123 %store_ln16 = store i8 %add_ln16, i8 %dim_out

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="59">
<![CDATA[
for.inc.split:9 %sext_ln19 = sext i59 %trunc_ln19_6

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc.split:10 %weights_addr = getelementptr i256 %weights, i64 %sext_ln19

]]></Node>
<StgValue><ssdm name="weights_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc.split:11 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:18 %or_ln19 = or i9 %shl_ln, i9 2

]]></Node>
<StgValue><ssdm name="or_ln19"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:19 %zext_ln19_2 = zext i9 %or_ln19

]]></Node>
<StgValue><ssdm name="zext_ln19_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:21 %add_ln19_1 = add i64 %zext_ln19_2, i64 %norm_bias_read

]]></Node>
<StgValue><ssdm name="add_ln19_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:22 %trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_1, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="50" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc.split:11 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="59">
<![CDATA[
for.inc.split:23 %sext_ln19_1 = sext i59 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln19_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc.split:24 %weights_addr_24 = getelementptr i256 %weights, i64 %sext_ln19_1

]]></Node>
<StgValue><ssdm name="weights_addr_24"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:25 %weights_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_24_req"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:32 %or_ln19_1 = or i9 %shl_ln, i9 4

]]></Node>
<StgValue><ssdm name="or_ln19_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:33 %zext_ln19_4 = zext i9 %or_ln19_1

]]></Node>
<StgValue><ssdm name="zext_ln19_4"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:35 %add_ln19_2 = add i64 %zext_ln19_4, i64 %norm_bias_read

]]></Node>
<StgValue><ssdm name="add_ln19_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:36 %trunc_ln19_8 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_2, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="58" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc.split:11 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:25 %weights_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_24_req"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="59">
<![CDATA[
for.inc.split:37 %sext_ln19_2 = sext i59 %trunc_ln19_8

]]></Node>
<StgValue><ssdm name="sext_ln19_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc.split:38 %weights_addr_25 = getelementptr i256 %weights, i64 %sext_ln19_2

]]></Node>
<StgValue><ssdm name="weights_addr_25"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:39 %weights_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_25_req"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:46 %or_ln19_2 = or i9 %shl_ln, i9 6

]]></Node>
<StgValue><ssdm name="or_ln19_2"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:47 %zext_ln19_6 = zext i9 %or_ln19_2

]]></Node>
<StgValue><ssdm name="zext_ln19_6"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:49 %add_ln19_3 = add i64 %zext_ln19_6, i64 %norm_bias_read

]]></Node>
<StgValue><ssdm name="add_ln19_3"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:50 %trunc_ln19_s = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_3, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="67" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc.split:11 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:25 %weights_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_24_req"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:39 %weights_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_25_req"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="59">
<![CDATA[
for.inc.split:51 %sext_ln19_3 = sext i59 %trunc_ln19_s

]]></Node>
<StgValue><ssdm name="sext_ln19_3"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc.split:52 %weights_addr_26 = getelementptr i256 %weights, i64 %sext_ln19_3

]]></Node>
<StgValue><ssdm name="weights_addr_26"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:53 %weights_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_26_req"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:60 %or_ln19_3 = or i9 %shl_ln, i9 8

]]></Node>
<StgValue><ssdm name="or_ln19_3"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:61 %zext_ln19_8 = zext i9 %or_ln19_3

]]></Node>
<StgValue><ssdm name="zext_ln19_8"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:63 %add_ln19_4 = add i64 %zext_ln19_8, i64 %norm_bias_read

]]></Node>
<StgValue><ssdm name="add_ln19_4"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:64 %trunc_ln19_9 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_4, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="77" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc.split:11 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:25 %weights_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_24_req"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:39 %weights_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_25_req"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:53 %weights_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_26_req"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="59">
<![CDATA[
for.inc.split:65 %sext_ln19_4 = sext i59 %trunc_ln19_9

]]></Node>
<StgValue><ssdm name="sext_ln19_4"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc.split:66 %weights_addr_27 = getelementptr i256 %weights, i64 %sext_ln19_4

]]></Node>
<StgValue><ssdm name="weights_addr_27"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:67 %weights_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_27_req"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:74 %or_ln19_4 = or i9 %shl_ln, i9 10

]]></Node>
<StgValue><ssdm name="or_ln19_4"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:75 %zext_ln19_10 = zext i9 %or_ln19_4

]]></Node>
<StgValue><ssdm name="zext_ln19_10"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:77 %add_ln19_5 = add i64 %zext_ln19_10, i64 %norm_bias_read

]]></Node>
<StgValue><ssdm name="add_ln19_5"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:78 %trunc_ln19_11 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_5, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="88" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc.split:11 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:25 %weights_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_24_req"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:39 %weights_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_25_req"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:53 %weights_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_26_req"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:67 %weights_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_27_req"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="59">
<![CDATA[
for.inc.split:79 %sext_ln19_5 = sext i59 %trunc_ln19_11

]]></Node>
<StgValue><ssdm name="sext_ln19_5"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc.split:80 %weights_addr_28 = getelementptr i256 %weights, i64 %sext_ln19_5

]]></Node>
<StgValue><ssdm name="weights_addr_28"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:81 %weights_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_28_req"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:88 %or_ln19_5 = or i9 %shl_ln, i9 12

]]></Node>
<StgValue><ssdm name="or_ln19_5"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:89 %zext_ln19_12 = zext i9 %or_ln19_5

]]></Node>
<StgValue><ssdm name="zext_ln19_12"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:91 %add_ln19_6 = add i64 %zext_ln19_12, i64 %norm_bias_read

]]></Node>
<StgValue><ssdm name="add_ln19_6"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:92 %trunc_ln19_13 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_6, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="100" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
for.inc.split:11 %weights_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_req"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:25 %weights_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_24_req"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:39 %weights_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_25_req"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:53 %weights_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_26_req"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:67 %weights_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_27_req"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:81 %weights_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_28_req"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="59">
<![CDATA[
for.inc.split:93 %sext_ln19_6 = sext i59 %trunc_ln19_13

]]></Node>
<StgValue><ssdm name="sext_ln19_6"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc.split:94 %weights_addr_29 = getelementptr i256 %weights, i64 %sext_ln19_6

]]></Node>
<StgValue><ssdm name="weights_addr_29"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:95 %weights_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_29_req"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:102 %or_ln19_6 = or i9 %shl_ln, i9 14

]]></Node>
<StgValue><ssdm name="or_ln19_6"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:103 %zext_ln19_14 = zext i9 %or_ln19_6

]]></Node>
<StgValue><ssdm name="zext_ln19_14"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:105 %add_ln19_7 = add i64 %zext_ln19_14, i64 %norm_bias_read

]]></Node>
<StgValue><ssdm name="add_ln19_7"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:106 %trunc_ln19_15 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_7, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="113" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
for.inc.split:12 %weights_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr

]]></Node>
<StgValue><ssdm name="weights_addr_read"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:25 %weights_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_24, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_24_req"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:39 %weights_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_25_req"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:53 %weights_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_26_req"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:67 %weights_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_27_req"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:81 %weights_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_28_req"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:95 %weights_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_29_req"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="59">
<![CDATA[
for.inc.split:107 %sext_ln19_7 = sext i59 %trunc_ln19_15

]]></Node>
<StgValue><ssdm name="sext_ln19_7"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
for.inc.split:108 %weights_addr_30 = getelementptr i256 %weights, i64 %sext_ln19_7

]]></Node>
<StgValue><ssdm name="weights_addr_30"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:109 %weights_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_30_req"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0">
<![CDATA[
for.inc35.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc.split:6 %trunc_ln19_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln19, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln19_4"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:13 %add_ln19_8 = add i5 %trunc_ln19_4, i5 %trunc_ln19_2_read

]]></Node>
<StgValue><ssdm name="add_ln19_8"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc.split:14 %shl_ln19_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln19_8, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_1"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="256" op_0_bw="8">
<![CDATA[
for.inc.split:15 %zext_ln19_1 = zext i8 %shl_ln19_1

]]></Node>
<StgValue><ssdm name="zext_ln19_1"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc.split:16 %lshr_ln19 = lshr i256 %weights_addr_read, i256 %zext_ln19_1

]]></Node>
<StgValue><ssdm name="lshr_ln19"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="256">
<![CDATA[
for.inc.split:17 %trunc_ln19_1 = trunc i256 %lshr_ln19

]]></Node>
<StgValue><ssdm name="trunc_ln19_1"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:26 %weights_addr_24_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_24

]]></Node>
<StgValue><ssdm name="weights_addr_24_read"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:39 %weights_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_25, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_25_req"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:53 %weights_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_26_req"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:67 %weights_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_27_req"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:81 %weights_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_28_req"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:95 %weights_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_29_req"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:109 %weights_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_30_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:20 %or_ln19_7 = or i5 %trunc_ln19_4, i5 2

]]></Node>
<StgValue><ssdm name="or_ln19_7"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:27 %add_ln19_9 = add i5 %or_ln19_7, i5 %trunc_ln19_2_read

]]></Node>
<StgValue><ssdm name="add_ln19_9"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc.split:28 %shl_ln19_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln19_9, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_2"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="256" op_0_bw="8">
<![CDATA[
for.inc.split:29 %zext_ln19_3 = zext i8 %shl_ln19_2

]]></Node>
<StgValue><ssdm name="zext_ln19_3"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc.split:30 %lshr_ln19_1 = lshr i256 %weights_addr_24_read, i256 %zext_ln19_3

]]></Node>
<StgValue><ssdm name="lshr_ln19_1"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="256">
<![CDATA[
for.inc.split:31 %trunc_ln19_3 = trunc i256 %lshr_ln19_1

]]></Node>
<StgValue><ssdm name="trunc_ln19_3"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:40 %weights_addr_25_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_25

]]></Node>
<StgValue><ssdm name="weights_addr_25_read"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:53 %weights_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_26, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_26_req"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:67 %weights_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_27_req"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:81 %weights_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_28_req"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:95 %weights_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_29_req"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:109 %weights_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_30_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:34 %or_ln19_8 = or i5 %trunc_ln19_4, i5 4

]]></Node>
<StgValue><ssdm name="or_ln19_8"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:41 %add_ln19_10 = add i5 %or_ln19_8, i5 %trunc_ln19_2_read

]]></Node>
<StgValue><ssdm name="add_ln19_10"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc.split:42 %shl_ln19_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln19_10, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_3"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="256" op_0_bw="8">
<![CDATA[
for.inc.split:43 %zext_ln19_5 = zext i8 %shl_ln19_3

]]></Node>
<StgValue><ssdm name="zext_ln19_5"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc.split:44 %lshr_ln19_2 = lshr i256 %weights_addr_25_read, i256 %zext_ln19_5

]]></Node>
<StgValue><ssdm name="lshr_ln19_2"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="256">
<![CDATA[
for.inc.split:45 %trunc_ln19_5 = trunc i256 %lshr_ln19_2

]]></Node>
<StgValue><ssdm name="trunc_ln19_5"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:54 %weights_addr_26_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_26

]]></Node>
<StgValue><ssdm name="weights_addr_26_read"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:67 %weights_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_27, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_27_req"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:81 %weights_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_28_req"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:95 %weights_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_29_req"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:109 %weights_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_30_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:48 %or_ln19_9 = or i5 %trunc_ln19_4, i5 6

]]></Node>
<StgValue><ssdm name="or_ln19_9"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:55 %add_ln19_11 = add i5 %or_ln19_9, i5 %trunc_ln19_2_read

]]></Node>
<StgValue><ssdm name="add_ln19_11"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc.split:56 %shl_ln19_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln19_11, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_4"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="256" op_0_bw="8">
<![CDATA[
for.inc.split:57 %zext_ln19_7 = zext i8 %shl_ln19_4

]]></Node>
<StgValue><ssdm name="zext_ln19_7"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc.split:58 %lshr_ln19_3 = lshr i256 %weights_addr_26_read, i256 %zext_ln19_7

]]></Node>
<StgValue><ssdm name="lshr_ln19_3"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="256">
<![CDATA[
for.inc.split:59 %trunc_ln19_7 = trunc i256 %lshr_ln19_3

]]></Node>
<StgValue><ssdm name="trunc_ln19_7"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:68 %weights_addr_27_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_27

]]></Node>
<StgValue><ssdm name="weights_addr_27_read"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:81 %weights_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_28, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_28_req"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:95 %weights_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_29_req"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:109 %weights_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_30_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:62 %or_ln19_10 = or i5 %trunc_ln19_4, i5 8

]]></Node>
<StgValue><ssdm name="or_ln19_10"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:69 %add_ln19_12 = add i5 %or_ln19_10, i5 %trunc_ln19_2_read

]]></Node>
<StgValue><ssdm name="add_ln19_12"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc.split:70 %shl_ln19_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln19_12, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_5"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="256" op_0_bw="8">
<![CDATA[
for.inc.split:71 %zext_ln19_9 = zext i8 %shl_ln19_5

]]></Node>
<StgValue><ssdm name="zext_ln19_9"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc.split:72 %lshr_ln19_4 = lshr i256 %weights_addr_27_read, i256 %zext_ln19_9

]]></Node>
<StgValue><ssdm name="lshr_ln19_4"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="256">
<![CDATA[
for.inc.split:73 %trunc_ln19_10 = trunc i256 %lshr_ln19_4

]]></Node>
<StgValue><ssdm name="trunc_ln19_10"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:82 %weights_addr_28_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_28

]]></Node>
<StgValue><ssdm name="weights_addr_28_read"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:95 %weights_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_29, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_29_req"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:109 %weights_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_30_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="178" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:76 %or_ln19_11 = or i5 %trunc_ln19_4, i5 10

]]></Node>
<StgValue><ssdm name="or_ln19_11"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:83 %add_ln19_13 = add i5 %or_ln19_11, i5 %trunc_ln19_2_read

]]></Node>
<StgValue><ssdm name="add_ln19_13"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc.split:84 %shl_ln19_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln19_13, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_6"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="256" op_0_bw="8">
<![CDATA[
for.inc.split:85 %zext_ln19_11 = zext i8 %shl_ln19_6

]]></Node>
<StgValue><ssdm name="zext_ln19_11"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc.split:86 %lshr_ln19_5 = lshr i256 %weights_addr_28_read, i256 %zext_ln19_11

]]></Node>
<StgValue><ssdm name="lshr_ln19_5"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="256">
<![CDATA[
for.inc.split:87 %trunc_ln19_12 = trunc i256 %lshr_ln19_5

]]></Node>
<StgValue><ssdm name="trunc_ln19_12"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:96 %weights_addr_29_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_29

]]></Node>
<StgValue><ssdm name="weights_addr_29_read"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:109 %weights_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %weights_addr_30, i32 1

]]></Node>
<StgValue><ssdm name="weights_load_30_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:90 %or_ln19_12 = or i5 %trunc_ln19_4, i5 12

]]></Node>
<StgValue><ssdm name="or_ln19_12"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:97 %add_ln19_14 = add i5 %or_ln19_12, i5 %trunc_ln19_2_read

]]></Node>
<StgValue><ssdm name="add_ln19_14"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc.split:98 %shl_ln19_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln19_14, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_7"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="256" op_0_bw="8">
<![CDATA[
for.inc.split:99 %zext_ln19_13 = zext i8 %shl_ln19_7

]]></Node>
<StgValue><ssdm name="zext_ln19_13"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc.split:100 %lshr_ln19_6 = lshr i256 %weights_addr_29_read, i256 %zext_ln19_13

]]></Node>
<StgValue><ssdm name="lshr_ln19_6"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="256">
<![CDATA[
for.inc.split:101 %trunc_ln19_14 = trunc i256 %lshr_ln19_6

]]></Node>
<StgValue><ssdm name="trunc_ln19_14"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:104 %or_ln19_13 = or i5 %trunc_ln19_4, i5 14

]]></Node>
<StgValue><ssdm name="or_ln19_13"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:110 %weights_addr_30_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %weights_addr_30

]]></Node>
<StgValue><ssdm name="weights_addr_30_read"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:111 %add_ln19_15 = add i5 %or_ln19_13, i5 %trunc_ln19_2_read

]]></Node>
<StgValue><ssdm name="add_ln19_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc.split:112 %shl_ln19_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln19_15, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_8"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="256" op_0_bw="8">
<![CDATA[
for.inc.split:113 %zext_ln19_15 = zext i8 %shl_ln19_8

]]></Node>
<StgValue><ssdm name="zext_ln19_15"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
for.inc.split:114 %lshr_ln19_7 = lshr i256 %weights_addr_30_read, i256 %zext_ln19_15

]]></Node>
<StgValue><ssdm name="lshr_ln19_7"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="256">
<![CDATA[
for.inc.split:115 %trunc_ln19_16 = trunc i256 %lshr_ln19_7

]]></Node>
<StgValue><ssdm name="trunc_ln19_16"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:117 %zext_ln22 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:118 %norm1_bias_addr = getelementptr i128 %norm1_bias, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="norm1_bias_addr"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
for.inc.split:119 %tmp = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %trunc_ln19_16, i16 %trunc_ln19_14, i16 %trunc_ln19_12, i16 %trunc_ln19_10, i16 %trunc_ln19_7, i16 %trunc_ln19_5, i16 %trunc_ln19_3, i16 %trunc_ln19_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
for.inc.split:120 %store_ln22 = store i128 %tmp, i5 %norm1_bias_addr

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:124 %br_ln16 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
