

================================================================
== Vivado HLS Report for 'ReadA121136'
================================================================
* Date:           Mon Feb 27 15:58:41 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       kernel_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.676|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  770|  3145730|  770|  3145730|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+---------+----------+-----------+-----------+---------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |      Trip     |          |
        | Loop Name| min |   max   |  Latency |  achieved |   target  |     Count     | Pipelined|
        +----------+-----+---------+----------+-----------+-----------+---------------+----------+
        |- Loop 1  |  768|  3145728|         2|          1|          1| 768 ~ 3145728 |    yes   |
        +----------+-----+---------+----------+-----------+-----------+---------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     172|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        0|      -|        0|       0|   32|
|Multiplexer      |        -|      -|        -|     126|    -|
|Register         |        -|      -|       94|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|       94|     298|   32|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |   25|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |weights_0_4_0_U   |ReadA121136_weights_0_4_0   |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_1_U   |ReadA121136_weights_0_4_1   |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_10_U  |ReadA121136_weights_0_4_10  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_11_U  |ReadA121136_weights_0_4_11  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_12_U  |ReadA121136_weights_0_4_12  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_13_U  |ReadA121136_weights_0_4_13  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_14_U  |ReadA121136_weights_0_4_14  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_15_U  |ReadA121136_weights_0_4_15  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_16_U  |ReadA121136_weights_0_4_16  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_17_U  |ReadA121136_weights_0_4_17  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_18_U  |ReadA121136_weights_0_4_18  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_19_U  |ReadA121136_weights_0_4_19  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_2_U   |ReadA121136_weights_0_4_2   |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_20_U  |ReadA121136_weights_0_4_20  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_21_U  |ReadA121136_weights_0_4_21  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_22_U  |ReadA121136_weights_0_4_22  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_23_U  |ReadA121136_weights_0_4_23  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_24_U  |ReadA121136_weights_0_4_24  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_25_U  |ReadA121136_weights_0_4_25  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_26_U  |ReadA121136_weights_0_4_26  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_27_U  |ReadA121136_weights_0_4_27  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_28_U  |ReadA121136_weights_0_4_28  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_29_U  |ReadA121136_weights_0_4_29  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_3_U   |ReadA121136_weights_0_4_3   |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_30_U  |ReadA121136_weights_0_4_30  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_31_U  |ReadA121136_weights_0_4_31  |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_4_U   |ReadA121136_weights_0_4_4   |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_5_U   |ReadA121136_weights_0_4_5   |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_6_U   |ReadA121136_weights_0_4_6   |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_7_U   |ReadA121136_weights_0_4_7   |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_8_U   |ReadA121136_weights_0_4_8   |        0|  0|   0|    1|   768|   32|     1|        24576|
    |weights_0_4_9_U   |ReadA121136_weights_0_4_9   |        0|  0|   0|    1|   768|   32|     1|        24576|
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                            |        0|  0|   0|   32| 24576| 1024|    32|       786432|
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln25_fu_721_p2                |     +    |      0|  0|  49|          42|           1|
    |n_fu_777_p2                       |     +    |      0|  0|  17|          10|           1|
    |bound_fu_710_p2                   |     -    |      0|  0|  49|          42|          42|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln25_fu_716_p2               |   icmp   |      0|  0|  24|          42|          42|
    |icmp_ln27_fu_727_p2               |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |select_ln27_fu_733_p3             |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 172|         153|         103|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |N_pipe_in_V_V4_blk_n     |   9|          2|    1|          2|
    |N_pipe_out_V_V11_blk_n   |   9|          2|    1|          2|
    |a_pipes_1_V_V16_blk_n    |   9|          2|    1|          2|
    |a_pipes_2_V_V21_blk_n    |   9|          2|    1|          2|
    |a_pipes_3_V_V26_blk_n    |   9|          2|    1|          2|
    |a_pipes_4_V_V31_blk_n    |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |indvar_flatten_reg_668   |   9|          2|   42|         84|
    |n_0_reg_679              |   9|          2|   10|         20|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         27|   62|        127|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |bound_reg_867            |  34|   0|   42|          8|
    |icmp_ln25_reg_872        |   1|   0|    1|          0|
    |indvar_flatten_reg_668   |  42|   0|   42|          0|
    |n_0_reg_679              |  10|   0|   10|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  94|   0|  102|          8|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |    ReadA121136   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |    ReadA121136   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |    ReadA121136   | return value |
|start_full_n             |  in |    1| ap_ctrl_hs |    ReadA121136   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |    ReadA121136   | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |    ReadA121136   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |    ReadA121136   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |    ReadA121136   | return value |
|start_out                | out |    1| ap_ctrl_hs |    ReadA121136   | return value |
|start_write              | out |    1| ap_ctrl_hs |    ReadA121136   | return value |
|N_pipe_in_V_V4_dout      |  in |   32|   ap_fifo  |  N_pipe_in_V_V4  |    pointer   |
|N_pipe_in_V_V4_empty_n   |  in |    1|   ap_fifo  |  N_pipe_in_V_V4  |    pointer   |
|N_pipe_in_V_V4_read      | out |    1|   ap_fifo  |  N_pipe_in_V_V4  |    pointer   |
|N_pipe_out_V_V11_din     | out |   32|   ap_fifo  | N_pipe_out_V_V11 |    pointer   |
|N_pipe_out_V_V11_full_n  |  in |    1|   ap_fifo  | N_pipe_out_V_V11 |    pointer   |
|N_pipe_out_V_V11_write   | out |    1|   ap_fifo  | N_pipe_out_V_V11 |    pointer   |
|a_pipes_1_V_V16_din      | out |  256|   ap_fifo  |  a_pipes_1_V_V16 |    pointer   |
|a_pipes_1_V_V16_full_n   |  in |    1|   ap_fifo  |  a_pipes_1_V_V16 |    pointer   |
|a_pipes_1_V_V16_write    | out |    1|   ap_fifo  |  a_pipes_1_V_V16 |    pointer   |
|a_pipes_2_V_V21_din      | out |  256|   ap_fifo  |  a_pipes_2_V_V21 |    pointer   |
|a_pipes_2_V_V21_full_n   |  in |    1|   ap_fifo  |  a_pipes_2_V_V21 |    pointer   |
|a_pipes_2_V_V21_write    | out |    1|   ap_fifo  |  a_pipes_2_V_V21 |    pointer   |
|a_pipes_3_V_V26_din      | out |  256|   ap_fifo  |  a_pipes_3_V_V26 |    pointer   |
|a_pipes_3_V_V26_full_n   |  in |    1|   ap_fifo  |  a_pipes_3_V_V26 |    pointer   |
|a_pipes_3_V_V26_write    | out |    1|   ap_fifo  |  a_pipes_3_V_V26 |    pointer   |
|a_pipes_4_V_V31_din      | out |  256|   ap_fifo  |  a_pipes_4_V_V31 |    pointer   |
|a_pipes_4_V_V31_full_n   |  in |    1|   ap_fifo  |  a_pipes_4_V_V31 |    pointer   |
|a_pipes_4_V_V31_write    | out |    1|   ap_fifo  |  a_pipes_4_V_V31 |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_31, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 5 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_30, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 6 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_29, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_28, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 8 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_27, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 9 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_26, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 10 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_25, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 11 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_24, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 12 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_23, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 13 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_22, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 14 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_21, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 15 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_20, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 16 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_19, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 17 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_18, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 18 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_17, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 19 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_16, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 20 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_15, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 21 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_14, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 22 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_13, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 23 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_12, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 24 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_11, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 25 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_10, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 26 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_9, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 27 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_8, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 28 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_7, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 29 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_6, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 30 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_5, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 31 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_4, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 32 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_3, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 33 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_2, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 34 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_1, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 35 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i32]* @weights_0_4_0, [1 x i8]* @p_str1, [12 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 36 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %N_pipe_out_V_V11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str482, i32 0, i32 0, [1 x i8]* @p_str483, [1 x i8]* @p_str484, [1 x i8]* @p_str485, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str486, [1 x i8]* @p_str487)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %N_pipe_in_V_V4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str475, i32 0, i32 0, [1 x i8]* @p_str476, [1 x i8]* @p_str477, [1 x i8]* @p_str478, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str479, [1 x i8]* @p_str480)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %a_pipes_4_V_V31, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str391, i32 0, i32 0, [1 x i8]* @p_str392, [1 x i8]* @p_str393, [1 x i8]* @p_str394, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str395, [1 x i8]* @p_str396)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %a_pipes_3_V_V26, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str349, i32 0, i32 0, [1 x i8]* @p_str350, [1 x i8]* @p_str351, [1 x i8]* @p_str352, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str353, [1 x i8]* @p_str354)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %a_pipes_2_V_V21, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str307, i32 0, i32 0, [1 x i8]* @p_str308, [1 x i8]* @p_str309, [1 x i8]* @p_str310, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str311, [1 x i8]* @p_str312)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %a_pipes_1_V_V16, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str265, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str267, [1 x i8]* @p_str268, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str269, [1 x i8]* @p_str270)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.83ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %N_pipe_in_V_V4)" [src/modules.hpp:19]   --->   Operation 43 'read' 'tmp_V' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %N_pipe_out_V_V11, i32 %tmp_V)" [src/modules.hpp:22]   --->   Operation 44 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl = call i42 @_ssdm_op_BitConcatenate.i42.i32.i10(i32 %tmp_V, i10 0)" [src/modules.hpp:19]   --->   Operation 45 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %tmp_V, i8 0)" [src/modules.hpp:19]   --->   Operation 46 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl190 = zext i40 %tmp to i42" [src/modules.hpp:19]   --->   Operation 47 'zext' 'p_shl190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.04ns)   --->   "%bound = sub i42 %p_shl, %p_shl190" [src/modules.hpp:19]   --->   Operation 48 'sub' 'bound' <Predicate = true> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.65ns)   --->   "br label %1" [src/modules.hpp:25]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i42 [ 0, %0 ], [ %add_ln25, %hls_label_7 ]" [src/modules.hpp:25]   --->   Operation 50 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%n_0 = phi i10 [ 0, %0 ], [ %n, %hls_label_7 ]"   --->   Operation 51 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.11ns)   --->   "%icmp_ln25 = icmp eq i42 %indvar_flatten, %bound" [src/modules.hpp:25]   --->   Operation 52 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.04ns)   --->   "%add_ln25 = add i42 %indvar_flatten, 1" [src/modules.hpp:25]   --->   Operation 53 'add' 'add_ln25' <Predicate = true> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %2, label %hls_label_7" [src/modules.hpp:25]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.91ns)   --->   "%icmp_ln27 = icmp eq i10 %n_0, -256" [src/modules.hpp:27]   --->   Operation 55 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.40ns)   --->   "%select_ln27 = select i1 %icmp_ln27, i10 0, i10 %n_0" [src/modules.hpp:27]   --->   Operation 56 'select' 'select_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i10 %select_ln27 to i64" [src/modules.hpp:32]   --->   Operation 57 'zext' 'zext_ln32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%weights_0_4_0_addr = getelementptr [768 x i32]* @weights_0_4_0, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 58 'getelementptr' 'weights_0_4_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (1.23ns)   --->   "%weights_0_4_0_load = load i32* %weights_0_4_0_addr, align 4" [src/modules.hpp:32]   --->   Operation 59 'load' 'weights_0_4_0_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%weights_0_4_1_addr = getelementptr [768 x i32]* @weights_0_4_1, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 60 'getelementptr' 'weights_0_4_1_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (1.23ns)   --->   "%weights_0_4_1_load = load i32* %weights_0_4_1_addr, align 4" [src/modules.hpp:32]   --->   Operation 61 'load' 'weights_0_4_1_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%weights_0_4_2_addr = getelementptr [768 x i32]* @weights_0_4_2, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 62 'getelementptr' 'weights_0_4_2_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (1.23ns)   --->   "%weights_0_4_2_load = load i32* %weights_0_4_2_addr, align 4" [src/modules.hpp:32]   --->   Operation 63 'load' 'weights_0_4_2_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%weights_0_4_3_addr = getelementptr [768 x i32]* @weights_0_4_3, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 64 'getelementptr' 'weights_0_4_3_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (1.23ns)   --->   "%weights_0_4_3_load = load i32* %weights_0_4_3_addr, align 4" [src/modules.hpp:32]   --->   Operation 65 'load' 'weights_0_4_3_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%weights_0_4_4_addr = getelementptr [768 x i32]* @weights_0_4_4, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 66 'getelementptr' 'weights_0_4_4_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (1.23ns)   --->   "%weights_0_4_4_load = load i32* %weights_0_4_4_addr, align 4" [src/modules.hpp:32]   --->   Operation 67 'load' 'weights_0_4_4_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%weights_0_4_5_addr = getelementptr [768 x i32]* @weights_0_4_5, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 68 'getelementptr' 'weights_0_4_5_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (1.23ns)   --->   "%weights_0_4_5_load = load i32* %weights_0_4_5_addr, align 4" [src/modules.hpp:32]   --->   Operation 69 'load' 'weights_0_4_5_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%weights_0_4_6_addr = getelementptr [768 x i32]* @weights_0_4_6, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 70 'getelementptr' 'weights_0_4_6_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (1.23ns)   --->   "%weights_0_4_6_load = load i32* %weights_0_4_6_addr, align 4" [src/modules.hpp:32]   --->   Operation 71 'load' 'weights_0_4_6_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%weights_0_4_7_addr = getelementptr [768 x i32]* @weights_0_4_7, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 72 'getelementptr' 'weights_0_4_7_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (1.23ns)   --->   "%weights_0_4_7_load = load i32* %weights_0_4_7_addr, align 4" [src/modules.hpp:32]   --->   Operation 73 'load' 'weights_0_4_7_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%weights_0_4_8_addr = getelementptr [768 x i32]* @weights_0_4_8, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 74 'getelementptr' 'weights_0_4_8_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (1.23ns)   --->   "%weights_0_4_8_load = load i32* %weights_0_4_8_addr, align 4" [src/modules.hpp:32]   --->   Operation 75 'load' 'weights_0_4_8_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%weights_0_4_9_addr = getelementptr [768 x i32]* @weights_0_4_9, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 76 'getelementptr' 'weights_0_4_9_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (1.23ns)   --->   "%weights_0_4_9_load = load i32* %weights_0_4_9_addr, align 4" [src/modules.hpp:32]   --->   Operation 77 'load' 'weights_0_4_9_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%weights_0_4_10_addr = getelementptr [768 x i32]* @weights_0_4_10, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 78 'getelementptr' 'weights_0_4_10_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (1.23ns)   --->   "%weights_0_4_10_load = load i32* %weights_0_4_10_addr, align 4" [src/modules.hpp:32]   --->   Operation 79 'load' 'weights_0_4_10_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%weights_0_4_11_addr = getelementptr [768 x i32]* @weights_0_4_11, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 80 'getelementptr' 'weights_0_4_11_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (1.23ns)   --->   "%weights_0_4_11_load = load i32* %weights_0_4_11_addr, align 4" [src/modules.hpp:32]   --->   Operation 81 'load' 'weights_0_4_11_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%weights_0_4_12_addr = getelementptr [768 x i32]* @weights_0_4_12, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 82 'getelementptr' 'weights_0_4_12_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 83 [2/2] (1.23ns)   --->   "%weights_0_4_12_load = load i32* %weights_0_4_12_addr, align 4" [src/modules.hpp:32]   --->   Operation 83 'load' 'weights_0_4_12_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%weights_0_4_13_addr = getelementptr [768 x i32]* @weights_0_4_13, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 84 'getelementptr' 'weights_0_4_13_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (1.23ns)   --->   "%weights_0_4_13_load = load i32* %weights_0_4_13_addr, align 4" [src/modules.hpp:32]   --->   Operation 85 'load' 'weights_0_4_13_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%weights_0_4_14_addr = getelementptr [768 x i32]* @weights_0_4_14, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 86 'getelementptr' 'weights_0_4_14_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (1.23ns)   --->   "%weights_0_4_14_load = load i32* %weights_0_4_14_addr, align 4" [src/modules.hpp:32]   --->   Operation 87 'load' 'weights_0_4_14_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%weights_0_4_15_addr = getelementptr [768 x i32]* @weights_0_4_15, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 88 'getelementptr' 'weights_0_4_15_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (1.23ns)   --->   "%weights_0_4_15_load = load i32* %weights_0_4_15_addr, align 4" [src/modules.hpp:32]   --->   Operation 89 'load' 'weights_0_4_15_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%weights_0_4_16_addr = getelementptr [768 x i32]* @weights_0_4_16, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 90 'getelementptr' 'weights_0_4_16_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (1.23ns)   --->   "%weights_0_4_16_load = load i32* %weights_0_4_16_addr, align 4" [src/modules.hpp:32]   --->   Operation 91 'load' 'weights_0_4_16_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%weights_0_4_17_addr = getelementptr [768 x i32]* @weights_0_4_17, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 92 'getelementptr' 'weights_0_4_17_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (1.23ns)   --->   "%weights_0_4_17_load = load i32* %weights_0_4_17_addr, align 4" [src/modules.hpp:32]   --->   Operation 93 'load' 'weights_0_4_17_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%weights_0_4_18_addr = getelementptr [768 x i32]* @weights_0_4_18, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 94 'getelementptr' 'weights_0_4_18_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (1.23ns)   --->   "%weights_0_4_18_load = load i32* %weights_0_4_18_addr, align 4" [src/modules.hpp:32]   --->   Operation 95 'load' 'weights_0_4_18_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%weights_0_4_19_addr = getelementptr [768 x i32]* @weights_0_4_19, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 96 'getelementptr' 'weights_0_4_19_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (1.23ns)   --->   "%weights_0_4_19_load = load i32* %weights_0_4_19_addr, align 4" [src/modules.hpp:32]   --->   Operation 97 'load' 'weights_0_4_19_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%weights_0_4_20_addr = getelementptr [768 x i32]* @weights_0_4_20, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 98 'getelementptr' 'weights_0_4_20_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (1.23ns)   --->   "%weights_0_4_20_load = load i32* %weights_0_4_20_addr, align 4" [src/modules.hpp:32]   --->   Operation 99 'load' 'weights_0_4_20_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%weights_0_4_21_addr = getelementptr [768 x i32]* @weights_0_4_21, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 100 'getelementptr' 'weights_0_4_21_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (1.23ns)   --->   "%weights_0_4_21_load = load i32* %weights_0_4_21_addr, align 4" [src/modules.hpp:32]   --->   Operation 101 'load' 'weights_0_4_21_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%weights_0_4_22_addr = getelementptr [768 x i32]* @weights_0_4_22, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 102 'getelementptr' 'weights_0_4_22_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (1.23ns)   --->   "%weights_0_4_22_load = load i32* %weights_0_4_22_addr, align 4" [src/modules.hpp:32]   --->   Operation 103 'load' 'weights_0_4_22_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%weights_0_4_23_addr = getelementptr [768 x i32]* @weights_0_4_23, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 104 'getelementptr' 'weights_0_4_23_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (1.23ns)   --->   "%weights_0_4_23_load = load i32* %weights_0_4_23_addr, align 4" [src/modules.hpp:32]   --->   Operation 105 'load' 'weights_0_4_23_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%weights_0_4_24_addr = getelementptr [768 x i32]* @weights_0_4_24, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 106 'getelementptr' 'weights_0_4_24_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (1.23ns)   --->   "%weights_0_4_24_load = load i32* %weights_0_4_24_addr, align 4" [src/modules.hpp:32]   --->   Operation 107 'load' 'weights_0_4_24_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%weights_0_4_25_addr = getelementptr [768 x i32]* @weights_0_4_25, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 108 'getelementptr' 'weights_0_4_25_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (1.23ns)   --->   "%weights_0_4_25_load = load i32* %weights_0_4_25_addr, align 4" [src/modules.hpp:32]   --->   Operation 109 'load' 'weights_0_4_25_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%weights_0_4_26_addr = getelementptr [768 x i32]* @weights_0_4_26, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 110 'getelementptr' 'weights_0_4_26_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (1.23ns)   --->   "%weights_0_4_26_load = load i32* %weights_0_4_26_addr, align 4" [src/modules.hpp:32]   --->   Operation 111 'load' 'weights_0_4_26_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%weights_0_4_27_addr = getelementptr [768 x i32]* @weights_0_4_27, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 112 'getelementptr' 'weights_0_4_27_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (1.23ns)   --->   "%weights_0_4_27_load = load i32* %weights_0_4_27_addr, align 4" [src/modules.hpp:32]   --->   Operation 113 'load' 'weights_0_4_27_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%weights_0_4_28_addr = getelementptr [768 x i32]* @weights_0_4_28, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 114 'getelementptr' 'weights_0_4_28_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (1.23ns)   --->   "%weights_0_4_28_load = load i32* %weights_0_4_28_addr, align 4" [src/modules.hpp:32]   --->   Operation 115 'load' 'weights_0_4_28_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%weights_0_4_29_addr = getelementptr [768 x i32]* @weights_0_4_29, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 116 'getelementptr' 'weights_0_4_29_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (1.23ns)   --->   "%weights_0_4_29_load = load i32* %weights_0_4_29_addr, align 4" [src/modules.hpp:32]   --->   Operation 117 'load' 'weights_0_4_29_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%weights_0_4_30_addr = getelementptr [768 x i32]* @weights_0_4_30, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 118 'getelementptr' 'weights_0_4_30_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (1.23ns)   --->   "%weights_0_4_30_load = load i32* %weights_0_4_30_addr, align 4" [src/modules.hpp:32]   --->   Operation 119 'load' 'weights_0_4_30_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%weights_0_4_31_addr = getelementptr [768 x i32]* @weights_0_4_31, i64 0, i64 %zext_ln32" [src/modules.hpp:32]   --->   Operation 120 'getelementptr' 'weights_0_4_31_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (1.23ns)   --->   "%weights_0_4_31_load = load i32* %weights_0_4_31_addr, align 4" [src/modules.hpp:32]   --->   Operation 121 'load' 'weights_0_4_31_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 122 [1/1] (0.78ns)   --->   "%n = add i10 %select_ln27, 1" [src/modules.hpp:27]   --->   Operation 122 'add' 'n' <Predicate = (!icmp_ln25)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 3145728, i64 24576)"   --->   Operation 123 'speclooptripcount' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str30)" [src/modules.hpp:27]   --->   Operation 124 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:28]   --->   Operation 125 'specpipeline' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 126 [1/2] (1.23ns)   --->   "%weights_0_4_0_load = load i32* %weights_0_4_0_addr, align 4" [src/modules.hpp:32]   --->   Operation 126 'load' 'weights_0_4_0_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 127 [1/2] (1.23ns)   --->   "%weights_0_4_1_load = load i32* %weights_0_4_1_addr, align 4" [src/modules.hpp:32]   --->   Operation 127 'load' 'weights_0_4_1_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 128 [1/2] (1.23ns)   --->   "%weights_0_4_2_load = load i32* %weights_0_4_2_addr, align 4" [src/modules.hpp:32]   --->   Operation 128 'load' 'weights_0_4_2_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 129 [1/2] (1.23ns)   --->   "%weights_0_4_3_load = load i32* %weights_0_4_3_addr, align 4" [src/modules.hpp:32]   --->   Operation 129 'load' 'weights_0_4_3_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 130 [1/2] (1.23ns)   --->   "%weights_0_4_4_load = load i32* %weights_0_4_4_addr, align 4" [src/modules.hpp:32]   --->   Operation 130 'load' 'weights_0_4_4_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 131 [1/2] (1.23ns)   --->   "%weights_0_4_5_load = load i32* %weights_0_4_5_addr, align 4" [src/modules.hpp:32]   --->   Operation 131 'load' 'weights_0_4_5_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 132 [1/2] (1.23ns)   --->   "%weights_0_4_6_load = load i32* %weights_0_4_6_addr, align 4" [src/modules.hpp:32]   --->   Operation 132 'load' 'weights_0_4_6_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 133 [1/2] (1.23ns)   --->   "%weights_0_4_7_load = load i32* %weights_0_4_7_addr, align 4" [src/modules.hpp:32]   --->   Operation 133 'load' 'weights_0_4_7_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_V_8 = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %weights_0_4_7_load, i32 %weights_0_4_6_load, i32 %weights_0_4_5_load, i32 %weights_0_4_4_load, i32 %weights_0_4_3_load, i32 %weights_0_4_2_load, i32 %weights_0_4_1_load, i32 %weights_0_4_0_load)" [src/modules.hpp:32]   --->   Operation 134 'bitconcatenate' 'tmp_V_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 135 [1/2] (1.23ns)   --->   "%weights_0_4_8_load = load i32* %weights_0_4_8_addr, align 4" [src/modules.hpp:32]   --->   Operation 135 'load' 'weights_0_4_8_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 136 [1/2] (1.23ns)   --->   "%weights_0_4_9_load = load i32* %weights_0_4_9_addr, align 4" [src/modules.hpp:32]   --->   Operation 136 'load' 'weights_0_4_9_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 137 [1/2] (1.23ns)   --->   "%weights_0_4_10_load = load i32* %weights_0_4_10_addr, align 4" [src/modules.hpp:32]   --->   Operation 137 'load' 'weights_0_4_10_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 138 [1/2] (1.23ns)   --->   "%weights_0_4_11_load = load i32* %weights_0_4_11_addr, align 4" [src/modules.hpp:32]   --->   Operation 138 'load' 'weights_0_4_11_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 139 [1/2] (1.23ns)   --->   "%weights_0_4_12_load = load i32* %weights_0_4_12_addr, align 4" [src/modules.hpp:32]   --->   Operation 139 'load' 'weights_0_4_12_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 140 [1/2] (1.23ns)   --->   "%weights_0_4_13_load = load i32* %weights_0_4_13_addr, align 4" [src/modules.hpp:32]   --->   Operation 140 'load' 'weights_0_4_13_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 141 [1/2] (1.23ns)   --->   "%weights_0_4_14_load = load i32* %weights_0_4_14_addr, align 4" [src/modules.hpp:32]   --->   Operation 141 'load' 'weights_0_4_14_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 142 [1/2] (1.23ns)   --->   "%weights_0_4_15_load = load i32* %weights_0_4_15_addr, align 4" [src/modules.hpp:32]   --->   Operation 142 'load' 'weights_0_4_15_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %weights_0_4_15_load, i32 %weights_0_4_14_load, i32 %weights_0_4_13_load, i32 %weights_0_4_12_load, i32 %weights_0_4_11_load, i32 %weights_0_4_10_load, i32 %weights_0_4_9_load, i32 %weights_0_4_8_load)" [src/modules.hpp:32]   --->   Operation 143 'bitconcatenate' 'tmp_V_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 144 [1/2] (1.23ns)   --->   "%weights_0_4_16_load = load i32* %weights_0_4_16_addr, align 4" [src/modules.hpp:32]   --->   Operation 144 'load' 'weights_0_4_16_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 145 [1/2] (1.23ns)   --->   "%weights_0_4_17_load = load i32* %weights_0_4_17_addr, align 4" [src/modules.hpp:32]   --->   Operation 145 'load' 'weights_0_4_17_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 146 [1/2] (1.23ns)   --->   "%weights_0_4_18_load = load i32* %weights_0_4_18_addr, align 4" [src/modules.hpp:32]   --->   Operation 146 'load' 'weights_0_4_18_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 147 [1/2] (1.23ns)   --->   "%weights_0_4_19_load = load i32* %weights_0_4_19_addr, align 4" [src/modules.hpp:32]   --->   Operation 147 'load' 'weights_0_4_19_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 148 [1/2] (1.23ns)   --->   "%weights_0_4_20_load = load i32* %weights_0_4_20_addr, align 4" [src/modules.hpp:32]   --->   Operation 148 'load' 'weights_0_4_20_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 149 [1/2] (1.23ns)   --->   "%weights_0_4_21_load = load i32* %weights_0_4_21_addr, align 4" [src/modules.hpp:32]   --->   Operation 149 'load' 'weights_0_4_21_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 150 [1/2] (1.23ns)   --->   "%weights_0_4_22_load = load i32* %weights_0_4_22_addr, align 4" [src/modules.hpp:32]   --->   Operation 150 'load' 'weights_0_4_22_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 151 [1/2] (1.23ns)   --->   "%weights_0_4_23_load = load i32* %weights_0_4_23_addr, align 4" [src/modules.hpp:32]   --->   Operation 151 'load' 'weights_0_4_23_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %weights_0_4_23_load, i32 %weights_0_4_22_load, i32 %weights_0_4_21_load, i32 %weights_0_4_20_load, i32 %weights_0_4_19_load, i32 %weights_0_4_18_load, i32 %weights_0_4_17_load, i32 %weights_0_4_16_load)" [src/modules.hpp:32]   --->   Operation 152 'bitconcatenate' 'tmp_V_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 153 [1/2] (1.23ns)   --->   "%weights_0_4_24_load = load i32* %weights_0_4_24_addr, align 4" [src/modules.hpp:32]   --->   Operation 153 'load' 'weights_0_4_24_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 154 [1/2] (1.23ns)   --->   "%weights_0_4_25_load = load i32* %weights_0_4_25_addr, align 4" [src/modules.hpp:32]   --->   Operation 154 'load' 'weights_0_4_25_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 155 [1/2] (1.23ns)   --->   "%weights_0_4_26_load = load i32* %weights_0_4_26_addr, align 4" [src/modules.hpp:32]   --->   Operation 155 'load' 'weights_0_4_26_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 156 [1/2] (1.23ns)   --->   "%weights_0_4_27_load = load i32* %weights_0_4_27_addr, align 4" [src/modules.hpp:32]   --->   Operation 156 'load' 'weights_0_4_27_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 157 [1/2] (1.23ns)   --->   "%weights_0_4_28_load = load i32* %weights_0_4_28_addr, align 4" [src/modules.hpp:32]   --->   Operation 157 'load' 'weights_0_4_28_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 158 [1/2] (1.23ns)   --->   "%weights_0_4_29_load = load i32* %weights_0_4_29_addr, align 4" [src/modules.hpp:32]   --->   Operation 158 'load' 'weights_0_4_29_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 159 [1/2] (1.23ns)   --->   "%weights_0_4_30_load = load i32* %weights_0_4_30_addr, align 4" [src/modules.hpp:32]   --->   Operation 159 'load' 'weights_0_4_30_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 160 [1/2] (1.23ns)   --->   "%weights_0_4_31_load = load i32* %weights_0_4_31_addr, align 4" [src/modules.hpp:32]   --->   Operation 160 'load' 'weights_0_4_31_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 161 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %a_pipes_1_V_V16, i256 %tmp_V_8)" [src/modules.hpp:34]   --->   Operation 161 'write' <Predicate = (!icmp_ln25)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 162 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %a_pipes_2_V_V21, i256 %tmp_V_3)" [src/modules.hpp:35]   --->   Operation 162 'write' <Predicate = (!icmp_ln25)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 163 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %a_pipes_3_V_V26, i256 %tmp_V_4)" [src/modules.hpp:36]   --->   Operation 163 'write' <Predicate = (!icmp_ln25)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_V_9 = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %weights_0_4_31_load, i32 %weights_0_4_30_load, i32 %weights_0_4_29_load, i32 %weights_0_4_28_load, i32 %weights_0_4_27_load, i32 %weights_0_4_26_load, i32 %weights_0_4_25_load, i32 %weights_0_4_24_load)" [src/modules.hpp:37]   --->   Operation 164 'bitconcatenate' 'tmp_V_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %a_pipes_4_V_V31, i256 %tmp_V_9)" [src/modules.hpp:37]   --->   Operation 165 'write' <Predicate = (!icmp_ln25)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str30, i32 %tmp_7)" [src/modules.hpp:38]   --->   Operation 166 'specregionend' 'empty' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 167 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:40]   --->   Operation 168 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ N_pipe_in_V_V4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ N_pipe_out_V_V11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a_pipes_1_V_V16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a_pipes_2_V_V21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a_pipes_3_V_V26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a_pipes_4_V_V31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_0_4_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_21]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_22]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_23]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_24]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_25]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_26]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_27]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_28]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_29]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_30]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_0_4_31]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specmemcore_ln0       (specmemcore      ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
tmp_V                 (read             ) [ 00000]
write_ln22            (write            ) [ 00000]
p_shl                 (bitconcatenate   ) [ 00000]
tmp                   (bitconcatenate   ) [ 00000]
p_shl190              (zext             ) [ 00000]
bound                 (sub              ) [ 00110]
br_ln25               (br               ) [ 01110]
indvar_flatten        (phi              ) [ 00100]
n_0                   (phi              ) [ 00100]
icmp_ln25             (icmp             ) [ 00110]
add_ln25              (add              ) [ 01110]
br_ln25               (br               ) [ 00000]
icmp_ln27             (icmp             ) [ 00000]
select_ln27           (select           ) [ 00000]
zext_ln32             (zext             ) [ 00000]
weights_0_4_0_addr    (getelementptr    ) [ 00110]
weights_0_4_1_addr    (getelementptr    ) [ 00110]
weights_0_4_2_addr    (getelementptr    ) [ 00110]
weights_0_4_3_addr    (getelementptr    ) [ 00110]
weights_0_4_4_addr    (getelementptr    ) [ 00110]
weights_0_4_5_addr    (getelementptr    ) [ 00110]
weights_0_4_6_addr    (getelementptr    ) [ 00110]
weights_0_4_7_addr    (getelementptr    ) [ 00110]
weights_0_4_8_addr    (getelementptr    ) [ 00110]
weights_0_4_9_addr    (getelementptr    ) [ 00110]
weights_0_4_10_addr   (getelementptr    ) [ 00110]
weights_0_4_11_addr   (getelementptr    ) [ 00110]
weights_0_4_12_addr   (getelementptr    ) [ 00110]
weights_0_4_13_addr   (getelementptr    ) [ 00110]
weights_0_4_14_addr   (getelementptr    ) [ 00110]
weights_0_4_15_addr   (getelementptr    ) [ 00110]
weights_0_4_16_addr   (getelementptr    ) [ 00110]
weights_0_4_17_addr   (getelementptr    ) [ 00110]
weights_0_4_18_addr   (getelementptr    ) [ 00110]
weights_0_4_19_addr   (getelementptr    ) [ 00110]
weights_0_4_20_addr   (getelementptr    ) [ 00110]
weights_0_4_21_addr   (getelementptr    ) [ 00110]
weights_0_4_22_addr   (getelementptr    ) [ 00110]
weights_0_4_23_addr   (getelementptr    ) [ 00110]
weights_0_4_24_addr   (getelementptr    ) [ 00110]
weights_0_4_25_addr   (getelementptr    ) [ 00110]
weights_0_4_26_addr   (getelementptr    ) [ 00110]
weights_0_4_27_addr   (getelementptr    ) [ 00110]
weights_0_4_28_addr   (getelementptr    ) [ 00110]
weights_0_4_29_addr   (getelementptr    ) [ 00110]
weights_0_4_30_addr   (getelementptr    ) [ 00110]
weights_0_4_31_addr   (getelementptr    ) [ 00110]
n                     (add              ) [ 01110]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
tmp_7                 (specregionbegin  ) [ 00000]
specpipeline_ln28     (specpipeline     ) [ 00000]
weights_0_4_0_load    (load             ) [ 00000]
weights_0_4_1_load    (load             ) [ 00000]
weights_0_4_2_load    (load             ) [ 00000]
weights_0_4_3_load    (load             ) [ 00000]
weights_0_4_4_load    (load             ) [ 00000]
weights_0_4_5_load    (load             ) [ 00000]
weights_0_4_6_load    (load             ) [ 00000]
weights_0_4_7_load    (load             ) [ 00000]
tmp_V_8               (bitconcatenate   ) [ 00000]
weights_0_4_8_load    (load             ) [ 00000]
weights_0_4_9_load    (load             ) [ 00000]
weights_0_4_10_load   (load             ) [ 00000]
weights_0_4_11_load   (load             ) [ 00000]
weights_0_4_12_load   (load             ) [ 00000]
weights_0_4_13_load   (load             ) [ 00000]
weights_0_4_14_load   (load             ) [ 00000]
weights_0_4_15_load   (load             ) [ 00000]
tmp_V_3               (bitconcatenate   ) [ 00000]
weights_0_4_16_load   (load             ) [ 00000]
weights_0_4_17_load   (load             ) [ 00000]
weights_0_4_18_load   (load             ) [ 00000]
weights_0_4_19_load   (load             ) [ 00000]
weights_0_4_20_load   (load             ) [ 00000]
weights_0_4_21_load   (load             ) [ 00000]
weights_0_4_22_load   (load             ) [ 00000]
weights_0_4_23_load   (load             ) [ 00000]
tmp_V_4               (bitconcatenate   ) [ 00000]
weights_0_4_24_load   (load             ) [ 00000]
weights_0_4_25_load   (load             ) [ 00000]
weights_0_4_26_load   (load             ) [ 00000]
weights_0_4_27_load   (load             ) [ 00000]
weights_0_4_28_load   (load             ) [ 00000]
weights_0_4_29_load   (load             ) [ 00000]
weights_0_4_30_load   (load             ) [ 00000]
weights_0_4_31_load   (load             ) [ 00000]
write_ln34            (write            ) [ 00000]
write_ln35            (write            ) [ 00000]
write_ln36            (write            ) [ 00000]
tmp_V_9               (bitconcatenate   ) [ 00000]
write_ln37            (write            ) [ 00000]
empty                 (specregionend    ) [ 00000]
br_ln0                (br               ) [ 01110]
ret_ln40              (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="N_pipe_in_V_V4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N_pipe_in_V_V4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="N_pipe_out_V_V11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N_pipe_out_V_V11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_pipes_1_V_V16">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_pipes_1_V_V16"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_pipes_2_V_V21">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_pipes_2_V_V21"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a_pipes_3_V_V26">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_pipes_3_V_V26"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="a_pipes_4_V_V31">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_pipes_4_V_V31"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights_0_4_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_0_4_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_0_4_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights_0_4_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weights_0_4_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights_0_4_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights_0_4_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_0_4_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights_0_4_8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weights_0_4_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weights_0_4_10">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weights_0_4_11">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weights_0_4_12">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weights_0_4_13">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weights_0_4_14">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weights_0_4_15">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weights_0_4_16">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weights_0_4_17">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weights_0_4_18">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="weights_0_4_19">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="weights_0_4_20">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="weights_0_4_21">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="weights_0_4_22">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="weights_0_4_23">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="weights_0_4_24">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="weights_0_4_25">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="weights_0_4_26">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="weights_0_4_27">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="weights_0_4_28">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="weights_0_4_29">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="weights_0_4_30">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="weights_0_4_31">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0_4_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str482"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str483"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str484"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str485"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str486"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str487"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str475"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str476"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str477"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str478"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str479"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str480"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str391"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str392"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str393"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str394"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str395"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str396"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str349"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str350"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str351"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str352"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str353"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str354"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str307"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str308"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str309"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str310"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str265"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str266"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str267"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str268"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str269"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str270"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i32.i10"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_V_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln22_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln22/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="write_ln34_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="256" slack="0"/>
<pin id="227" dir="0" index="2" bw="256" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln34/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="write_ln35_write_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="256" slack="0"/>
<pin id="234" dir="0" index="2" bw="256" slack="0"/>
<pin id="235" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="write_ln36_write_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="256" slack="0"/>
<pin id="241" dir="0" index="2" bw="256" slack="0"/>
<pin id="242" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="write_ln37_write_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="256" slack="0"/>
<pin id="248" dir="0" index="2" bw="256" slack="0"/>
<pin id="249" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="weights_0_4_0_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="10" slack="0"/>
<pin id="256" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_0_addr/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_0_load/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="weights_0_4_1_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="10" slack="0"/>
<pin id="269" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_1_addr/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_1_load/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="weights_0_4_2_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="10" slack="0"/>
<pin id="282" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_2_addr/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_2_load/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="weights_0_4_3_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="10" slack="0"/>
<pin id="295" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_3_addr/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_3_load/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="weights_0_4_4_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="10" slack="0"/>
<pin id="308" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_4_addr/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="10" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_4_load/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="weights_0_4_5_addr_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="10" slack="0"/>
<pin id="321" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_5_addr/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_5_load/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="weights_0_4_6_addr_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="10" slack="0"/>
<pin id="334" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_6_addr/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_6_load/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="weights_0_4_7_addr_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="10" slack="0"/>
<pin id="347" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_7_addr/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_7_load/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="weights_0_4_8_addr_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="10" slack="0"/>
<pin id="360" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_8_addr/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_8_load/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="weights_0_4_9_addr_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="10" slack="0"/>
<pin id="373" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_9_addr/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_9_load/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="weights_0_4_10_addr_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="10" slack="0"/>
<pin id="386" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_10_addr/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_10_load/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="weights_0_4_11_addr_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="10" slack="0"/>
<pin id="399" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_11_addr/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_access_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_11_load/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="weights_0_4_12_addr_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="10" slack="0"/>
<pin id="412" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_12_addr/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_access_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_12_load/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="weights_0_4_13_addr_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="10" slack="0"/>
<pin id="425" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_13_addr/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_access_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_13_load/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="weights_0_4_14_addr_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="10" slack="0"/>
<pin id="438" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_14_addr/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_access_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_14_load/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="weights_0_4_15_addr_gep_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="10" slack="0"/>
<pin id="451" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_15_addr/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_access_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="10" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_15_load/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="weights_0_4_16_addr_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="10" slack="0"/>
<pin id="464" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_16_addr/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_access_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="470" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_16_load/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="weights_0_4_17_addr_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="10" slack="0"/>
<pin id="477" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_17_addr/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_access_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_17_load/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="weights_0_4_18_addr_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="10" slack="0"/>
<pin id="490" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_18_addr/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_access_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="10" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="496" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_18_load/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="weights_0_4_19_addr_gep_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="10" slack="0"/>
<pin id="503" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_19_addr/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_access_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="510" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_19_load/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="weights_0_4_20_addr_gep_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="0" index="2" bw="10" slack="0"/>
<pin id="516" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_20_addr/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_access_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="10" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="522" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="523" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_20_load/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="weights_0_4_21_addr_gep_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="0" index="2" bw="10" slack="0"/>
<pin id="529" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_21_addr/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_access_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="536" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_21_load/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="weights_0_4_22_addr_gep_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="10" slack="0"/>
<pin id="542" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_22_addr/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_access_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="548" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="549" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_22_load/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="weights_0_4_23_addr_gep_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="10" slack="0"/>
<pin id="555" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_23_addr/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_access_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_23_load/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="weights_0_4_24_addr_gep_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="0" index="2" bw="10" slack="0"/>
<pin id="568" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_24_addr/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="grp_access_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="574" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="575" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_24_load/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="weights_0_4_25_addr_gep_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="0" index="2" bw="10" slack="0"/>
<pin id="581" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_25_addr/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="grp_access_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="10" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="587" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="588" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_25_load/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="weights_0_4_26_addr_gep_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="10" slack="0"/>
<pin id="594" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_26_addr/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="grp_access_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="10" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="600" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="601" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_26_load/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="weights_0_4_27_addr_gep_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="0" index="2" bw="10" slack="0"/>
<pin id="607" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_27_addr/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="grp_access_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="613" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="614" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_27_load/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="weights_0_4_28_addr_gep_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="0" index="2" bw="10" slack="0"/>
<pin id="620" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_28_addr/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="grp_access_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="10" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="626" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="627" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_28_load/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="weights_0_4_29_addr_gep_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="0" index="2" bw="10" slack="0"/>
<pin id="633" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_29_addr/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="grp_access_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="10" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="639" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="640" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_29_load/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="weights_0_4_30_addr_gep_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="0" index="2" bw="10" slack="0"/>
<pin id="646" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_30_addr/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="grp_access_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="10" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="652" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="653" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_30_load/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="weights_0_4_31_addr_gep_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="0" index="2" bw="10" slack="0"/>
<pin id="659" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_4_31_addr/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="grp_access_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="665" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="666" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_4_31_load/2 "/>
</bind>
</comp>

<comp id="668" class="1005" name="indvar_flatten_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="42" slack="1"/>
<pin id="670" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="672" class="1004" name="indvar_flatten_phi_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="675" dir="0" index="2" bw="42" slack="0"/>
<pin id="676" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="677" dir="1" index="4" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="679" class="1005" name="n_0_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="1"/>
<pin id="681" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="n_0 (phireg) "/>
</bind>
</comp>

<comp id="683" class="1004" name="n_0_phi_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="1"/>
<pin id="685" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="686" dir="0" index="2" bw="10" slack="0"/>
<pin id="687" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="688" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0/2 "/>
</bind>
</comp>

<comp id="690" class="1004" name="p_shl_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="42" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="0" index="2" bw="1" slack="0"/>
<pin id="694" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="40" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="p_shl190_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="40" slack="0"/>
<pin id="708" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl190/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="bound_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="42" slack="0"/>
<pin id="712" dir="0" index="1" bw="40" slack="0"/>
<pin id="713" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="716" class="1004" name="icmp_ln25_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="42" slack="0"/>
<pin id="718" dir="0" index="1" bw="42" slack="1"/>
<pin id="719" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln25_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="42" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="icmp_ln27_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="10" slack="0"/>
<pin id="729" dir="0" index="1" bw="10" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="select_ln27_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="10" slack="0"/>
<pin id="736" dir="0" index="2" bw="10" slack="0"/>
<pin id="737" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="zext_ln32_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="10" slack="0"/>
<pin id="743" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="n_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="10" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_V_8_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="256" slack="0"/>
<pin id="785" dir="0" index="1" bw="32" slack="0"/>
<pin id="786" dir="0" index="2" bw="32" slack="0"/>
<pin id="787" dir="0" index="3" bw="32" slack="0"/>
<pin id="788" dir="0" index="4" bw="32" slack="0"/>
<pin id="789" dir="0" index="5" bw="32" slack="0"/>
<pin id="790" dir="0" index="6" bw="32" slack="0"/>
<pin id="791" dir="0" index="7" bw="32" slack="0"/>
<pin id="792" dir="0" index="8" bw="32" slack="0"/>
<pin id="793" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_8/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_V_3_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="256" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="0"/>
<pin id="807" dir="0" index="2" bw="32" slack="0"/>
<pin id="808" dir="0" index="3" bw="32" slack="0"/>
<pin id="809" dir="0" index="4" bw="32" slack="0"/>
<pin id="810" dir="0" index="5" bw="32" slack="0"/>
<pin id="811" dir="0" index="6" bw="32" slack="0"/>
<pin id="812" dir="0" index="7" bw="32" slack="0"/>
<pin id="813" dir="0" index="8" bw="32" slack="0"/>
<pin id="814" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_3/3 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_V_4_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="256" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="0" index="2" bw="32" slack="0"/>
<pin id="829" dir="0" index="3" bw="32" slack="0"/>
<pin id="830" dir="0" index="4" bw="32" slack="0"/>
<pin id="831" dir="0" index="5" bw="32" slack="0"/>
<pin id="832" dir="0" index="6" bw="32" slack="0"/>
<pin id="833" dir="0" index="7" bw="32" slack="0"/>
<pin id="834" dir="0" index="8" bw="32" slack="0"/>
<pin id="835" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_4/3 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_V_9_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="256" slack="0"/>
<pin id="848" dir="0" index="1" bw="32" slack="0"/>
<pin id="849" dir="0" index="2" bw="32" slack="0"/>
<pin id="850" dir="0" index="3" bw="32" slack="0"/>
<pin id="851" dir="0" index="4" bw="32" slack="0"/>
<pin id="852" dir="0" index="5" bw="32" slack="0"/>
<pin id="853" dir="0" index="6" bw="32" slack="0"/>
<pin id="854" dir="0" index="7" bw="32" slack="0"/>
<pin id="855" dir="0" index="8" bw="32" slack="0"/>
<pin id="856" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_9/3 "/>
</bind>
</comp>

<comp id="867" class="1005" name="bound_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="42" slack="1"/>
<pin id="869" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="872" class="1005" name="icmp_ln25_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="1"/>
<pin id="874" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="876" class="1005" name="add_ln25_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="42" slack="0"/>
<pin id="878" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="881" class="1005" name="weights_0_4_0_addr_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="10" slack="1"/>
<pin id="883" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_0_addr "/>
</bind>
</comp>

<comp id="886" class="1005" name="weights_0_4_1_addr_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="10" slack="1"/>
<pin id="888" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_1_addr "/>
</bind>
</comp>

<comp id="891" class="1005" name="weights_0_4_2_addr_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="10" slack="1"/>
<pin id="893" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_2_addr "/>
</bind>
</comp>

<comp id="896" class="1005" name="weights_0_4_3_addr_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="10" slack="1"/>
<pin id="898" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_3_addr "/>
</bind>
</comp>

<comp id="901" class="1005" name="weights_0_4_4_addr_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="10" slack="1"/>
<pin id="903" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_4_addr "/>
</bind>
</comp>

<comp id="906" class="1005" name="weights_0_4_5_addr_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="10" slack="1"/>
<pin id="908" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_5_addr "/>
</bind>
</comp>

<comp id="911" class="1005" name="weights_0_4_6_addr_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="10" slack="1"/>
<pin id="913" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_6_addr "/>
</bind>
</comp>

<comp id="916" class="1005" name="weights_0_4_7_addr_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="10" slack="1"/>
<pin id="918" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_7_addr "/>
</bind>
</comp>

<comp id="921" class="1005" name="weights_0_4_8_addr_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="10" slack="1"/>
<pin id="923" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_8_addr "/>
</bind>
</comp>

<comp id="926" class="1005" name="weights_0_4_9_addr_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="10" slack="1"/>
<pin id="928" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_9_addr "/>
</bind>
</comp>

<comp id="931" class="1005" name="weights_0_4_10_addr_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="10" slack="1"/>
<pin id="933" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_10_addr "/>
</bind>
</comp>

<comp id="936" class="1005" name="weights_0_4_11_addr_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="10" slack="1"/>
<pin id="938" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_11_addr "/>
</bind>
</comp>

<comp id="941" class="1005" name="weights_0_4_12_addr_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="10" slack="1"/>
<pin id="943" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_12_addr "/>
</bind>
</comp>

<comp id="946" class="1005" name="weights_0_4_13_addr_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="10" slack="1"/>
<pin id="948" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_13_addr "/>
</bind>
</comp>

<comp id="951" class="1005" name="weights_0_4_14_addr_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="10" slack="1"/>
<pin id="953" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_14_addr "/>
</bind>
</comp>

<comp id="956" class="1005" name="weights_0_4_15_addr_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="10" slack="1"/>
<pin id="958" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_15_addr "/>
</bind>
</comp>

<comp id="961" class="1005" name="weights_0_4_16_addr_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="10" slack="1"/>
<pin id="963" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_16_addr "/>
</bind>
</comp>

<comp id="966" class="1005" name="weights_0_4_17_addr_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="10" slack="1"/>
<pin id="968" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_17_addr "/>
</bind>
</comp>

<comp id="971" class="1005" name="weights_0_4_18_addr_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="10" slack="1"/>
<pin id="973" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_18_addr "/>
</bind>
</comp>

<comp id="976" class="1005" name="weights_0_4_19_addr_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="10" slack="1"/>
<pin id="978" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_19_addr "/>
</bind>
</comp>

<comp id="981" class="1005" name="weights_0_4_20_addr_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="10" slack="1"/>
<pin id="983" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_20_addr "/>
</bind>
</comp>

<comp id="986" class="1005" name="weights_0_4_21_addr_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="10" slack="1"/>
<pin id="988" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_21_addr "/>
</bind>
</comp>

<comp id="991" class="1005" name="weights_0_4_22_addr_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="10" slack="1"/>
<pin id="993" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_22_addr "/>
</bind>
</comp>

<comp id="996" class="1005" name="weights_0_4_23_addr_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="10" slack="1"/>
<pin id="998" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_23_addr "/>
</bind>
</comp>

<comp id="1001" class="1005" name="weights_0_4_24_addr_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="10" slack="1"/>
<pin id="1003" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_24_addr "/>
</bind>
</comp>

<comp id="1006" class="1005" name="weights_0_4_25_addr_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="10" slack="1"/>
<pin id="1008" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_25_addr "/>
</bind>
</comp>

<comp id="1011" class="1005" name="weights_0_4_26_addr_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="10" slack="1"/>
<pin id="1013" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_26_addr "/>
</bind>
</comp>

<comp id="1016" class="1005" name="weights_0_4_27_addr_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="10" slack="1"/>
<pin id="1018" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_27_addr "/>
</bind>
</comp>

<comp id="1021" class="1005" name="weights_0_4_28_addr_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="10" slack="1"/>
<pin id="1023" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_28_addr "/>
</bind>
</comp>

<comp id="1026" class="1005" name="weights_0_4_29_addr_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="10" slack="1"/>
<pin id="1028" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_29_addr "/>
</bind>
</comp>

<comp id="1031" class="1005" name="weights_0_4_30_addr_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="10" slack="1"/>
<pin id="1033" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_30_addr "/>
</bind>
</comp>

<comp id="1036" class="1005" name="weights_0_4_31_addr_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="10" slack="1"/>
<pin id="1038" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_4_31_addr "/>
</bind>
</comp>

<comp id="1041" class="1005" name="n_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="10" slack="0"/>
<pin id="1043" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="214"><net_src comp="166" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="168" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="210" pin="2"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="206" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="4" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="206" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="206" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="8" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="206" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="184" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="14" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="184" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="265" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="184" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="278" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="18" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="184" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="291" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="20" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="184" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="304" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="22" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="184" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="317" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="24" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="184" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="330" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="26" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="184" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="343" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="361"><net_src comp="28" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="184" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="356" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="30" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="184" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="369" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="387"><net_src comp="32" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="184" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="382" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="400"><net_src comp="34" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="184" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="407"><net_src comp="395" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="413"><net_src comp="36" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="184" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="420"><net_src comp="408" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="426"><net_src comp="38" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="184" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="433"><net_src comp="421" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="439"><net_src comp="40" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="184" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="446"><net_src comp="434" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="452"><net_src comp="42" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="184" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="459"><net_src comp="447" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="465"><net_src comp="44" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="184" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="472"><net_src comp="460" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="478"><net_src comp="46" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="184" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="485"><net_src comp="473" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="491"><net_src comp="48" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="184" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="498"><net_src comp="486" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="504"><net_src comp="50" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="184" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="511"><net_src comp="499" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="517"><net_src comp="52" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="184" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="524"><net_src comp="512" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="530"><net_src comp="54" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="184" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="537"><net_src comp="525" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="543"><net_src comp="56" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="184" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="550"><net_src comp="538" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="556"><net_src comp="58" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="184" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="563"><net_src comp="551" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="569"><net_src comp="60" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="184" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="576"><net_src comp="564" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="582"><net_src comp="62" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="184" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="589"><net_src comp="577" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="595"><net_src comp="64" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="184" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="602"><net_src comp="590" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="608"><net_src comp="66" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="184" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="615"><net_src comp="603" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="621"><net_src comp="68" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="184" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="628"><net_src comp="616" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="634"><net_src comp="70" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="184" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="641"><net_src comp="629" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="647"><net_src comp="72" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="184" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="654"><net_src comp="642" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="660"><net_src comp="74" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="184" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="667"><net_src comp="655" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="178" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="678"><net_src comp="668" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="682"><net_src comp="172" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="689"><net_src comp="679" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="695"><net_src comp="170" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="210" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="172" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="703"><net_src comp="174" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="210" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="176" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="709"><net_src comp="698" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="690" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="706" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="672" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="725"><net_src comp="672" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="180" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="683" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="182" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="738"><net_src comp="727" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="172" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="683" pin="4"/><net_sink comp="733" pin=2"/></net>

<net id="744"><net_src comp="733" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="747"><net_src comp="741" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="748"><net_src comp="741" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="749"><net_src comp="741" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="750"><net_src comp="741" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="751"><net_src comp="741" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="752"><net_src comp="741" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="753"><net_src comp="741" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="754"><net_src comp="741" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="755"><net_src comp="741" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="756"><net_src comp="741" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="757"><net_src comp="741" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="758"><net_src comp="741" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="759"><net_src comp="741" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="760"><net_src comp="741" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="761"><net_src comp="741" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="762"><net_src comp="741" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="763"><net_src comp="741" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="764"><net_src comp="741" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="765"><net_src comp="741" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="766"><net_src comp="741" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="767"><net_src comp="741" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="768"><net_src comp="741" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="769"><net_src comp="741" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="770"><net_src comp="741" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="771"><net_src comp="741" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="772"><net_src comp="741" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="773"><net_src comp="741" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="774"><net_src comp="741" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="775"><net_src comp="741" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="776"><net_src comp="741" pin="1"/><net_sink comp="655" pin=2"/></net>

<net id="781"><net_src comp="733" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="186" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="794"><net_src comp="204" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="795"><net_src comp="350" pin="3"/><net_sink comp="783" pin=1"/></net>

<net id="796"><net_src comp="337" pin="3"/><net_sink comp="783" pin=2"/></net>

<net id="797"><net_src comp="324" pin="3"/><net_sink comp="783" pin=3"/></net>

<net id="798"><net_src comp="311" pin="3"/><net_sink comp="783" pin=4"/></net>

<net id="799"><net_src comp="298" pin="3"/><net_sink comp="783" pin=5"/></net>

<net id="800"><net_src comp="285" pin="3"/><net_sink comp="783" pin=6"/></net>

<net id="801"><net_src comp="272" pin="3"/><net_sink comp="783" pin=7"/></net>

<net id="802"><net_src comp="259" pin="3"/><net_sink comp="783" pin=8"/></net>

<net id="803"><net_src comp="783" pin="9"/><net_sink comp="224" pin=2"/></net>

<net id="815"><net_src comp="204" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="816"><net_src comp="454" pin="3"/><net_sink comp="804" pin=1"/></net>

<net id="817"><net_src comp="441" pin="3"/><net_sink comp="804" pin=2"/></net>

<net id="818"><net_src comp="428" pin="3"/><net_sink comp="804" pin=3"/></net>

<net id="819"><net_src comp="415" pin="3"/><net_sink comp="804" pin=4"/></net>

<net id="820"><net_src comp="402" pin="3"/><net_sink comp="804" pin=5"/></net>

<net id="821"><net_src comp="389" pin="3"/><net_sink comp="804" pin=6"/></net>

<net id="822"><net_src comp="376" pin="3"/><net_sink comp="804" pin=7"/></net>

<net id="823"><net_src comp="363" pin="3"/><net_sink comp="804" pin=8"/></net>

<net id="824"><net_src comp="804" pin="9"/><net_sink comp="231" pin=2"/></net>

<net id="836"><net_src comp="204" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="837"><net_src comp="558" pin="3"/><net_sink comp="825" pin=1"/></net>

<net id="838"><net_src comp="545" pin="3"/><net_sink comp="825" pin=2"/></net>

<net id="839"><net_src comp="532" pin="3"/><net_sink comp="825" pin=3"/></net>

<net id="840"><net_src comp="519" pin="3"/><net_sink comp="825" pin=4"/></net>

<net id="841"><net_src comp="506" pin="3"/><net_sink comp="825" pin=5"/></net>

<net id="842"><net_src comp="493" pin="3"/><net_sink comp="825" pin=6"/></net>

<net id="843"><net_src comp="480" pin="3"/><net_sink comp="825" pin=7"/></net>

<net id="844"><net_src comp="467" pin="3"/><net_sink comp="825" pin=8"/></net>

<net id="845"><net_src comp="825" pin="9"/><net_sink comp="238" pin=2"/></net>

<net id="857"><net_src comp="204" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="858"><net_src comp="662" pin="3"/><net_sink comp="846" pin=1"/></net>

<net id="859"><net_src comp="649" pin="3"/><net_sink comp="846" pin=2"/></net>

<net id="860"><net_src comp="636" pin="3"/><net_sink comp="846" pin=3"/></net>

<net id="861"><net_src comp="623" pin="3"/><net_sink comp="846" pin=4"/></net>

<net id="862"><net_src comp="610" pin="3"/><net_sink comp="846" pin=5"/></net>

<net id="863"><net_src comp="597" pin="3"/><net_sink comp="846" pin=6"/></net>

<net id="864"><net_src comp="584" pin="3"/><net_sink comp="846" pin=7"/></net>

<net id="865"><net_src comp="571" pin="3"/><net_sink comp="846" pin=8"/></net>

<net id="866"><net_src comp="846" pin="9"/><net_sink comp="245" pin=2"/></net>

<net id="870"><net_src comp="710" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="875"><net_src comp="716" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="721" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="884"><net_src comp="252" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="889"><net_src comp="265" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="894"><net_src comp="278" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="899"><net_src comp="291" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="904"><net_src comp="304" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="909"><net_src comp="317" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="914"><net_src comp="330" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="919"><net_src comp="343" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="924"><net_src comp="356" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="929"><net_src comp="369" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="934"><net_src comp="382" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="939"><net_src comp="395" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="944"><net_src comp="408" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="949"><net_src comp="421" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="954"><net_src comp="434" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="959"><net_src comp="447" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="964"><net_src comp="460" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="969"><net_src comp="473" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="974"><net_src comp="486" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="979"><net_src comp="499" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="984"><net_src comp="512" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="989"><net_src comp="525" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="994"><net_src comp="538" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="999"><net_src comp="551" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1004"><net_src comp="564" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1009"><net_src comp="577" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1014"><net_src comp="590" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1019"><net_src comp="603" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1024"><net_src comp="616" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1029"><net_src comp="629" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1034"><net_src comp="642" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1039"><net_src comp="655" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1044"><net_src comp="777" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="683" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: N_pipe_out_V_V11 | {1 }
	Port: a_pipes_1_V_V16 | {3 }
	Port: a_pipes_2_V_V21 | {3 }
	Port: a_pipes_3_V_V26 | {3 }
	Port: a_pipes_4_V_V31 | {3 }
	Port: weights_0_4_0 | {}
	Port: weights_0_4_1 | {}
	Port: weights_0_4_2 | {}
	Port: weights_0_4_3 | {}
	Port: weights_0_4_4 | {}
	Port: weights_0_4_5 | {}
	Port: weights_0_4_6 | {}
	Port: weights_0_4_7 | {}
	Port: weights_0_4_8 | {}
	Port: weights_0_4_9 | {}
	Port: weights_0_4_10 | {}
	Port: weights_0_4_11 | {}
	Port: weights_0_4_12 | {}
	Port: weights_0_4_13 | {}
	Port: weights_0_4_14 | {}
	Port: weights_0_4_15 | {}
	Port: weights_0_4_16 | {}
	Port: weights_0_4_17 | {}
	Port: weights_0_4_18 | {}
	Port: weights_0_4_19 | {}
	Port: weights_0_4_20 | {}
	Port: weights_0_4_21 | {}
	Port: weights_0_4_22 | {}
	Port: weights_0_4_23 | {}
	Port: weights_0_4_24 | {}
	Port: weights_0_4_25 | {}
	Port: weights_0_4_26 | {}
	Port: weights_0_4_27 | {}
	Port: weights_0_4_28 | {}
	Port: weights_0_4_29 | {}
	Port: weights_0_4_30 | {}
	Port: weights_0_4_31 | {}
 - Input state : 
	Port: ReadA121136 : N_pipe_in_V_V4 | {1 }
	Port: ReadA121136 : weights_0_4_0 | {2 3 }
	Port: ReadA121136 : weights_0_4_1 | {2 3 }
	Port: ReadA121136 : weights_0_4_2 | {2 3 }
	Port: ReadA121136 : weights_0_4_3 | {2 3 }
	Port: ReadA121136 : weights_0_4_4 | {2 3 }
	Port: ReadA121136 : weights_0_4_5 | {2 3 }
	Port: ReadA121136 : weights_0_4_6 | {2 3 }
	Port: ReadA121136 : weights_0_4_7 | {2 3 }
	Port: ReadA121136 : weights_0_4_8 | {2 3 }
	Port: ReadA121136 : weights_0_4_9 | {2 3 }
	Port: ReadA121136 : weights_0_4_10 | {2 3 }
	Port: ReadA121136 : weights_0_4_11 | {2 3 }
	Port: ReadA121136 : weights_0_4_12 | {2 3 }
	Port: ReadA121136 : weights_0_4_13 | {2 3 }
	Port: ReadA121136 : weights_0_4_14 | {2 3 }
	Port: ReadA121136 : weights_0_4_15 | {2 3 }
	Port: ReadA121136 : weights_0_4_16 | {2 3 }
	Port: ReadA121136 : weights_0_4_17 | {2 3 }
	Port: ReadA121136 : weights_0_4_18 | {2 3 }
	Port: ReadA121136 : weights_0_4_19 | {2 3 }
	Port: ReadA121136 : weights_0_4_20 | {2 3 }
	Port: ReadA121136 : weights_0_4_21 | {2 3 }
	Port: ReadA121136 : weights_0_4_22 | {2 3 }
	Port: ReadA121136 : weights_0_4_23 | {2 3 }
	Port: ReadA121136 : weights_0_4_24 | {2 3 }
	Port: ReadA121136 : weights_0_4_25 | {2 3 }
	Port: ReadA121136 : weights_0_4_26 | {2 3 }
	Port: ReadA121136 : weights_0_4_27 | {2 3 }
	Port: ReadA121136 : weights_0_4_28 | {2 3 }
	Port: ReadA121136 : weights_0_4_29 | {2 3 }
	Port: ReadA121136 : weights_0_4_30 | {2 3 }
	Port: ReadA121136 : weights_0_4_31 | {2 3 }
  - Chain level:
	State 1
		p_shl190 : 1
		bound : 2
	State 2
		icmp_ln25 : 1
		add_ln25 : 1
		br_ln25 : 2
		icmp_ln27 : 1
		select_ln27 : 2
		zext_ln32 : 3
		weights_0_4_0_addr : 4
		weights_0_4_0_load : 5
		weights_0_4_1_addr : 4
		weights_0_4_1_load : 5
		weights_0_4_2_addr : 4
		weights_0_4_2_load : 5
		weights_0_4_3_addr : 4
		weights_0_4_3_load : 5
		weights_0_4_4_addr : 4
		weights_0_4_4_load : 5
		weights_0_4_5_addr : 4
		weights_0_4_5_load : 5
		weights_0_4_6_addr : 4
		weights_0_4_6_load : 5
		weights_0_4_7_addr : 4
		weights_0_4_7_load : 5
		weights_0_4_8_addr : 4
		weights_0_4_8_load : 5
		weights_0_4_9_addr : 4
		weights_0_4_9_load : 5
		weights_0_4_10_addr : 4
		weights_0_4_10_load : 5
		weights_0_4_11_addr : 4
		weights_0_4_11_load : 5
		weights_0_4_12_addr : 4
		weights_0_4_12_load : 5
		weights_0_4_13_addr : 4
		weights_0_4_13_load : 5
		weights_0_4_14_addr : 4
		weights_0_4_14_load : 5
		weights_0_4_15_addr : 4
		weights_0_4_15_load : 5
		weights_0_4_16_addr : 4
		weights_0_4_16_load : 5
		weights_0_4_17_addr : 4
		weights_0_4_17_load : 5
		weights_0_4_18_addr : 4
		weights_0_4_18_load : 5
		weights_0_4_19_addr : 4
		weights_0_4_19_load : 5
		weights_0_4_20_addr : 4
		weights_0_4_20_load : 5
		weights_0_4_21_addr : 4
		weights_0_4_21_load : 5
		weights_0_4_22_addr : 4
		weights_0_4_22_load : 5
		weights_0_4_23_addr : 4
		weights_0_4_23_load : 5
		weights_0_4_24_addr : 4
		weights_0_4_24_load : 5
		weights_0_4_25_addr : 4
		weights_0_4_25_load : 5
		weights_0_4_26_addr : 4
		weights_0_4_26_load : 5
		weights_0_4_27_addr : 4
		weights_0_4_27_load : 5
		weights_0_4_28_addr : 4
		weights_0_4_28_load : 5
		weights_0_4_29_addr : 4
		weights_0_4_29_load : 5
		weights_0_4_30_addr : 4
		weights_0_4_30_load : 5
		weights_0_4_31_addr : 4
		weights_0_4_31_load : 5
		n : 3
	State 3
		tmp_V_8 : 1
		tmp_V_3 : 1
		tmp_V_4 : 1
		write_ln34 : 2
		write_ln35 : 2
		write_ln36 : 2
		tmp_V_9 : 1
		write_ln37 : 2
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln25_fu_721     |    0    |    49   |
|          |         n_fu_777        |    0    |    17   |
|----------|-------------------------|---------|---------|
|    sub   |       bound_fu_710      |    0    |    49   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln25_fu_716    |    0    |    24   |
|          |     icmp_ln27_fu_727    |    0    |    13   |
|----------|-------------------------|---------|---------|
|  select  |    select_ln27_fu_733   |    0    |    10   |
|----------|-------------------------|---------|---------|
|   read   |    tmp_V_read_fu_210    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          | write_ln22_write_fu_216 |    0    |    0    |
|          | write_ln34_write_fu_224 |    0    |    0    |
|   write  | write_ln35_write_fu_231 |    0    |    0    |
|          | write_ln36_write_fu_238 |    0    |    0    |
|          | write_ln37_write_fu_245 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       p_shl_fu_690      |    0    |    0    |
|          |        tmp_fu_698       |    0    |    0    |
|bitconcatenate|      tmp_V_8_fu_783     |    0    |    0    |
|          |      tmp_V_3_fu_804     |    0    |    0    |
|          |      tmp_V_4_fu_825     |    0    |    0    |
|          |      tmp_V_9_fu_846     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     p_shl190_fu_706     |    0    |    0    |
|          |     zext_ln32_fu_741    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   162   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln25_reg_876      |   42   |
|        bound_reg_867       |   42   |
|      icmp_ln25_reg_872     |    1   |
|   indvar_flatten_reg_668   |   42   |
|         n_0_reg_679        |   10   |
|         n_reg_1041         |   10   |
| weights_0_4_0_addr_reg_881 |   10   |
| weights_0_4_10_addr_reg_931|   10   |
| weights_0_4_11_addr_reg_936|   10   |
| weights_0_4_12_addr_reg_941|   10   |
| weights_0_4_13_addr_reg_946|   10   |
| weights_0_4_14_addr_reg_951|   10   |
| weights_0_4_15_addr_reg_956|   10   |
| weights_0_4_16_addr_reg_961|   10   |
| weights_0_4_17_addr_reg_966|   10   |
| weights_0_4_18_addr_reg_971|   10   |
| weights_0_4_19_addr_reg_976|   10   |
| weights_0_4_1_addr_reg_886 |   10   |
| weights_0_4_20_addr_reg_981|   10   |
| weights_0_4_21_addr_reg_986|   10   |
| weights_0_4_22_addr_reg_991|   10   |
| weights_0_4_23_addr_reg_996|   10   |
|weights_0_4_24_addr_reg_1001|   10   |
|weights_0_4_25_addr_reg_1006|   10   |
|weights_0_4_26_addr_reg_1011|   10   |
|weights_0_4_27_addr_reg_1016|   10   |
|weights_0_4_28_addr_reg_1021|   10   |
|weights_0_4_29_addr_reg_1026|   10   |
| weights_0_4_2_addr_reg_891 |   10   |
|weights_0_4_30_addr_reg_1031|   10   |
|weights_0_4_31_addr_reg_1036|   10   |
| weights_0_4_3_addr_reg_896 |   10   |
| weights_0_4_4_addr_reg_901 |   10   |
| weights_0_4_5_addr_reg_906 |   10   |
| weights_0_4_6_addr_reg_911 |   10   |
| weights_0_4_7_addr_reg_916 |   10   |
| weights_0_4_8_addr_reg_921 |   10   |
| weights_0_4_9_addr_reg_926 |   10   |
+----------------------------+--------+
|            Total           |   467  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_259 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_272 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_285 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_298 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_311 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_324 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_337 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_350 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_363 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_376 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_389 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_402 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_415 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_428 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_441 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_454 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_467 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_480 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_493 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_506 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_519 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_532 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_545 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_558 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_571 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_584 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_597 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_610 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_623 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_636 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_649 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_662 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   640  ||  20.992 ||   288   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   162  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   20   |    -   |   288  |
|  Register |    -   |   467  |    -   |
+-----------+--------+--------+--------+
|   Total   |   20   |   467  |   450  |
+-----------+--------+--------+--------+
