{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561815833177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561815833178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 23:43:52 2019 " "Processing started: Sat Jun 29 23:43:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561815833178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561815833178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uarttest -c uarttest " "Command: quartus_map --read_settings_files=on --write_settings_files=off uarttest -c uarttest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561815833178 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561815834259 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uarttest.v(91) " "Verilog HDL information at uarttest.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "uarttest.v" "" { Text "C:/Users/Mewa/Desktop/workingrepo/game_display/uarttest/uarttest.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1561815834404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rx_Data rx_data uarttest.v(60) " "Verilog HDL Declaration information at uarttest.v(60): object \"Rx_Data\" differs only in case from object \"rx_data\" in the same scope" {  } { { "uarttest.v" "" { Text "C:/Users/Mewa/Desktop/workingrepo/game_display/uarttest/uarttest.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1561815834404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttest.v 1 1 " "Found 1 design units, including 1 entities, in source file uarttest.v" { { "Info" "ISGN_ENTITY_NAME" "1 uarttest " "Found entity 1: uarttest" {  } { { "uarttest.v" "" { Text "C:/Users/Mewa/Desktop/workingrepo/game_display/uarttest/uarttest.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561815834407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561815834407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.v" "" { Text "C:/Users/Mewa/Desktop/workingrepo/game_display/uarttest/clkdiv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561815834414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561815834414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttesttle.v 1 1 " "Found 1 design units, including 1 entities, in source file uarttesttle.v" { { "Info" "ISGN_ENTITY_NAME" "1 uarttestTLE " "Found entity 1: uarttestTLE" {  } { { "uarttestTLE.v" "" { Text "C:/Users/Mewa/Desktop/workingrepo/game_display/uarttest/uarttestTLE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561815834421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561815834421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testtle.v 1 1 " "Found 1 design units, including 1 entities, in source file testtle.v" { { "Info" "ISGN_ENTITY_NAME" "1 testTLE " "Found entity 1: testTLE" {  } { { "testTLE.v" "" { Text "C:/Users/Mewa/Desktop/workingrepo/game_display/uarttest/testTLE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561815834430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561815834430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testTLE " "Elaborating entity \"testTLE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561815834519 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_pos testTLE.v(14) " "Verilog HDL or VHDL warning at testTLE.v(14): object \"y_pos\" assigned a value but never read" {  } { { "testTLE.v" "" { Text "C:/Users/Mewa/Desktop/workingrepo/game_display/uarttest/testTLE.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561815834520 "|testTLE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarttestTLE uarttestTLE:uart " "Elaborating entity \"uarttestTLE\" for hierarchy \"uarttestTLE:uart\"" {  } { { "testTLE.v" "uart" { Text "C:/Users/Mewa/Desktop/workingrepo/game_display/uarttest/testTLE.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561815834543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarttest uarttestTLE:uart\|uarttest:uart1 " "Elaborating entity \"uarttest\" for hierarchy \"uarttestTLE:uart\|uarttest:uart1\"" {  } { { "uarttestTLE.v" "uart1" { Text "C:/Users/Mewa/Desktop/workingrepo/game_display/uarttest/uarttestTLE.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561815834550 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sampletrig uarttest.v(65) " "Verilog HDL or VHDL warning at uarttest.v(65): object \"sampletrig\" assigned a value but never read" {  } { { "uarttest.v" "" { Text "C:/Users/Mewa/Desktop/workingrepo/game_display/uarttest/uarttest.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561815834554 "|uarttestTLE|uarttest:uart1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uarttest.v(169) " "Verilog HDL assignment warning at uarttest.v(169): truncated value with size 32 to match size of target (4)" {  } { { "uarttest.v" "" { Text "C:/Users/Mewa/Desktop/workingrepo/game_display/uarttest/uarttest.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1561815834554 "|uarttestTLE|uarttest:uart1"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uarttest.v" "" { Text "C:/Users/Mewa/Desktop/workingrepo/game_display/uarttest/uarttest.v" 60 -1 0 } } { "uarttest.v" "" { Text "C:/Users/Mewa/Desktop/workingrepo/game_display/uarttest/uarttest.v" 59 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1561815835116 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1561815835116 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1561815835539 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mewa/Desktop/workingrepo/game_display/uarttest/output_files/uarttest.map.smsg " "Generated suppressed messages file C:/Users/Mewa/Desktop/workingrepo/game_display/uarttest/output_files/uarttest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1561815835997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561815836682 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561815836682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561815836927 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561815836927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561815836927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561815836927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561815837067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 23:43:57 2019 " "Processing ended: Sat Jun 29 23:43:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561815837067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561815837067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561815837067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561815837067 ""}
