rm -rf sim/mixed/regression/bin/work
rm -rf sim/verilog/regression/bin/work
rm -rf sim/vhdl/regression/bin/work

rm -rf synthesis

rm -rf work-obj93.cf
rm -rf *.vvp
rm -rf obj_dir
rm -rf mpsoc_dma_testbench.tree
