-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Sat Jul 30 19:27:53 2022
-- Host        : LAPTOP-J1V8P7F0 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {c:/Users/86182/Desktop/vivado
--               workshop/project/project.srcs/sources_1/ip/mem_pipe/mem_pipe_sim_netlist.vhdl}
-- Design      : mem_pipe
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem_pipe_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem_pipe_bindec : entity is "bindec";
end mem_pipe_bindec;

architecture STRUCTURE of mem_pipe_bindec is
begin
\ENOUT_inferred__13/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(3),
      I3 => addra(1),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem_pipe_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_15_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem_pipe_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end mem_pipe_blk_mem_gen_mux;

architecture STRUCTURE of mem_pipe_blk_mem_gen_mux is
  signal \douta[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[8]_INST_0_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[8]_INST_0_i_2\ : label is "soft_lutpair0";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => DOADO(0),
      I2 => \douta[8]_INST_0_i_2_n_0\,
      I3 => p_15_out(0),
      I4 => \douta[0]_INST_0_i_1_n_0\,
      I5 => \douta[0]_INST_0_i_2_n_0\,
      O => douta(0)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_douta(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \douta[0]_INST_0_i_1_n_0\
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(0),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \douta[0]_INST_0_i_2_n_0\
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => DOADO(1),
      I2 => \douta[8]_INST_0_i_2_n_0\,
      I3 => p_15_out(1),
      I4 => \douta[1]_INST_0_i_1_n_0\,
      I5 => \douta[1]_INST_0_i_2_n_0\,
      O => douta(1)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_douta(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \douta[1]_INST_0_i_1_n_0\
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(1),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \douta[1]_INST_0_i_2_n_0\
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => DOADO(2),
      I2 => \douta[8]_INST_0_i_2_n_0\,
      I3 => p_15_out(2),
      I4 => \douta[2]_INST_0_i_1_n_0\,
      I5 => \douta[2]_INST_0_i_2_n_0\,
      O => douta(2)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_douta(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \douta[2]_INST_0_i_1_n_0\
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(2),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(2),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \douta[2]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => DOADO(3),
      I2 => \douta[8]_INST_0_i_2_n_0\,
      I3 => p_15_out(3),
      I4 => \douta[3]_INST_0_i_1_n_0\,
      I5 => \douta[3]_INST_0_i_2_n_0\,
      O => douta(3)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_douta(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(3),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(3),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => DOADO(4),
      I2 => \douta[8]_INST_0_i_2_n_0\,
      I3 => p_15_out(4),
      I4 => \douta[4]_INST_0_i_1_n_0\,
      I5 => \douta[4]_INST_0_i_2_n_0\,
      O => douta(4)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_douta(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(4),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(4),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(4),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => DOADO(5),
      I2 => \douta[8]_INST_0_i_2_n_0\,
      I3 => p_15_out(5),
      I4 => \douta[5]_INST_0_i_1_n_0\,
      I5 => \douta[5]_INST_0_i_2_n_0\,
      O => douta(5)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_douta(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(5),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(5),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(5),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => DOADO(6),
      I2 => \douta[8]_INST_0_i_2_n_0\,
      I3 => p_15_out(6),
      I4 => \douta[6]_INST_0_i_1_n_0\,
      I5 => \douta[6]_INST_0_i_2_n_0\,
      O => douta(6)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_douta(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(6),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(6),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => DOADO(7),
      I2 => \douta[8]_INST_0_i_2_n_0\,
      I3 => p_15_out(7),
      I4 => \douta[7]_INST_0_i_1_n_0\,
      I5 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(7)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_douta(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(7),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(7),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => DOPADOP(0),
      I2 => \douta[8]_INST_0_i_2_n_0\,
      I3 => p_15_out(8),
      I4 => \douta[8]_INST_0_i_3_n_0\,
      I5 => \douta[8]_INST_0_i_4_n_0\,
      O => douta(8)
    );
\douta[8]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sel_pipe(1),
      I1 => sel_pipe(2),
      I2 => sel_pipe(3),
      O => \douta[8]_INST_0_i_1_n_0\
    );
\douta[8]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => sel_pipe(3),
      I2 => sel_pipe(2),
      I3 => sel_pipe(1),
      O => \douta[8]_INST_0_i_2_n_0\
    );
\douta[8]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F0CCAA"
    )
        port map (
      I0 => ram_douta(8),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0),
      I3 => sel_pipe(1),
      I4 => sel_pipe(2),
      I5 => sel_pipe(3),
      O => \douta[8]_INST_0_i_3_n_0\
    );
\douta[8]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000CCAA000000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(0),
      I3 => sel_pipe(2),
      I4 => sel_pipe(1),
      I5 => sel_pipe(3),
      O => \douta[8]_INST_0_i_4_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem_pipe_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem_pipe_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end mem_pipe_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of mem_pipe_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFC30000000000FFFFFFFFFF0C0000000003FFFFFFFFFDB0000000001FFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFF8F01FFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF1FFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFC7FFF",
      INITP_05 => X"FFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF1FFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFC7FFFF",
      INITP_07 => X"FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF1FFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFC7FFFFF",
      INITP_09 => X"FFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF1FFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFC7FFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC780000000000000081FFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F8FFFCF000000000000080FBFFFFFF",
      INITP_0E => X"FFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFF",
      INITP_0F => X"FFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFF",
      INIT_00 => X"3434343434343434343434343434343434343434343434343434343434343434",
      INIT_01 => X"3434343434343434343434343434343434343434343434343434343434343434",
      INIT_02 => X"3434343434343434343434343434343434343434343434343434343434343434",
      INIT_03 => X"3434343434343434343434343434343434343434343434343434343434343434",
      INIT_04 => X"3434343434343434343434343434343434343434343434343434343434343434",
      INIT_05 => X"3434343434343434343434343434343434343434343434343434343434343434",
      INIT_06 => X"3434343434343434343434343434343434343434343434343434343434343434",
      INIT_07 => X"3434343434343434343434343434343434343434343434343434343434343434",
      INIT_08 => X"F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F7E5D5D5B2B2B23434343434",
      INIT_09 => X"E5E5E5E5E5E5F8F8F8E5E5E5E5F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8",
      INIT_0A => X"E5D5B2B2B244343434343472727282B2B2B2E5E5E5E5E5E5E5E5E5E5E5E5E5E5",
      INIT_0B => X"F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E5",
      INIT_0C => X"E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5F8F8F8E5E5E5E5F8F8F8F8F8F8F8F8F8",
      INIT_0D => X"F8F8F8F8F8F8F8F8F8E5E5D5B2B2B244343434343472728282B2B2B2E5E5E5E5",
      INIT_0E => X"E5F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8",
      INIT_0F => X"828282B2C2B2E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5F8F8F8E5E5E5",
      INIT_10 => X"C3C3C3C3C3E5E5E5E5C3C3C3E5E5E5E5E5E5E6F8F8F8E5E5D544343434343472",
      INIT_11 => X"C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3",
      INIT_12 => X"E5E5D544343434343472828282828282C3C3C392828282C3C3C3C3C3C3C3C3C3",
      INIT_13 => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C3C3E5E5E5D5C2C3C3E5E5E5E5E5E5E6F8F8F8",
      INIT_14 => X"82C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_15 => X"E5E5E5E5E5E5E6F8F8F8E5E5E544343434343472828282828282C2B2B2828282",
      INIT_16 => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C3C3E5E5E5D5C2C3C3",
      INIT_17 => X"82828282C2B2B282828282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_18 => X"C2C3C3E5E5E5D5C2C3C3E5E5E5E5E5E5E6F8F8F8E5E5E5443434343434728282",
      INIT_19 => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_1A => X"E544343434343472828282828282C2B2B282828282C2C2C2C2C2C2C2C2C2C2C2",
      INIT_1B => X"C2C2C2C2C2C2C2C2C2C2C2C3C3E5E5E5D5C2C3C3E5E5E5E5E5E5E6F8F8F8E5E5",
      INIT_1C => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_1D => X"E5E5E5E5E6F8F8F8E5E5E544343434343472828282828282C2B2B282828282C2",
      INIT_1E => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C3C3E5E5E5D5C2C3C3E5E5",
      INIT_1F => X"8282C2B2B282828282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_20 => X"C3E5E5E5D5C2C3C3E5E5E5E5E5E5E6F8F8F8E5E5E54434343434347282828282",
      INIT_21 => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C3",
      INIT_22 => X"343434343472828282828282C2B2B282828282C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_23 => X"C2C2C2C2C2C2C2C2C2C3C3E5E5E5D5C2C3C3E5E5E5E5E5E5E6F8F8F8E5E5E544",
      INIT_24 => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_25 => X"E5E5E6F8F8F8E5E5E544343434343472828282828282C2B2B282828282C2C2C2",
      INIT_26 => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C3C3E5E5E5D5C2C3C3E5E5E5E5",
      INIT_27 => X"C2B2B282828282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_28 => X"E5E5D5C2C3C3E5E5E5E5E5E5E6F8F8F8E5E5E544343434343472828282828282",
      INIT_29 => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C3C3E5",
      INIT_2A => X"34343472828282828282C2B2B282828282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_2B => X"C2C2C2C2C2C2C2C3C3E5E5E5D5C2C3C3E5E5E5E5E5E5E6F8F8F8E5E5E5443434",
      INIT_2C => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_2D => X"E6F8F8F8E5E5E544343434343472828282828282C2B2B282828282C2C2C2C2C2",
      INIT_2E => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C3C3E5E5E5D5C2C3C3E5E5E5E5E5E5",
      INIT_2F => X"B282828282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_30 => X"D5C2C3C3E5E5E5E5E5E5E6F8F8F8E5E5E544343434343472828282828282C2B2",
      INIT_31 => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C3C3E5E5E5",
      INIT_32 => X"3472828282828282C2B2B282828282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_33 => X"C2C2C2C2C2C3C3E5E5E5D5C2C3C3E5E5E5E5E5E5E6F8F8F8E5E5E54434343434",
      INIT_34 => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_35 => X"F8F8E5E5E544343434343472828282828282C2B2B282828282C2C2C2C2C2C2C2",
      INIT_36 => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C3C3E5E5E5D5C2C3C3E5E5E5E5E5E5E6F8",
      INIT_37 => X"828282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_38 => X"C3C3E5E5E5E5E5E5E6F8F8F8E5E5E544343434343472828282828282C2B2B282",
      INIT_39 => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C3C3E5E5E5D5C2",
      INIT_3A => X"828282828282C2B2B282828282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_3B => X"C2C2C2C3C3E5E5E5D5C2C3C3E5E5E5E5E5E5E6F8F8F8E5E5E544343434343472",
      INIT_3C => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_3D => X"E5E5E544343434343472828282828282C2B2B282828282C2C2C2C2C2C2C2C2C2",
      INIT_3E => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C3C3E5E5E5D5C2C3C3E5E5E5E5E5E5E6F8F8F8",
      INIT_3F => X"82C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_40 => X"E5E5E5E5E5E5E6F8F8F8E5E5E544343434343472828282828282C2B2B2828282",
      INIT_41 => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C3C3E5E5E5D5C2C3C3",
      INIT_42 => X"82828282C2B2B282828282C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_43 => X"C2C3C3E5E5E5D5C2C3C3E5E5E5E5E5E5E6F8F8F8E5E5E5443434343434728282",
      INIT_44 => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_45 => X"E544343434343472828282828282C2B2B282828282C2C2C2C2C2C2C2C2C2C2C2",
      INIT_46 => X"C2C2C2C2C2C2C2C2C2C2C2C3C3E5E5E5D5C2C3C3E5E5E5E5E5E5E6F8F8F8E5E5",
      INIT_47 => X"C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2",
      INIT_48 => X"E5E5E5E5E6F8F8F8E5E5E544343434343472828282828282C2B2B282828282C2",
      INIT_49 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5D5B2C2C3E5E5",
      INIT_4A => X"8282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4B => X"C3E5E5E5D5B2C2C3E5E5E5E5E5E5E6F8F8F8E5E5E54434343434347282828282",
      INIT_4C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2",
      INIT_4D => X"343434343472828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4E => X"B2B2B2B2B2B2B2B2B2C2C3E5E5E5D5B2C2C3E5E5E5E5E5E5E6F8F8F8E5E5E544",
      INIT_4F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_50 => X"E5E5E6F8F8F8E5E5E544343434343472828282828282B2B2B282828282B2B2B2",
      INIT_51 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5D5B2C2C3E5E5E5E5",
      INIT_52 => X"B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_53 => X"E5E5D5B2C2C3E5E5E5E5E5E5E6F8F8F8E5E5E544343434343472828282828282",
      INIT_54 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5",
      INIT_55 => X"34343472828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_56 => X"B2B2B2B2B2B2B2C2C3E5E5E5D5B2C2C3E5E5E5E5E5E5E6F8F8F8E5E5E5443434",
      INIT_57 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_58 => X"A3A4A4A4A3A39334343434343472828282828282B2B2B282828282B2B2B2B2B2",
      INIT_59 => X"92929292929292929292929292929292929292A3A3A3A3929292A3A3A3A3A3A3",
      INIT_5A => X"9282828282929292929292929292929292929292929292929292929292929292",
      INIT_5B => X"8282828282828282828282828282828272343434343434728282828282829292",
      INIT_5C => X"8282828282828282828282828282828282828282828282828282828282828282",
      INIT_5D => X"3472828282828282828282828282828282828282828282828282828282828282",
      INIT_5E => X"7272727272727272727272727272727272727272727272727272723434343434",
      INIT_5F => X"7272727272727272727272727272727272727272727272727272727272727272",
      INIT_60 => X"5353535343343434343434727272727272727272727272727272727272727272",
      INIT_61 => X"5353535353535353535353535353535353535353535353535353535353535353",
      INIT_62 => X"5353535353535353535353535353535353535353535353535353535353535353",
      INIT_63 => X"3434343434343434343434343434343434343434344353535353535353535353",
      INIT_64 => X"3434343434343434343434343434343434343434343434343434343434343434",
      INIT_65 => X"3434343434343434343434343434343434343434343434343434343434343434",
      INIT_66 => X"3434343434343434343434343434343434343434343434343434343434343434",
      INIT_67 => X"3434343434343434343434343434343434343434343434343434343434343434",
      INIT_68 => X"3434342323233434343434343434343434343434343434343434343434343434",
      INIT_69 => X"6363636363636363647474746363647474747474747474747586868675747474",
      INIT_6A => X"5353535363636363636363636363636363636363636363636363636363636363",
      INIT_6B => X"E5E5E5F8F8F8F8E5E5D534343400000023232334343443535353535353636363",
      INIT_6C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C3E5E5E5B2B2C3E5E5E5E5E5E5E5",
      INIT_6D => X"62828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6E => X"B2B2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434",
      INIT_6F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C3E5E5E5",
      INIT_70 => X"3400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2",
      INIT_71 => X"B2B2B2B2B2B2C3E5E5E5B2B2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434",
      INIT_72 => X"8282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_73 => X"E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B28282",
      INIT_74 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C3E5E5E5B2B2C3E5E5E5E5E5E5E5E5E5",
      INIT_75 => X"8282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_76 => X"C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000003334346282",
      INIT_77 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C3E5E5E5B2B2",
      INIT_78 => X"000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2",
      INIT_79 => X"B2B2B2B2C3E5E5E5B2B2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400",
      INIT_7A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7B => X"F8F8F8E5E5D534343400000000000033343462828282828282B2B2B282828282",
      INIT_7C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2C3E5E5E5B2B2C3E5E5E5E5E5E5E5E5E5E5F8",
      INIT_7D => X"828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7E => X"E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282",
      INIT_7F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C3E5E5E5B2B2C3E5",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addra(13),
      I1 => addra(14),
      I2 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFF",
      INITP_01 => X"FFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFF",
      INITP_02 => X"FFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFF",
      INITP_03 => X"FFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFF",
      INITP_04 => X"FFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFF",
      INITP_05 => X"FFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFF",
      INITP_06 => X"FFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFF",
      INITP_07 => X"FFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFF",
      INITP_08 => X"FFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFF",
      INITP_09 => X"FFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFF",
      INITP_0A => X"FFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFF",
      INITP_0B => X"FFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFF",
      INITP_0C => X"FFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFF",
      INITP_0D => X"FFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFF",
      INITP_0E => X"FFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFF",
      INITP_0F => X"FF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFF",
      INIT_00 => X"00000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_01 => X"B2B2C3E5E5E5B2B2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000",
      INIT_02 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_03 => X"F8E5E5D534343400000000000033343462828282828282B2B2B282828282B2B2",
      INIT_04 => X"B2B2B2B2B2B2B2B2B2B2B2B2C3E5E5E5B2B2C3E5E5E5E5E5E5E5E5E5E5F8F8F8",
      INIT_05 => X"82B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_06 => X"E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434628282828282",
      INIT_07 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C3E5E5E5B2B2C3E5E5E5",
      INIT_08 => X"0033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_09 => X"C3E5E5E5B2B2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000",
      INIT_0A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_0B => X"E5D534343400000000000033343462828282828282B2B2B282828282B2B2B2B2",
      INIT_0C => X"B2B2B2B2B2B2B2B2B2B2C3E5E5E5B2B2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5",
      INIT_0D => X"B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_0E => X"E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2",
      INIT_0F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C3E5E5E5B2B2C3E5E5E5E5E5",
      INIT_10 => X"343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_11 => X"E5E5B2B2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033",
      INIT_12 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C3E5",
      INIT_13 => X"34343400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2",
      INIT_14 => X"B2B2B2B2B2B2B2B2C3E5E5E5B2B2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5",
      INIT_15 => X"82828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_16 => X"E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B2",
      INIT_17 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C3E5E5E5B2B2C3E5E5E5E5E5E5E5",
      INIT_18 => X"62828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_19 => X"B2B2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434",
      INIT_1A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C3E5E5E5",
      INIT_1B => X"3400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2",
      INIT_1C => X"B2B2B2B2B2B2C3E5E5E5B2B2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434",
      INIT_1D => X"8282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1E => X"E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B28282",
      INIT_1F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C3E5E5E5B2B2C3E5E5E5E5E5E5E5E5E5",
      INIT_20 => X"8282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_21 => X"C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000003334346282",
      INIT_22 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C3E5E5E5B2B2",
      INIT_23 => X"000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2",
      INIT_24 => X"B2B2B2B2C3E5E5E5B2B2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400",
      INIT_25 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_26 => X"F8F8F8E5E5D534343400000000000033343462828282828282B2B2B282828282",
      INIT_27 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2C3E5E5E5B2B2C3E5E5E5E5E5E5E5E5E5E5F8",
      INIT_28 => X"828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_29 => X"E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282",
      INIT_2A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C3E5E5E5B2B2C3E5",
      INIT_2B => X"00000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_2C => X"B2B2C3E5E5E5B2B2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000",
      INIT_2D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_2E => X"F8E5E5D534343400000000000033343462828282828282B2B2B282828282B2B2",
      INIT_2F => X"B2B2B2B2B2B2B2B2B2B2B2B2C3E5E5E5B2B2C3E5E5E5E5E5E5E5E5E5E5F8F8F8",
      INIT_30 => X"82B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_31 => X"E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434628282828282",
      INIT_32 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C3E5E5E5B2B2C3E5E5E5",
      INIT_33 => X"0033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_34 => X"C3E5E5E5B2B2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000",
      INIT_35 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_36 => X"E5D534343400000000000033343462828282828282B2B2B282828282B2B2B2B2",
      INIT_37 => X"B2B2B2B2B2B2B2B2B2B2C3E5E5E5B2B2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5",
      INIT_38 => X"B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_39 => X"E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2",
      INIT_3A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C3E5E5E5B2B2C3E5E5E5E5E5",
      INIT_3B => X"343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3C => X"E5E5B2B2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033",
      INIT_3D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C3E5",
      INIT_3E => X"34343400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2",
      INIT_3F => X"B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5",
      INIT_40 => X"82828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_41 => X"E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B2",
      INIT_42 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5",
      INIT_43 => X"62828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_44 => X"B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434",
      INIT_45 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5",
      INIT_46 => X"3400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2",
      INIT_47 => X"B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434",
      INIT_48 => X"8282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_49 => X"E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B28282",
      INIT_4A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5",
      INIT_4B => X"8282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4C => X"C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000003334346282",
      INIT_4D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2",
      INIT_4E => X"000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2",
      INIT_4F => X"B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400",
      INIT_50 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_51 => X"F8F8F8E5E5D534343400000000000033343462828282828282B2B2B282828282",
      INIT_52 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8",
      INIT_53 => X"828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_54 => X"E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282",
      INIT_55 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5",
      INIT_56 => X"00000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_57 => X"B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000",
      INIT_58 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_59 => X"F8E5E5D534343400000000000033343462828282828282B2B2B282828282B2B2",
      INIT_5A => X"B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8",
      INIT_5B => X"82B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5C => X"E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434628282828282",
      INIT_5D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5",
      INIT_5E => X"0033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5F => X"C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000",
      INIT_60 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2",
      INIT_61 => X"E5D534343400000000000033343462828282828282B2B2B282828282B2B2B2B2",
      INIT_62 => X"B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5",
      INIT_63 => X"B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_64 => X"E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2",
      INIT_65 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5",
      INIT_66 => X"343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_67 => X"E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033",
      INIT_68 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5",
      INIT_69 => X"34343400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2",
      INIT_6A => X"B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5",
      INIT_6B => X"82828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6C => X"E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B2",
      INIT_6D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5",
      INIT_6E => X"62828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6F => X"B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434",
      INIT_70 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5",
      INIT_71 => X"3400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2",
      INIT_72 => X"B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434",
      INIT_73 => X"8282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_74 => X"E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B28282",
      INIT_75 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5",
      INIT_76 => X"8282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_77 => X"C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000003334346282",
      INIT_78 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2",
      INIT_79 => X"000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2",
      INIT_7A => X"B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400",
      INIT_7B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7C => X"F8F8F8E5E5D534343400000000000033343462828282828282B2B2B282828282",
      INIT_7D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8",
      INIT_7E => X"828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7F => X"E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[8]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => addra(13),
      I1 => addra(14),
      I2 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFF",
      INITP_01 => X"F0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFF",
      INITP_02 => X"C3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFF",
      INITP_03 => X"0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFF",
      INITP_04 => X"3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF",
      INITP_05 => X"FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC",
      INITP_06 => X"F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0",
      INITP_07 => X"E03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3",
      INITP_08 => X"80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0F",
      INITP_09 => X"03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F",
      INITP_0A => X"0FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE",
      INITP_0B => X"3FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F8",
      INITP_0C => X"FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE0",
      INITP_0D => X"FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80",
      INITP_0E => X"FBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03",
      INITP_0F => X"EFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80F",
      INIT_00 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5",
      INIT_01 => X"00000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_02 => X"B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000",
      INIT_03 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_04 => X"F8E5E5D534343400000000000033343462828282828282B2B2B282828282B2B2",
      INIT_05 => X"B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8",
      INIT_06 => X"82B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_07 => X"E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434628282828282",
      INIT_08 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5",
      INIT_09 => X"0033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_0A => X"C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000",
      INIT_0B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2",
      INIT_0C => X"E5D534343400000000000033343462828282828282B2B2B282828282B2B2B2B2",
      INIT_0D => X"B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5",
      INIT_0E => X"B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_0F => X"E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2",
      INIT_10 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5",
      INIT_11 => X"343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_12 => X"E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033",
      INIT_13 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5",
      INIT_14 => X"34343400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2",
      INIT_15 => X"B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5",
      INIT_16 => X"82828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_17 => X"E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B2",
      INIT_18 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5",
      INIT_19 => X"62828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1A => X"B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434",
      INIT_1B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5",
      INIT_1C => X"3400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2",
      INIT_1D => X"B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434",
      INIT_1E => X"8282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1F => X"E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B28282",
      INIT_20 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5",
      INIT_21 => X"8282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_22 => X"C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000003334346282",
      INIT_23 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2",
      INIT_24 => X"000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2",
      INIT_25 => X"B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400",
      INIT_26 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_27 => X"F8F8F8E5E5D534343400000000000033343462828282828282B2B2B282828282",
      INIT_28 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8",
      INIT_29 => X"828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_2A => X"E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282",
      INIT_2B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5",
      INIT_2C => X"00000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_2D => X"B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000",
      INIT_2E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_2F => X"F8E5E5D534343400000000000033343462828282828282B2B2B282828282B2B2",
      INIT_30 => X"B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8",
      INIT_31 => X"82B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_32 => X"E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434628282828282",
      INIT_33 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5",
      INIT_34 => X"0033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_35 => X"C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000",
      INIT_36 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2",
      INIT_37 => X"E5D534343400000000000033343462828282828282B2B2B282828282B2B2B2B2",
      INIT_38 => X"B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5",
      INIT_39 => X"B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3A => X"E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2",
      INIT_3B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5",
      INIT_3C => X"343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3D => X"E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033",
      INIT_3E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5",
      INIT_3F => X"34343400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2",
      INIT_40 => X"B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5",
      INIT_41 => X"82828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_42 => X"E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B2",
      INIT_43 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5",
      INIT_44 => X"62828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_45 => X"B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434",
      INIT_46 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5",
      INIT_47 => X"3400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2",
      INIT_48 => X"B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434",
      INIT_49 => X"8282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4A => X"E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B28282",
      INIT_4B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5",
      INIT_4C => X"8282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4D => X"C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000003334346282",
      INIT_4E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2",
      INIT_4F => X"000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2",
      INIT_50 => X"B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400",
      INIT_51 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_52 => X"F8F8F8E5E5D534343400000000000033343462828282828282B2B2B282828282",
      INIT_53 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8",
      INIT_54 => X"828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_55 => X"E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282",
      INIT_56 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5",
      INIT_57 => X"00000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_58 => X"B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000",
      INIT_59 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5A => X"F8E5E5D534343400000000000033343462828282828282B2B2B282828282B2B2",
      INIT_5B => X"B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8",
      INIT_5C => X"82B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5D => X"E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434628282828282",
      INIT_5E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5",
      INIT_5F => X"0033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_60 => X"C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000",
      INIT_61 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2",
      INIT_62 => X"E5D534343400000000000033343462828282828282B2B2B282828282B2B2B2B2",
      INIT_63 => X"B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5",
      INIT_64 => X"B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_65 => X"E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2",
      INIT_66 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5",
      INIT_67 => X"343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_68 => X"E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033",
      INIT_69 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5",
      INIT_6A => X"34343400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2",
      INIT_6B => X"B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5",
      INIT_6C => X"82828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6D => X"E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B2",
      INIT_6E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5",
      INIT_6F => X"62828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_70 => X"B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434",
      INIT_71 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5",
      INIT_72 => X"3400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2",
      INIT_73 => X"B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434",
      INIT_74 => X"8282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_75 => X"E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B28282",
      INIT_76 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5",
      INIT_77 => X"8282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_78 => X"C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000003334346282",
      INIT_79 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2",
      INIT_7A => X"000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2",
      INIT_7B => X"B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400",
      INIT_7C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7D => X"F8F8F8E5E5D534343400000000000033343462828282828282B2B2B282828282",
      INIT_7E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8",
      INIT_7F => X"828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[8]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"BFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03F",
      INITP_01 => X"FFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FF",
      INITP_02 => X"FFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FE",
      INITP_03 => X"FFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFB",
      INITP_04 => X"FFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEF",
      INITP_05 => X"FFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBF",
      INITP_06 => X"FFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFF",
      INITP_07 => X"FFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFF",
      INITP_08 => X"FFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFF",
      INITP_09 => X"FFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFF",
      INITP_0A => X"FFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFF",
      INITP_0B => X"FFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFF",
      INITP_0C => X"FFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFF",
      INITP_0D => X"FFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFF",
      INITP_0E => X"FFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFF",
      INITP_0F => X"FFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFF",
      INIT_00 => X"E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282",
      INIT_01 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5",
      INIT_02 => X"00000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_03 => X"B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000",
      INIT_04 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_05 => X"F8E5E5D534343400000000000033343462828282828282B2B2B282828282B2B2",
      INIT_06 => X"B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8",
      INIT_07 => X"82B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_08 => X"E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434628282828282",
      INIT_09 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5",
      INIT_0A => X"0033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_0B => X"C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000",
      INIT_0C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2",
      INIT_0D => X"E5D534343400000000000033343462828282828282B2B2B282828282B2B2B2B2",
      INIT_0E => X"B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5",
      INIT_0F => X"B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_10 => X"E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2",
      INIT_11 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5",
      INIT_12 => X"343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_13 => X"E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033",
      INIT_14 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5",
      INIT_15 => X"34343400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2",
      INIT_16 => X"B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5",
      INIT_17 => X"82828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_18 => X"E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B2",
      INIT_19 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5",
      INIT_1A => X"62828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1B => X"B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434",
      INIT_1C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5",
      INIT_1D => X"3400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2",
      INIT_1E => X"B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434",
      INIT_1F => X"8282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_20 => X"E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B28282",
      INIT_21 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5",
      INIT_22 => X"8282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_23 => X"C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000003334346282",
      INIT_24 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2",
      INIT_25 => X"000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2",
      INIT_26 => X"B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400",
      INIT_27 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_28 => X"F8F8F8E5E5D534343400000000000033343462828282828282B2B2B282828282",
      INIT_29 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8",
      INIT_2A => X"828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_2B => X"E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282",
      INIT_2C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5",
      INIT_2D => X"00000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_2E => X"B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000",
      INIT_2F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_30 => X"F8E5E5D534343400000000000033343462828282828282B2B2B282828282B2B2",
      INIT_31 => X"B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8",
      INIT_32 => X"82B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_33 => X"E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434628282828282",
      INIT_34 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5",
      INIT_35 => X"0033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_36 => X"C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000",
      INIT_37 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2",
      INIT_38 => X"E5D534343400000000000033343462828282828282B2B2B282828282B2B2B2B2",
      INIT_39 => X"B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5",
      INIT_3A => X"B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3B => X"E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2",
      INIT_3C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5",
      INIT_3D => X"343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3E => X"E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033",
      INIT_3F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5",
      INIT_40 => X"34343400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2",
      INIT_41 => X"B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5",
      INIT_42 => X"82828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_43 => X"E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B2",
      INIT_44 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5",
      INIT_45 => X"62828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_46 => X"B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434",
      INIT_47 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5",
      INIT_48 => X"3400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2",
      INIT_49 => X"B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434",
      INIT_4A => X"8282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4B => X"E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B28282",
      INIT_4C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5",
      INIT_4D => X"8282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4E => X"C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000003334346282",
      INIT_4F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2",
      INIT_50 => X"000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2",
      INIT_51 => X"B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400",
      INIT_52 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_53 => X"F8F8F8E5E5D534343400000000000033343462828282828282B2B2B282828282",
      INIT_54 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8",
      INIT_55 => X"828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_56 => X"E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282",
      INIT_57 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5",
      INIT_58 => X"00000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_59 => X"B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000",
      INIT_5A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5B => X"F8E5E5D534343400000000000033343462828282828282B2B2B282828282B2B2",
      INIT_5C => X"B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8",
      INIT_5D => X"82B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5E => X"E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434628282828282",
      INIT_5F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5",
      INIT_60 => X"0033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_61 => X"C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000",
      INIT_62 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2",
      INIT_63 => X"E5D534343400000000000033343462828282828282B2B2B282828282B2B2B2B2",
      INIT_64 => X"B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5",
      INIT_65 => X"B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_66 => X"E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2",
      INIT_67 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5",
      INIT_68 => X"343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_69 => X"E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033",
      INIT_6A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5",
      INIT_6B => X"34343400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2",
      INIT_6C => X"B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5",
      INIT_6D => X"82828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6E => X"E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B2",
      INIT_6F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5",
      INIT_70 => X"62828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_71 => X"B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434",
      INIT_72 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5",
      INIT_73 => X"3400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2",
      INIT_74 => X"B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434",
      INIT_75 => X"8282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_76 => X"E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B28282",
      INIT_77 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5",
      INIT_78 => X"8282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_79 => X"C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000003334346282",
      INIT_7A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2",
      INIT_7B => X"000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2",
      INIT_7C => X"B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400",
      INIT_7D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7E => X"F8F8F8E5E5D534343400000000000033343462828282828282B2B2B282828282",
      INIT_7F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[8]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(14),
      I1 => addra(13),
      I2 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFF",
      INITP_01 => X"FFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFF",
      INITP_02 => X"FFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFF",
      INITP_03 => X"FFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFF",
      INITP_04 => X"FFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFF",
      INITP_05 => X"FFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFF",
      INITP_06 => X"FFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFF",
      INITP_07 => X"FFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFF",
      INITP_08 => X"FFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFF",
      INITP_09 => X"FFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFF",
      INITP_0A => X"FF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFF",
      INITP_0B => X"FC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFF",
      INITP_0C => X"F0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFF",
      INITP_0D => X"C3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFF",
      INITP_0E => X"0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFF",
      INITP_0F => X"3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF",
      INIT_00 => X"828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_01 => X"E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282",
      INIT_02 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5",
      INIT_03 => X"00000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_04 => X"B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000",
      INIT_05 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_06 => X"F8E5E5D534343400000000000033343462828282828282B2B2B282828282B2B2",
      INIT_07 => X"B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8",
      INIT_08 => X"82B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_09 => X"E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434628282828282",
      INIT_0A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5",
      INIT_0B => X"0033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_0C => X"C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000",
      INIT_0D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2",
      INIT_0E => X"E5D534343400000000000033343462828282828282B2B2B282828282B2B2B2B2",
      INIT_0F => X"B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5",
      INIT_10 => X"B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_11 => X"E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2",
      INIT_12 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5",
      INIT_13 => X"343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_14 => X"E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033",
      INIT_15 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5",
      INIT_16 => X"34343400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2",
      INIT_17 => X"B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5",
      INIT_18 => X"82828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_19 => X"E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B2",
      INIT_1A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5",
      INIT_1B => X"62828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1C => X"B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434",
      INIT_1D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5",
      INIT_1E => X"3400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2",
      INIT_1F => X"B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434",
      INIT_20 => X"8282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_21 => X"E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B28282",
      INIT_22 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5",
      INIT_23 => X"8282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_24 => X"C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000003334346282",
      INIT_25 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2",
      INIT_26 => X"000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2",
      INIT_27 => X"B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400",
      INIT_28 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_29 => X"F8F8F8E5E5D534343400000000000033343462828282828282B2B2B282828282",
      INIT_2A => X"B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8",
      INIT_2B => X"828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_2C => X"E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282",
      INIT_2D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5",
      INIT_2E => X"00000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_2F => X"B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000",
      INIT_30 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_31 => X"F8E5E5D534343400000000000033343462828282828282B2B2B282828282B2B2",
      INIT_32 => X"B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8",
      INIT_33 => X"82B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_34 => X"E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434628282828282",
      INIT_35 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5",
      INIT_36 => X"0033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_37 => X"C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000",
      INIT_38 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2",
      INIT_39 => X"E5D534343400000000000033343462828282828282B2B2B282828282B2B2B2B2",
      INIT_3A => X"B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5",
      INIT_3B => X"B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3C => X"E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2",
      INIT_3D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5",
      INIT_3E => X"343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3F => X"E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033",
      INIT_40 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5",
      INIT_41 => X"34343400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2",
      INIT_42 => X"B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5",
      INIT_43 => X"82828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_44 => X"E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B2",
      INIT_45 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5",
      INIT_46 => X"62828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_47 => X"B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434",
      INIT_48 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5",
      INIT_49 => X"3400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2",
      INIT_4A => X"B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434",
      INIT_4B => X"8282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4C => X"E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B28282",
      INIT_4D => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5",
      INIT_4E => X"8282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4F => X"C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000003334346282",
      INIT_50 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2",
      INIT_51 => X"000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2",
      INIT_52 => X"B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400",
      INIT_53 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_54 => X"F8F8F8E5E5D534343400000000000033343462828282828282B2B2B282828282",
      INIT_55 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8",
      INIT_56 => X"828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_57 => X"E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282",
      INIT_58 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5",
      INIT_59 => X"00000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5A => X"B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000",
      INIT_5B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5C => X"F8E5E5D534343400000000000033343462828282828282B2B2B282828282B2B2",
      INIT_5D => X"B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8",
      INIT_5E => X"82B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5F => X"E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434628282828282",
      INIT_60 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5",
      INIT_61 => X"0033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_62 => X"C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000",
      INIT_63 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2",
      INIT_64 => X"E5D534343400000000000033343462828282828282B2B2B282828282B2B2B2B2",
      INIT_65 => X"B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5",
      INIT_66 => X"B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_67 => X"E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2",
      INIT_68 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5",
      INIT_69 => X"343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6A => X"E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033",
      INIT_6B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5",
      INIT_6C => X"34343400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2",
      INIT_6D => X"B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5",
      INIT_6E => X"82828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6F => X"E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B2",
      INIT_70 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5",
      INIT_71 => X"62828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_72 => X"B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434",
      INIT_73 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5",
      INIT_74 => X"3400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2",
      INIT_75 => X"B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434",
      INIT_76 => X"8282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_77 => X"E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B28282",
      INIT_78 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5",
      INIT_79 => X"8282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7A => X"C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000003334346282",
      INIT_7B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2",
      INIT_7C => X"000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2",
      INIT_7D => X"B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400",
      INIT_7E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7F => X"F8F8F8E5E5D534343400000000000033343462828282828282B2B2B282828282",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[8]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC",
      INITP_01 => X"F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0",
      INITP_02 => X"E03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3",
      INITP_03 => X"80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0F",
      INITP_04 => X"03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F",
      INITP_05 => X"0FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE",
      INITP_06 => X"3FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F8",
      INITP_07 => X"FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE0",
      INITP_08 => X"FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80",
      INITP_09 => X"FBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03",
      INITP_0A => X"EFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80F",
      INITP_0B => X"BFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03F",
      INITP_0C => X"FFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FF",
      INITP_0D => X"FFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FE",
      INITP_0E => X"FFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFB",
      INITP_0F => X"FFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEF",
      INIT_00 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8",
      INIT_01 => X"828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_02 => X"E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282",
      INIT_03 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5",
      INIT_04 => X"00000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_05 => X"B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000",
      INIT_06 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_07 => X"F8E5E5D534343400000000000033343462828282828282B2B2B282828282B2B2",
      INIT_08 => X"B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8",
      INIT_09 => X"82B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_0A => X"E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434628282828282",
      INIT_0B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5",
      INIT_0C => X"0033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_0D => X"C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000",
      INIT_0E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2",
      INIT_0F => X"E5D534343400000000000033343462828282828282B2B2B282828282B2B2B2B2",
      INIT_10 => X"B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5",
      INIT_11 => X"B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_12 => X"E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2",
      INIT_13 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5",
      INIT_14 => X"343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_15 => X"E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033",
      INIT_16 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5",
      INIT_17 => X"34343400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2",
      INIT_18 => X"B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5",
      INIT_19 => X"82828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1A => X"E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B2",
      INIT_1B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5",
      INIT_1C => X"62828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1D => X"B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434",
      INIT_1E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5",
      INIT_1F => X"3400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2",
      INIT_20 => X"B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434",
      INIT_21 => X"8282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_22 => X"E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B28282",
      INIT_23 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5",
      INIT_24 => X"8282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_25 => X"C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000003334346282",
      INIT_26 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2",
      INIT_27 => X"000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2",
      INIT_28 => X"B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400",
      INIT_29 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_2A => X"F8F8F8E5E5D534343400000000000033343462828282828282B2B2B282828282",
      INIT_2B => X"B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8",
      INIT_2C => X"828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_2D => X"E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282",
      INIT_2E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5",
      INIT_2F => X"00000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_30 => X"B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000",
      INIT_31 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_32 => X"F8E5E5D534343400000000000033343462828282828282B2B2B282828282B2B2",
      INIT_33 => X"B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8",
      INIT_34 => X"82B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_35 => X"E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434628282828282",
      INIT_36 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5",
      INIT_37 => X"0033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_38 => X"C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000",
      INIT_39 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2",
      INIT_3A => X"E5D534343400000000000033343462828282828282B2B2B282828282B2B2B2B2",
      INIT_3B => X"B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5",
      INIT_3C => X"B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_3D => X"E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2",
      INIT_3E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5",
      INIT_3F => X"343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_40 => X"E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033",
      INIT_41 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5",
      INIT_42 => X"34343400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2",
      INIT_43 => X"B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5",
      INIT_44 => X"82828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_45 => X"E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B2",
      INIT_46 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5",
      INIT_47 => X"62828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_48 => X"B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434",
      INIT_49 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5",
      INIT_4A => X"3400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2",
      INIT_4B => X"B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434",
      INIT_4C => X"8282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_4D => X"E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B28282",
      INIT_4E => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5",
      INIT_4F => X"8282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_50 => X"C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000003334346282",
      INIT_51 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2",
      INIT_52 => X"000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2",
      INIT_53 => X"B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400",
      INIT_54 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_55 => X"F8F8F8E5E5D534343400000000000033343462828282828282B2B2B282828282",
      INIT_56 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8",
      INIT_57 => X"828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_58 => X"E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282",
      INIT_59 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5",
      INIT_5A => X"00000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5B => X"B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000",
      INIT_5C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_5D => X"F8E5E5D534343400000000000033343462828282828282B2B2B282828282B2B2",
      INIT_5E => X"B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8",
      INIT_5F => X"82B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_60 => X"E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434628282828282",
      INIT_61 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5",
      INIT_62 => X"0033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_63 => X"C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000",
      INIT_64 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2",
      INIT_65 => X"E5D534343400000000000033343462828282828282B2B2B282828282B2B2B2B2",
      INIT_66 => X"B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5",
      INIT_67 => X"B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_68 => X"E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2",
      INIT_69 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5",
      INIT_6A => X"343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_6B => X"E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033",
      INIT_6C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5",
      INIT_6D => X"34343400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2",
      INIT_6E => X"B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5",
      INIT_6F => X"82828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_70 => X"E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B2",
      INIT_71 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5",
      INIT_72 => X"62828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_73 => X"B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434",
      INIT_74 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5",
      INIT_75 => X"3400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2",
      INIT_76 => X"B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434",
      INIT_77 => X"8282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_78 => X"E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B28282",
      INIT_79 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5",
      INIT_7A => X"8282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_7B => X"C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000003334346282",
      INIT_7C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2",
      INIT_7D => X"000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2",
      INIT_7E => X"B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400",
      INIT_7F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[8]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(13),
      I1 => addra(14),
      I2 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBF",
      INITP_01 => X"FFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFF",
      INITP_02 => X"FFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFF",
      INITP_03 => X"FFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFFFFFFFFFFFFF0FE03FEFFF",
      INITP_04 => X"000000000000000FFBFFFFFFFFFFFFFF0FE03FEFFFFFFFFFFFFFFC3F80FFBFFF",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F8F8F8E5E5D534343400000000000033343462828282828282B2B2B282828282",
      INIT_01 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8",
      INIT_02 => X"828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_03 => X"E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282",
      INIT_04 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5",
      INIT_05 => X"00000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_06 => X"B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000",
      INIT_07 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_08 => X"F8E5E5D534343400000000000033343462828282828282B2B2B282828282B2B2",
      INIT_09 => X"B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8",
      INIT_0A => X"82B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_0B => X"E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434628282828282",
      INIT_0C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5",
      INIT_0D => X"0033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_0E => X"C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434340000000000",
      INIT_0F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2",
      INIT_10 => X"E5D534343400000000000033343462828282828282B2B2B282828282B2B2B2B2",
      INIT_11 => X"B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5",
      INIT_12 => X"B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_13 => X"E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2",
      INIT_14 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5",
      INIT_15 => X"343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_16 => X"E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D534343400000000000033",
      INIT_17 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5",
      INIT_18 => X"34343400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2",
      INIT_19 => X"B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5",
      INIT_1A => X"82828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1B => X"E5E5E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B2",
      INIT_1C => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5",
      INIT_1D => X"62828282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_1E => X"B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D5343434000000000000333434",
      INIT_1F => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5",
      INIT_20 => X"3400000000000033343462828282828282B2B2B282828282B2B2B2B2B2B2B2B2",
      INIT_21 => X"B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5E5F8F8F8F8E5E5D53434",
      INIT_22 => X"8282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_23 => X"E5F8F8F8F8E5E5D534343400000000000033343462828282828282B2B2B28282",
      INIT_24 => X"B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2C2C3E5E5E5B2C2C3E5E5E5E5E5E5E5E5E5",
      INIT_25 => X"8282828282B2B2B282828282B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000003334346282",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(14),
      I1 => addra(13),
      I2 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    p_15_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => p_15_out(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => p_15_out(8),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"1C00003CFFFFFFFFFF0E00700000F3FFFFFFFFFC3801C000024FFFFFFFFFE0E0",
      INIT_02 => X"0E1FFFFFFFFFFF87038000387FFFFFFFFFFE1C0E0000E1FFFFFFFFFFFF7FE000",
      INIT_03 => X"387FFFFFFFFFFE1C0E0000E1FFFFFFFFFFF87038000387FFFFFFFFFFE1C0E000",
      INIT_04 => X"E1FFFFFFFFFFF87038000387FFFFFFFFFFE1C0E0000E1FFFFFFFFFFF87038000",
      INIT_05 => X"87FFFFFFFFFFE1C0E0000E1FFFFFFFFFFF87038000387FFFFFFFFFFE1C0E0000",
      INIT_06 => X"1FFFFFFFFFFF87038000387FFFFFFFFFFE1C0E0000E1FFFFFFFFFFF870380003",
      INIT_07 => X"7FFFFFFFFFFE1C0E0000E1FFFFFFFFFFF87038000387FFFFFFFFFFE1C0E0000E",
      INIT_08 => X"FFFFFFFFFFF87038000387FFFFFFFFFFE1C0E0000E1FFFFFFFFFFF8703800038",
      INIT_09 => X"FFFFFFFFFFE1C0E0000E1FFFFFFFFFFF87038000387FFFFFFFFFFE1C0E0000E1",
      INIT_0A => X"FFFFFFFFFF87038000387FFFFFFFFFFE1C0E0000E1FFFFFFFFFFF87038000387",
      INIT_0B => X"000000000000000000000000000000000000000387FFFFFFFFFFFFFF8E000E1F",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"FFFFFFF8E00F000001C3FFFFFFFFE3803C00E0030FFFFFFFFFFFFF8718000000",
      INIT_0E => X"FFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FF",
      INIT_0F => X"FFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FF",
      INIT_10 => X"FFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFF",
      INIT_11 => X"FFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFF",
      INIT_12 => X"FFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFF",
      INIT_13 => X"FFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFF",
      INIT_14 => X"FFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFF",
      INIT_15 => X"FFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFF",
      INIT_16 => X"FFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFF",
      INIT_17 => X"FF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFF",
      INIT_18 => X"FE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFF",
      INIT_19 => X"F8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFF",
      INIT_1A => X"E3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFF",
      INIT_1B => X"8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFF",
      INIT_1C => X"3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF",
      INIT_1D => X"E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE",
      INIT_1E => X"803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8",
      INIT_1F => X"00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3",
      INIT_20 => X"03C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E",
      INIT_21 => X"0F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE38",
      INIT_22 => X"3C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E0",
      INIT_23 => X"F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE380",
      INIT_24 => X"C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00",
      INIT_25 => X"000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803",
      INIT_26 => X"0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F",
      INIT_27 => X"00001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C",
      INIT_28 => X"000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F0",
      INIT_29 => X"0001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0",
      INIT_2A => X"00070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F00",
      INIT_2B => X"001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C00",
      INIT_2C => X"0070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000",
      INIT_2D => X"01C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C000",
      INIT_2E => X"070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F0000",
      INIT_2F => X"1C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000",
      INIT_30 => X"70FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F00000",
      INIT_31 => X"C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C00000",
      INIT_32 => X"0FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001",
      INIT_33 => X"3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C000007",
      INIT_34 => X"FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C",
      INIT_35 => X"FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070",
      INIT_36 => X"FFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3",
      INIT_37 => X"FFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070F",
      INIT_38 => X"FFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3F",
      INIT_39 => X"FFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FF",
      INIT_3A => X"FFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FF",
      INIT_3B => X"FFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFF",
      INIT_3C => X"FFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFF",
      INIT_3D => X"FFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFF",
      INIT_3E => X"FFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFF",
      INIT_3F => X"FFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFF",
      INIT_40 => X"FFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFF",
      INIT_41 => X"FFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFF",
      INIT_42 => X"FF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFF",
      INIT_43 => X"FE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFF",
      INIT_44 => X"F8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFF",
      INIT_45 => X"E3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFF",
      INIT_46 => X"8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFF",
      INIT_47 => X"3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF",
      INIT_48 => X"E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE",
      INIT_49 => X"803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8",
      INIT_4A => X"00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3",
      INIT_4B => X"03C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E",
      INIT_4C => X"0F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE38",
      INIT_4D => X"3C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E0",
      INIT_4E => X"F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE380",
      INIT_4F => X"C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00",
      INIT_50 => X"000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803",
      INIT_51 => X"0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F",
      INIT_52 => X"00001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C",
      INIT_53 => X"000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F0",
      INIT_54 => X"0001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0",
      INIT_55 => X"00070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F00",
      INIT_56 => X"001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C00",
      INIT_57 => X"0070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000",
      INIT_58 => X"01C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C000",
      INIT_59 => X"070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F0000",
      INIT_5A => X"1C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000",
      INIT_5B => X"70FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F00000",
      INIT_5C => X"C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C00000",
      INIT_5D => X"0FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001",
      INIT_5E => X"3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C000007",
      INIT_5F => X"FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C",
      INIT_60 => X"FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070",
      INIT_61 => X"FFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3",
      INIT_62 => X"FFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070F",
      INIT_63 => X"FFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FFFFFFFFF8E00F000001C3F",
      INIT_64 => X"0000000000000000070FFFFFFFFF8E00F000001C3FFFFFFFFE3803C0000070FF",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FC0000387FFFFFFFFF8FFFF00000E1FFFFFFFFFE3FFFC0000387FFFFFFFFF8FF",
      INIT_02 => X"FFFFFFFFFFFFFF8701C7FFFFFFFFFFFFFFFE1C071FFFFFFFFFFFFFFFF8701C7F",
      INIT_03 => X"FFFFFFFFFFFFFE1C071FFFFFFFFFFFFFFFF8701C7FFFFFFFFFFFFFFFE1C071FF",
      INIT_04 => X"FFFFFFFFFFFFF8701C7FFFFFFFFFFFFFFFE1C071FFFFFFFFFFFFFFFF8701C7FF",
      INIT_05 => X"FFFFFFFFFFFFE1C071FFFFFFFFFFFFFFFF8701C7FFFFFFFFFFFFFFFE1C071FFF",
      INIT_06 => X"FFFFFFFFFFFF8701C7FFFFFFFFFFFFFFFE1C071FFFFFFFFFFFFFFFF8701C7FFF",
      INIT_07 => X"FFFFFFFFFFFE1C071FFFFFFFFFFFFFFFF8701C7FFFFFFFFFFFFFFFE1C071FFFF",
      INIT_08 => X"FFFFFFFFFFF8701C7FFFFFFFFFFFFFFFE1C071FFFFFFFFFFFFFFFF8701C7FFFF",
      INIT_09 => X"FFFFFFFFFFE1C071FFFFFFFFFFFFFFFF8701C7FFFFFFFFFFFFFFFE1C071FFFFF",
      INIT_0A => X"FFFFFFFFFF8701C7FFFFFFFFFFFFFFFE1C071FFFFFFFFFFFFFFFF8701C7FFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFFFFFF87E7FFFFFF",
      INIT_0E => X"FFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFF",
      INIT_0F => X"FFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFF",
      INIT_10 => X"FFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFF",
      INIT_11 => X"FFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFF",
      INIT_12 => X"FFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFF",
      INIT_13 => X"FFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFF",
      INIT_14 => X"FFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFF",
      INIT_15 => X"FFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFF",
      INIT_16 => X"FFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFF",
      INIT_17 => X"FF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFF",
      INIT_18 => X"FE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFF",
      INIT_19 => X"F8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFF",
      INIT_1A => X"E3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFF",
      INIT_1B => X"8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFF",
      INIT_1C => X"3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF",
      INIT_1D => X"E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE",
      INIT_1E => X"801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8",
      INIT_1F => X"0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3",
      INIT_20 => X"01E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E",
      INIT_21 => X"078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE38",
      INIT_22 => X"1E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0",
      INIT_23 => X"78E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE380",
      INIT_24 => X"E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E00",
      INIT_25 => X"8E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801",
      INIT_26 => X"381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E007",
      INIT_27 => X"E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E",
      INIT_28 => X"81FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078",
      INIT_29 => X"07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E3",
      INIT_2A => X"1FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E",
      INIT_2B => X"7FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E38",
      INIT_2C => X"FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E0",
      INIT_2D => X"FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381",
      INIT_2E => X"FFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07",
      INIT_2F => X"FFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381F",
      INIT_30 => X"FFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07F",
      INIT_31 => X"FFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FF",
      INIT_32 => X"FFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FF",
      INIT_33 => X"FFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFF",
      INIT_34 => X"FFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFF",
      INIT_35 => X"FFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFF",
      INIT_36 => X"FFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFF",
      INIT_37 => X"FFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFF",
      INIT_38 => X"FFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFF",
      INIT_39 => X"FFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFF",
      INIT_3A => X"FFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFF",
      INIT_3B => X"FFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFF",
      INIT_3C => X"FFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFF",
      INIT_3D => X"FFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFF",
      INIT_3E => X"FFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFF",
      INIT_3F => X"FFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFF",
      INIT_40 => X"FFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFF",
      INIT_41 => X"FFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFF",
      INIT_42 => X"FF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFF",
      INIT_43 => X"FE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFF",
      INIT_44 => X"F8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFF",
      INIT_45 => X"E3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFF",
      INIT_46 => X"8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFF",
      INIT_47 => X"3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF",
      INIT_48 => X"E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE",
      INIT_49 => X"801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8",
      INIT_4A => X"0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3",
      INIT_4B => X"01E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E",
      INIT_4C => X"078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE38",
      INIT_4D => X"1E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0",
      INIT_4E => X"78E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE380",
      INIT_4F => X"E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E00",
      INIT_50 => X"8E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801",
      INIT_51 => X"381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E007",
      INIT_52 => X"E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E",
      INIT_53 => X"81FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078",
      INIT_54 => X"07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E3",
      INIT_55 => X"1FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E",
      INIT_56 => X"7FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E38",
      INIT_57 => X"FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E0",
      INIT_58 => X"FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381",
      INIT_59 => X"FFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07",
      INIT_5A => X"FFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381F",
      INIT_5B => X"FFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07F",
      INIT_5C => X"FFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FF",
      INIT_5D => X"FFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FF",
      INIT_5E => X"FFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFF",
      INIT_5F => X"FFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFF",
      INIT_60 => X"FFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFF",
      INIT_61 => X"FFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFF",
      INIT_62 => X"FFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFF",
      INIT_63 => X"FFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFFFFFFFFF8E0078E07FFFFF",
      INIT_64 => X"000000000000001FFFFFFFFFFFFF8E0078E07FFFFFFFFFFFFE3801E381FFFFFF",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"03FFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFF00",
      INIT_02 => X"0000000000000078FFF80000000000000001E3FFE000000000000000078FFF80",
      INIT_03 => X"00000000000001E3FFE000000000000000078FFF80000000000000001E3FFE00",
      INIT_04 => X"000000000000078FFF80000000000000001E3FFE000000000000000078FFF800",
      INIT_05 => X"0000000000001E3FFE000000000000000078FFF80000000000000001E3FFE000",
      INIT_06 => X"00000000000078FFF80000000000000001E3FFE000000000000000078FFF8000",
      INIT_07 => X"000000000001E3FFE000000000000000078FFF80000000000000001E3FFE0000",
      INIT_08 => X"0000000000078FFF80000000000000001E3FFE000000000000000078FFF80000",
      INIT_09 => X"00000000001E3FFE000000000000000078FFF80000000000000001E3FFE00000",
      INIT_0A => X"000000000078FFF80000000000000001E3FFE000000000000000078FFF800000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000070000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"000000071FFFF0000000000000001C7FFFC00000000000000000007800000000",
      INIT_0E => X"0000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC00000000",
      INIT_0F => X"00000071FFFF0000000000000001C7FFFC00000000000000071FFFF000000000",
      INIT_10 => X"000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC000000000",
      INIT_11 => X"0000071FFFF0000000000000001C7FFFC00000000000000071FFFF0000000000",
      INIT_12 => X"00001C7FFFC00000000000000071FFFF0000000000000001C7FFFC0000000000",
      INIT_13 => X"000071FFFF0000000000000001C7FFFC00000000000000071FFFF00000000000",
      INIT_14 => X"0001C7FFFC00000000000000071FFFF0000000000000001C7FFFC00000000000",
      INIT_15 => X"00071FFFF0000000000000001C7FFFC00000000000000071FFFF000000000000",
      INIT_16 => X"001C7FFFC00000000000000071FFFF0000000000000001C7FFFC000000000000",
      INIT_17 => X"0071FFFF0000000000000001C7FFFC00000000000000071FFFF0000000000000",
      INIT_18 => X"01C7FFFC00000000000000071FFFF0000000000000001C7FFFC0000000000000",
      INIT_19 => X"071FFFF0000000000000001C7FFFC00000000000000071FFFF00000000000000",
      INIT_1A => X"1C7FFFC00000000000000071FFFF0000000000000001C7FFFC00000000000000",
      INIT_1B => X"71FFFF0000000000000001C7FFFC00000000000000071FFFF000000000000000",
      INIT_1C => X"C7FFFC00000000000000071FFFF0000000000000001C7FFFC000000000000000",
      INIT_1D => X"1FFFF0000000000000001C7FFFC00000000000000071FFFF0000000000000001",
      INIT_1E => X"7FFFC00000000000000071FFFF0000000000000001C7FFFC0000000000000007",
      INIT_1F => X"FFFF0000000000000001C7FFFC00000000000000071FFFF0000000000000001C",
      INIT_20 => X"FFFC00000000000000071FFFF0000000000000001C7FFFC00000000000000071",
      INIT_21 => X"FFF0000000000000001C7FFFC00000000000000071FFFF0000000000000001C7",
      INIT_22 => X"FFC00000000000000071FFFF0000000000000001C7FFFC00000000000000071F",
      INIT_23 => X"FF0000000000000001C7FFFC00000000000000071FFFF0000000000000001C7F",
      INIT_24 => X"FC00000000000000071FFFF0000000000000001C7FFFC00000000000000071FF",
      INIT_25 => X"F0000000000000001C7FFFC00000000000000071FFFF0000000000000001C7FF",
      INIT_26 => X"C00000000000000071FFFF0000000000000001C7FFFC00000000000000071FFF",
      INIT_27 => X"0000000000000001C7FFFC00000000000000071FFFF0000000000000001C7FFF",
      INIT_28 => X"00000000000000071FFFF0000000000000001C7FFFC00000000000000071FFFF",
      INIT_29 => X"000000000000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC",
      INIT_2A => X"0000000000000071FFFF0000000000000001C7FFFC00000000000000071FFFF0",
      INIT_2B => X"00000000000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC0",
      INIT_2C => X"000000000000071FFFF0000000000000001C7FFFC00000000000000071FFFF00",
      INIT_2D => X"0000000000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC00",
      INIT_2E => X"00000000000071FFFF0000000000000001C7FFFC00000000000000071FFFF000",
      INIT_2F => X"000000000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC000",
      INIT_30 => X"0000000000071FFFF0000000000000001C7FFFC00000000000000071FFFF0000",
      INIT_31 => X"00000000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC0000",
      INIT_32 => X"000000000071FFFF0000000000000001C7FFFC00000000000000071FFFF00000",
      INIT_33 => X"0000000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC00000",
      INIT_34 => X"00000000071FFFF0000000000000001C7FFFC00000000000000071FFFF000000",
      INIT_35 => X"000000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC000000",
      INIT_36 => X"0000000071FFFF0000000000000001C7FFFC00000000000000071FFFF0000000",
      INIT_37 => X"00000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC0000000",
      INIT_38 => X"000000071FFFF0000000000000001C7FFFC00000000000000071FFFF00000000",
      INIT_39 => X"0000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC00000000",
      INIT_3A => X"00000071FFFF0000000000000001C7FFFC00000000000000071FFFF000000000",
      INIT_3B => X"000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC000000000",
      INIT_3C => X"0000071FFFF0000000000000001C7FFFC00000000000000071FFFF0000000000",
      INIT_3D => X"00001C7FFFC00000000000000071FFFF0000000000000001C7FFFC0000000000",
      INIT_3E => X"000071FFFF0000000000000001C7FFFC00000000000000071FFFF00000000000",
      INIT_3F => X"0001C7FFFC00000000000000071FFFF0000000000000001C7FFFC00000000000",
      INIT_40 => X"00071FFFF0000000000000001C7FFFC00000000000000071FFFF000000000000",
      INIT_41 => X"001C7FFFC00000000000000071FFFF0000000000000001C7FFFC000000000000",
      INIT_42 => X"0071FFFF0000000000000001C7FFFC00000000000000071FFFF0000000000000",
      INIT_43 => X"01C7FFFC00000000000000071FFFF0000000000000001C7FFFC0000000000000",
      INIT_44 => X"071FFFF0000000000000001C7FFFC00000000000000071FFFF00000000000000",
      INIT_45 => X"1C7FFFC00000000000000071FFFF0000000000000001C7FFFC00000000000000",
      INIT_46 => X"71FFFF0000000000000001C7FFFC00000000000000071FFFF000000000000000",
      INIT_47 => X"C7FFFC00000000000000071FFFF0000000000000001C7FFFC000000000000000",
      INIT_48 => X"1FFFF0000000000000001C7FFFC00000000000000071FFFF0000000000000001",
      INIT_49 => X"7FFFC00000000000000071FFFF0000000000000001C7FFFC0000000000000007",
      INIT_4A => X"FFFF0000000000000001C7FFFC00000000000000071FFFF0000000000000001C",
      INIT_4B => X"FFFC00000000000000071FFFF0000000000000001C7FFFC00000000000000071",
      INIT_4C => X"FFF0000000000000001C7FFFC00000000000000071FFFF0000000000000001C7",
      INIT_4D => X"FFC00000000000000071FFFF0000000000000001C7FFFC00000000000000071F",
      INIT_4E => X"FF0000000000000001C7FFFC00000000000000071FFFF0000000000000001C7F",
      INIT_4F => X"FC00000000000000071FFFF0000000000000001C7FFFC00000000000000071FF",
      INIT_50 => X"F0000000000000001C7FFFC00000000000000071FFFF0000000000000001C7FF",
      INIT_51 => X"C00000000000000071FFFF0000000000000001C7FFFC00000000000000071FFF",
      INIT_52 => X"0000000000000001C7FFFC00000000000000071FFFF0000000000000001C7FFF",
      INIT_53 => X"00000000000000071FFFF0000000000000001C7FFFC00000000000000071FFFF",
      INIT_54 => X"000000000000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC",
      INIT_55 => X"0000000000000071FFFF0000000000000001C7FFFC00000000000000071FFFF0",
      INIT_56 => X"00000000000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC0",
      INIT_57 => X"000000000000071FFFF0000000000000001C7FFFC00000000000000071FFFF00",
      INIT_58 => X"0000000000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC00",
      INIT_59 => X"00000000000071FFFF0000000000000001C7FFFC00000000000000071FFFF000",
      INIT_5A => X"000000000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC000",
      INIT_5B => X"0000000000071FFFF0000000000000001C7FFFC00000000000000071FFFF0000",
      INIT_5C => X"00000000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC0000",
      INIT_5D => X"000000000071FFFF0000000000000001C7FFFC00000000000000071FFFF00000",
      INIT_5E => X"0000000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC00000",
      INIT_5F => X"00000000071FFFF0000000000000001C7FFFC00000000000000071FFFF000000",
      INIT_60 => X"000000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC000000",
      INIT_61 => X"0000000071FFFF0000000000000001C7FFFC00000000000000071FFFF0000000",
      INIT_62 => X"00000001C7FFFC00000000000000071FFFF0000000000000001C7FFFC0000000",
      INIT_63 => X"000000071FFFF0000000000000001C7FFFC00000000000000071FFFF00000000",
      INIT_64 => X"000000000000000000000000000071FFFF0000000000000001C7FFFC00000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem_pipe_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem_pipe_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end mem_pipe_blk_mem_gen_prim_width;

architecture STRUCTURE of mem_pipe_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.mem_pipe_blk_mem_gen_prim_wrapper_init
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \mem_pipe_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0),
      \douta[8]\(0) => \douta[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \mem_pipe_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0),
      \douta[8]\(0) => \douta[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \mem_pipe_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0),
      \douta[8]\(0) => \douta[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \mem_pipe_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0),
      \douta[8]\(0) => \douta[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \mem_pipe_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0),
      \douta[8]\(0) => \douta[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \mem_pipe_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_width__parameterized6\ is
  port (
    p_15_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \mem_pipe_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0),
      p_15_out(8 downto 0) => p_15_out(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_width__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \mem_pipe_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_width__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \mem_pipe_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mem_pipe_blk_mem_gen_prim_width__parameterized9\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mem_pipe_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \mem_pipe_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \mem_pipe_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\mem_pipe_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem_pipe_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem_pipe_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end mem_pipe_blk_mem_gen_generic_cstr;

architecture STRUCTURE of mem_pipe_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 14 to 14 );
  signal p_15_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.mem_pipe_bindec
     port map (
      addra(3 downto 0) => addra(14 downto 11),
      ena_array(0) => ena_array(14)
    );
\has_mux_a.A\: entity work.mem_pipe_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[1].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[2].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[3].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(0) => \ramloop[4].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8\(0) => \ramloop[5].ram.r_n_8\,
      DOADO(7) => \ramloop[6].ram.r_n_0\,
      DOADO(6) => \ramloop[6].ram.r_n_1\,
      DOADO(5) => \ramloop[6].ram.r_n_2\,
      DOADO(4) => \ramloop[6].ram.r_n_3\,
      DOADO(3) => \ramloop[6].ram.r_n_4\,
      DOADO(2) => \ramloop[6].ram.r_n_5\,
      DOADO(1) => \ramloop[6].ram.r_n_6\,
      DOADO(0) => \ramloop[6].ram.r_n_7\,
      DOPADOP(0) => \ramloop[6].ram.r_n_8\,
      addra(3 downto 0) => addra(14 downto 11),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      p_15_out(8 downto 0) => p_15_out(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.mem_pipe_blk_mem_gen_prim_width
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[10].ram.r\: entity work.\mem_pipe_blk_mem_gen_prim_width__parameterized9\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(11)
    );
\ramloop[1].ram.r\: entity work.\mem_pipe_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[8]\(0) => \ramloop[1].ram.r_n_8\
    );
\ramloop[2].ram.r\: entity work.\mem_pipe_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[2].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[2].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[2].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[2].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[2].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[2].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[2].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[2].ram.r_n_7\,
      \douta[8]\(0) => \ramloop[2].ram.r_n_8\
    );
\ramloop[3].ram.r\: entity work.\mem_pipe_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[3].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[3].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[3].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[3].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[3].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[3].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[3].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[3].ram.r_n_7\,
      \douta[8]\(0) => \ramloop[3].ram.r_n_8\
    );
\ramloop[4].ram.r\: entity work.\mem_pipe_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[4].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[4].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[4].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[4].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[4].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[4].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[4].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[4].ram.r_n_7\,
      \douta[8]\(0) => \ramloop[4].ram.r_n_8\
    );
\ramloop[5].ram.r\: entity work.\mem_pipe_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      \douta[7]\(7) => \ramloop[5].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[5].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[5].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[5].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[5].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[5].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[5].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[5].ram.r_n_7\,
      \douta[8]\(0) => \ramloop[5].ram.r_n_8\
    );
\ramloop[6].ram.r\: entity work.\mem_pipe_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOADO(7) => \ramloop[6].ram.r_n_0\,
      DOADO(6) => \ramloop[6].ram.r_n_1\,
      DOADO(5) => \ramloop[6].ram.r_n_2\,
      DOADO(4) => \ramloop[6].ram.r_n_3\,
      DOADO(3) => \ramloop[6].ram.r_n_4\,
      DOADO(2) => \ramloop[6].ram.r_n_5\,
      DOADO(1) => \ramloop[6].ram.r_n_6\,
      DOADO(0) => \ramloop[6].ram.r_n_7\,
      DOPADOP(0) => \ramloop[6].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[7].ram.r\: entity work.\mem_pipe_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena_array(0) => ena_array(14),
      p_15_out(8 downto 0) => p_15_out(8 downto 0)
    );
\ramloop[8].ram.r\: entity work.\mem_pipe_blk_mem_gen_prim_width__parameterized7\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(9)
    );
\ramloop[9].ram.r\: entity work.\mem_pipe_blk_mem_gen_prim_width__parameterized8\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem_pipe_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem_pipe_blk_mem_gen_top : entity is "blk_mem_gen_top";
end mem_pipe_blk_mem_gen_top;

architecture STRUCTURE of mem_pipe_blk_mem_gen_top is
begin
\valid.cstr\: entity work.mem_pipe_blk_mem_gen_generic_cstr
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem_pipe_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem_pipe_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end mem_pipe_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of mem_pipe_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.mem_pipe_blk_mem_gen_top
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem_pipe_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of mem_pipe_blk_mem_gen_v8_4_1 : entity is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of mem_pipe_blk_mem_gen_v8_4_1 : entity is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of mem_pipe_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of mem_pipe_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of mem_pipe_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of mem_pipe_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of mem_pipe_blk_mem_gen_v8_4_1 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of mem_pipe_blk_mem_gen_v8_4_1 : entity is "10";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of mem_pipe_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of mem_pipe_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of mem_pipe_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of mem_pipe_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     8.948255 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of mem_pipe_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of mem_pipe_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of mem_pipe_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of mem_pipe_blk_mem_gen_v8_4_1 : entity is "mem_pipe.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of mem_pipe_blk_mem_gen_v8_4_1 : entity is "mem_pipe.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of mem_pipe_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of mem_pipe_blk_mem_gen_v8_4_1 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of mem_pipe_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of mem_pipe_blk_mem_gen_v8_4_1 : entity is 30000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of mem_pipe_blk_mem_gen_v8_4_1 : entity is 30000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of mem_pipe_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of mem_pipe_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of mem_pipe_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of mem_pipe_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of mem_pipe_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of mem_pipe_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of mem_pipe_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of mem_pipe_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of mem_pipe_blk_mem_gen_v8_4_1 : entity is 30000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of mem_pipe_blk_mem_gen_v8_4_1 : entity is 30000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of mem_pipe_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of mem_pipe_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of mem_pipe_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of mem_pipe_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of mem_pipe_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mem_pipe_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mem_pipe_blk_mem_gen_v8_4_1 : entity is "yes";
end mem_pipe_blk_mem_gen_v8_4_1;

architecture STRUCTURE of mem_pipe_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.mem_pipe_blk_mem_gen_v8_4_1_synth
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mem_pipe is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of mem_pipe : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mem_pipe : entity is "mem_pipe,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mem_pipe : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of mem_pipe : entity is "blk_mem_gen_v8_4_1,Vivado 2017.4";
end mem_pipe;

architecture STRUCTURE of mem_pipe is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "10";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.948255 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "mem_pipe.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "mem_pipe.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 30000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 30000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 30000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 30000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.mem_pipe_blk_mem_gen_v8_4_1
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => B"000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(14 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(14 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(14 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(14 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
