INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yy/Downloads/Zhou_337564/FSM design VHDL 2 process/FSM design VHDL 2 process.srcs/sources_1/new/2 process.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'preamble_generator'
