# 4bit-alu
A fully synthesizable 4-bit Arithmetic Logic Unit (ALU) implemented in Verilog, including a clean testbench, waveform outputs, and documentation. Designed for FPGA/RTL learning, academic projects, and hardware verification practice.
