# ch1: Fundamentals of Quantitative Design and Analysis

## Introduction

SaaS / PaaS / IaaS: related to cloud computing
*  SaaS: don't need any programming knowledge
*  PaaS: need a little bit
*  IaaS: hardware infrastructure needed

instruction-level parallelism (ILP) -> data-level parallelism (DLP) -> thread-level parallelism (TLP) -> WSCs and request-level parallelism (RLP)
* é™¤äº† ILPï¼Œå…¶å®ƒéƒ½éœ€è¦ç¨‹åºå‘˜æ³¨æ„æ€Žä¹ˆå†™ï¼Œæ‰€ä»¥å¯¹ç¨‹åºå‘˜è¦æ±‚æ¯”è¾ƒé«˜


å¹¶è¡Œä¸»è¦åˆ†ä¸¤ç§ï¼ˆæ¯”è¾ƒå¥½ç†è§£ï¼ŒCPUæ‰§è¡Œä»»åŠ¡ï¼Œmemoryå­˜å‚¨æ•°æ®ï¼Œä¸¤è€…éƒ½å¯ä»¥å¹¶è¡Œï¼‰ï¼š
*  Data-level parallelism (DLP)
*  Task-level parallelism (TLP)

å…·ä½“ç¡¬ä»¶å®žçŽ°å¯ä»¥ä»Žä»¥ä¸‹å››æ–¹é¢å±•å¼€ï¼š
* instruction-level parallelism (ILP) åˆ©ç”¨äº†DLP
  * pipelining
  * speculative execution
* Vector architectures, graphic processor units (GPUs), and multimedia instruction sets åˆ©ç”¨äº†DLP
  * apply a single instruction to a collection of data in parallel
* thread-level parallelism (TLP) åˆ©ç”¨äº†DLPæˆ–TLP
  * interaction between parallel threads
* request-level parallelism (RLP) åˆ©ç”¨äº†TLP
  * specified by the programmer or the operating system

Flynn (1966)ï¼š
* Single instruction stream, single data stream (SISD)
* Single instruction stream, multiple data streams (SIMD)
* Multiple instruction streams, single data stream (MISD)
* Multiple instruction streams, multiple data streams (MIMD)

## Defining Computer Architecture

### Instruction Set Architecture

7 dimensions
* Class of ISA
* Memory addressing
* Addressing modes
* Types and sizes of operands
* Operations
* Control flow instructions
* Encoding an ISA

### Terminology

* organization = microarchitecture (å°±ç®—ISAä¸€æ ·ï¼Œorganizationä¹Ÿå¯èƒ½ä¸åŒï¼Œæ¯”å¦‚pipelineçš„è®¾è®¡ç­‰ç­‰)
* core
* multiprocessor microprocessor = multicore
* Hardware (different clock rates and different memory systems)
* Architecture = ISA + Organization + Hardware

## Trend

### in Technology

* Integrated circuit logic technology
* Semiconductor DRAM (dynamic random-access memory)
* Semiconductor Flash (electrically erasable programmable read-only mem- ory)
* Magnetic disk technology
* Network technology

### in Power and Energy in Integrated Circuits

* use energy as metric rather than power (most of the time)
* calculation formulas

### in Cost

* Time, Volume, and Commoditization (æ€Žä¹ˆæ„Ÿè§‰åƒæ˜¯è®²ç»æµŽå­¦...éšæ—¶æ—¶é—´çš„æŽ¨ç§»ï¼ŒæŠ€æœ¯è¿›æ­¥ï¼Œä»·æ ¼è‚¯å®šé™ä½Žï¼›æ•°é‡è¶Šå¤šï¼Œé‚£éœ€è¦å‡æ‘Šçš„æˆæœ¬ä»·è¶Šå°‘ï¼Œä»·æ ¼ä¹Ÿä¼šé™ä½Žï¼›è¿˜æœ‰å„ç§å•†ä¸šç«žäº‰è¡Œä¸ºï¼Œæ‰€ä»¥è¦ååž„æ–­å˜›ï¼Œç«žäº‰è¶ŠåŽ‰å®³å’±ä»¬æ¶ˆè´¹è€…è¶Šæœ‰åˆ©)
* Integrated Circuit
  * Chip, a monolithic integrated circuit without its packaging, a microchipï¼ˆä»ŽæŸç§ç¨‹åº¦ä¸Šè¯´ï¼Œchip=ICï¼‰
  * Some formulas (check [here](https://github.com/NicoleMayer/ECE668-Notes/blob/master/lesson2.md#integrated-circuits-costs) for details)
    * Cost of integrated circuit
    * Cost of die
    * Dies per wafer (a little difference between textbook and slides, but I adopt the one in the slides)
    * Die Yield (check the formula [here](https://github.com/NicoleMayer/ECE668-Notes/blob/master/lesson2.md#integrated-circuits-yield))
      * ðŸ‘§Actually, I don't agree with the definition of the Wafer yield in the textbook, you can check the previous link for my understanding.
  * Operation Cost (e.g. WSC)


## Dependability

ðŸ‘§çœ‹èµ·æ¥è¿™äº›æ¦‚å¿µéƒ½å¾ˆç†Ÿæ‚‰ï¼Œåƒæ˜¯å­¦è¿‡çš„æ ·å­ï¼Œé—®äº†åŒå­¦æœ¬ç§‘å­¦ä¹ ã€Šè®¡ç®—æœºç»„æˆåŽŸç†ã€‹çš„è¯¾æœ¬æ˜¯å•¥ï¼ŒåŽŸæ¥æ˜¯è€å¸ˆæŽ¨èçš„ç¬¬äºŒæœ¬æ•™æã€ŠComputer organization and design: The hardware / software interfaceã€‹ï¼Œå’ã€‚è€äº†è€äº†ï¼Œè®°æ€§ä¸å¥½äº†ï¼ŒçŽ°åœ¨æ‰“å¼€æ•™æå°é¢ç¡®å®žå¾ˆç†Ÿæ‚‰ï¼Œå½“å¹´å­¦è®¡ç»„çš„æ—¶å€™æ•´æœ¬ä¹¦éƒ½å•ƒä¸‹æ¥äº†ï¼Œä½†çŽ°åœ¨è¿˜è®°å¾—å¤šå°‘æ˜¯ä¸ªæœªçŸ¥æ•°ã€‚æ‰€ä»¥ï¼Œå¥½å¥½åšç¬”è®°æ˜¯å¤šä¹ˆé‡è¦çš„äº‹æƒ…ï¼


Terminology
* service level agreements (SLAs) & service level objectives (SLOs)
* Two states: Service accomplishment & Service interruption
* failures (from state 1 to state 2) & restorations (2 to 1)
* Module reliability: use MTTF or MTBF as metrics
* Module availability: MTTF / MTBF
* mean time to failure (MTTF): inverse of the failure rate
* mean time to repair (MTTR)
* mean time between failures (MTBF) = MTTF + MTTR

## Performance


### Speedup

check [here](https://github.com/NicoleMayer/ECE668-Notes/blob/master/lesson2.md#speedup)


### Benchmarks

check [here](https://github.com/NicoleMayer/ECE668-Notes/blob/master/lesson2.md#examples-of-benchmarks)


Comments for Synthetic Benchmarks:

> ðŸ“—Regrettably for your authorsâ€”who dropped the fallacy about using synthetic benchmarks to characterize performance in the fourth edition of this book since we thought all computer architects agreed it was disreputableâ€”the synthetic program Dhrystone is still the most widely quoted benchmark for embedded processors in 2017!


benchmark-specific compiler flags: [CPP/C++ Compiler Flags and Options](https://caiorss.github.io/C-Cpp-Notes/compiler-flags-options.html#org39cc157)


source code modifications

...

ðŸ‘§There are so many details in this section, please check p39-p47 for more information.

## Quantitative Principles of Computer Design

* Take Advantage of Parallelism
* Principle of Locality
* Focus on the Common Case
* Amdahlâ€™s Law
* Clock cycle time / CPU time / CPI (cycles per instruction)