# Auto-generated by Edalize

SIM := icarus
PYTHONPATH := $(PWD)/python_dir:$(PWD)/python_dir2
MODULE := python_file
TOPLEVEL := top_module
TOPLEVEL_LANG := verilog
VERILOG_SOURCES := $(PWD)/sv_file.sv $(PWD)/vlog_file.v $(PWD)/vlog05_file.v
VHDL_SOURCES := $(PWD)/vhdl_file.vhd $(PWD)/vhdl_lfile $(PWD)/vhdl2008_file

include $(shell cocotb-config --makefiles)/Makefile.inc
include $(shell cocotb-config --makefiles)/Makefile.sim
