
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: LAPTOP-MLN7VOA0

Implementation : synthesis

# Written on Thu May 15 18:02:09 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Jmano\Projetos_LESC\FPGA_design\FPGA2memory\designer\prj_2_memory_sb\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                          Requested     Requested     Clock        Clock          Clock
Level     Clock                                                          Frequency     Period        Type         Group          Load 
--------------------------------------------------------------------------------------------------------------------------------------
0 -       ecc_design|data_out_right_up9_inferred_clock                   100.0 MHz     10.000        inferred     (multiple)     19   
                                                                                                                                      
0 -       ecc_design|un1_sel_2_inferred_clock                            100.0 MHz     10.000        inferred     (multiple)     16   
                                                                                                                                      
0 -       OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     10.000        inferred     (multiple)     3    
======================================================================================================================================


Clock Load Summary
******************

                                                               Clock     Source                                                        Clock Pin                                                Non-clock Pin                                                Non-clock Pin                                               
Clock                                                          Load      Pin                                                           Seq Example                                              Seq Example                                                  Comb Example                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ecc_design|data_out_right_up9_inferred_clock                   19        mcu_fpga_io[0](port)                                          fpga_top_design_0.modulo.data_out_right_up[0:15].C       fpga_top_design_0.flag_out[0:2].E                            un27_mcu_fpga_io[0].I[0](tri)                               
                                                                                                                                                                                                                                                                                                                         
ecc_design|un1_sel_2_inferred_clock                            16        mcu_fpga_io[0](port)                                          fpga_top_design_0.modulo.data_out_right_down[0:15].C     fpga_top_design_0.modulo.data_out_right_down[0:15].D[15]     un27_mcu_fpga_io[0].I[0](tri)                               
                                                                                                                                                                                                                                                                                                                         
OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     3         OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     fpga_top_design_0.flag_out[0:2].C                        -                                                            OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
=========================================================================================================================================================================================================================================================================================================================
