// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "06/03/2021 17:32:00"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mips_8_v1 (
	clk,
	command);
input 	clk;
output 	[31:0] command;

// Design Ports Information
// command[0]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[1]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[2]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[3]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[4]	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[5]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[6]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[7]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[8]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[9]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[10]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[11]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[12]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[13]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[14]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[15]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[16]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[17]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[18]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[19]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[20]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[21]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[22]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[23]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[24]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[25]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[26]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[27]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[28]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[29]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[30]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// command[31]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \command[0]~output_o ;
wire \command[1]~output_o ;
wire \command[2]~output_o ;
wire \command[3]~output_o ;
wire \command[4]~output_o ;
wire \command[5]~output_o ;
wire \command[6]~output_o ;
wire \command[7]~output_o ;
wire \command[8]~output_o ;
wire \command[9]~output_o ;
wire \command[10]~output_o ;
wire \command[11]~output_o ;
wire \command[12]~output_o ;
wire \command[13]~output_o ;
wire \command[14]~output_o ;
wire \command[15]~output_o ;
wire \command[16]~output_o ;
wire \command[17]~output_o ;
wire \command[18]~output_o ;
wire \command[19]~output_o ;
wire \command[20]~output_o ;
wire \command[21]~output_o ;
wire \command[22]~output_o ;
wire \command[23]~output_o ;
wire \command[24]~output_o ;
wire \command[25]~output_o ;
wire \command[26]~output_o ;
wire \command[27]~output_o ;
wire \command[28]~output_o ;
wire \command[29]~output_o ;
wire \command[30]~output_o ;
wire \command[31]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \~GND~combout ;
wire \cpu|ip[0]~8_combout ;
wire \cpu|ip[0]~9 ;
wire \cpu|ip[1]~10_combout ;
wire \cpu|ip[1]~11 ;
wire \cpu|ip[2]~12_combout ;
wire \cpu|ip[2]~13 ;
wire \cpu|ip[3]~14_combout ;
wire \cpu|ip[3]~15 ;
wire \cpu|ip[4]~16_combout ;
wire \cpu|ip[4]~17 ;
wire \cpu|ip[5]~18_combout ;
wire \cpu|ip[5]~19 ;
wire \cpu|ip[6]~20_combout ;
wire \cpu|ip[6]~21 ;
wire \cpu|ip[7]~22_combout ;
wire \cpu|r_opcode_D~2_combout ;
wire \cpu|r_opcode_D~9_combout ;
wire \cpu|need_jump~4_combout ;
wire \cpu|r_opcode_E~15_combout ;
wire \cpu|r_opcode_M[27]~feeder_combout ;
wire \cpu|r_opcode_W[27]~feeder_combout ;
wire \cpu|r_opcode_D~19_combout ;
wire \cpu|r_opcode_E~11_combout ;
wire \cpu|r_opcode_W[30]~feeder_combout ;
wire \cpu|wren_dm~0_combout ;
wire \cpu|rden_dm~combout ;
wire \cpu|r_opcode_D~13_combout ;
wire \cpu|r_opcode_E~3_combout ;
wire \cpu|rf_read_addr_1[3]~3_combout ;
wire \cpu|r_opcode_D~12_combout ;
wire \cpu|r_opcode_E~2_combout ;
wire \cpu|rf_read_addr_1[2]~2_combout ;
wire \cpu|Equal8~1_combout ;
wire \cpu|rf_read_addr_1[1]~1_combout ;
wire \cpu|r_opcode_D~10_combout ;
wire \cpu|r_opcode_E~0_combout ;
wire \cpu|rf_read_addr_1[0]~0_combout ;
wire \cpu|r_opcode_D~11_combout ;
wire \cpu|r_opcode_E~1_combout ;
wire \cpu|Equal8~0_combout ;
wire \cpu|Equal6~1_combout ;
wire \cpu|r_opcode_M[21]~feeder_combout ;
wire \cpu|Equal6~0_combout ;
wire \cpu|rf_data_1[5]~4_combout ;
wire \cpu|rf_data_1[5]~1_combout ;
wire \cpu|r_opcode_W[20]~feeder_combout ;
wire \cpu|r_opcode_W[21]~feeder_combout ;
wire \cpu|rf_data_1[5]~0_combout ;
wire \cpu|rf_data_1[5]~2_combout ;
wire \cpu|rf_data_1[5]~3_combout ;
wire \cpu|rf_write_dest[0]~0_combout ;
wire \cpu|rf_write_dest[1]~1_combout ;
wire \cpu|rf_write_dest[2]~2_combout ;
wire \cpu|rf_write_dest[3]~3_combout ;
wire \cpu|r_opcode_E~13_combout ;
wire \cpu|Equal9~1_combout ;
wire \cpu|Equal7~0_combout ;
wire \cpu|Equal9~0_combout ;
wire \cpu|Equal7~1_combout ;
wire \cpu|rf_data_2[0]~0_combout ;
wire \cpu|r_opcode_E~12_combout ;
wire \cpu|r_opcode_E~14_combout ;
wire \cpu|Add2~1 ;
wire \cpu|Add2~3 ;
wire \cpu|Add2~4_combout ;
wire \cpu|wraddress_dm[0]~0_combout ;
wire \cpu|wraddress_dm[1]~1_combout ;
wire \cpu|reg_rezult_W[2]~feeder_combout ;
wire \cpu|wraddress_dm[2]~2_combout ;
wire \cpu|wraddress_dm[3]~3_combout ;
wire \cpu|r_opcode_E~9_combout ;
wire \cpu|r_opcode_D~17_combout ;
wire \cpu|r_opcode_E~8_combout ;
wire \cpu|r_opcode_D~15_combout ;
wire \cpu|r_opcode_E~6_combout ;
wire \cpu|r_opcode_D~16_combout ;
wire \cpu|r_opcode_E~7_combout ;
wire \cpu|r_opcode_E~5_combout ;
wire \cpu|r_opcode_D~14_combout ;
wire \cpu|r_opcode_E~4_combout ;
wire \cpu|Equal1~0_combout ;
wire \cpu|Add1~26_combout ;
wire \cpu|r_opcode_E~16_combout ;
wire \cpu|r_opcode_E~17_combout ;
wire \cpu|rf_data_2[0]~2_combout ;
wire \cpu|rf_data_2[0]~1_combout ;
wire \cpu|rf_data_2[0]~3_combout ;
wire \cpu|rf_data_2[0]~4_combout ;
wire \cpu|rdaddress_dm[0]~16_combout ;
wire \cpu|rdaddress_dm[1]~17_combout ;
wire \cpu|rdaddress_dm[2]~18_combout ;
wire \cpu|rdaddress_dm[3]~19_combout ;
wire \cpu|rdaddress_dm[4]~20_combout ;
wire \cpu|rdaddress_dm[5]~21_combout ;
wire \cpu|rdaddress_dm[6]~22_combout ;
wire \cpu|rdaddress_dm[7]~23_combout ;
wire \cpu|rf_data_1[1]~20_combout ;
wire \cpu|rf_data_1[1]~21_combout ;
wire \cpu|write_data_dm[1]~7_combout ;
wire \cpu|rf_read_data_1_M[2]~feeder_combout ;
wire \cpu|write_data_dm[2]~0_combout ;
wire \cpu|rf_data_1[3]~7_combout ;
wire \cpu|rf_data_1[3]~8_combout ;
wire \cpu|rf_read_data_1_M[3]~feeder_combout ;
wire \cpu|write_data_dm[3]~1_combout ;
wire \cpu|rf_data_1[4]~9_combout ;
wire \cpu|rf_data_1[4]~10_combout ;
wire \cpu|write_data_dm[4]~2_combout ;
wire \cpu|rf_data_1[5]~11_combout ;
wire \cpu|rf_data_1[5]~12_combout ;
wire \cpu|rf_read_data_1_M[5]~feeder_combout ;
wire \cpu|write_data_dm[5]~3_combout ;
wire \cpu|rf_data_1[6]~13_combout ;
wire \cpu|rf_data_1[6]~14_combout ;
wire \cpu|rf_read_data_1_M[6]~feeder_combout ;
wire \cpu|write_data_dm[6]~4_combout ;
wire \cpu|rf_data_1[7]~16_combout ;
wire \cpu|Add0~1 ;
wire \cpu|Add0~3 ;
wire \cpu|Add0~5 ;
wire \cpu|Add0~7 ;
wire \cpu|Add0~9 ;
wire \cpu|Add0~11 ;
wire \cpu|Add0~13 ;
wire \cpu|Add0~14_combout ;
wire \cpu|r_opcode_E~19_combout ;
wire \cpu|r_opcode_E~18_combout ;
wire \cpu|Add0~12_combout ;
wire \cpu|Add0~10_combout ;
wire \cpu|Add0~8_combout ;
wire \cpu|Add0~6_combout ;
wire \cpu|Add0~0_combout ;
wire \cpu|Add1~3 ;
wire \cpu|Add1~5 ;
wire \cpu|Add1~7 ;
wire \cpu|Add1~10 ;
wire \cpu|Add1~13 ;
wire \cpu|Add1~16 ;
wire \cpu|Add1~19 ;
wire \cpu|Add1~21_combout ;
wire \cpu|rf_data_1[7]~15_combout ;
wire \cpu|rf_data_1[7]~17_combout ;
wire \cpu|rf_read_data_1_M[7]~feeder_combout ;
wire \cpu|write_data_dm[7]~5_combout ;
wire \cpu|reg_write_data_dm_M[7]~5_combout ;
wire \cpu|rf_write_data[7]~5_combout ;
wire \cpu|rf_data_2[7]~13_combout ;
wire \cpu|rf_data_2[7]~14_combout ;
wire \cpu|Add2~7 ;
wire \cpu|Add2~9 ;
wire \cpu|Add2~11 ;
wire \cpu|Add2~13 ;
wire \cpu|Add2~14_combout ;
wire \cpu|Add1~25_combout ;
wire \cpu|wraddress_dm[7]~7_combout ;
wire \cpu|reg_write_data_dm_M[6]~4_combout ;
wire \cpu|rf_write_data[6]~4_combout ;
wire \cpu|rf_data_2[6]~15_combout ;
wire \cpu|rf_data_2[6]~16_combout ;
wire \cpu|Add2~12_combout ;
wire \cpu|Add1~18_combout ;
wire \cpu|Add1~20_combout ;
wire \cpu|wraddress_dm[6]~6_combout ;
wire \cpu|reg_write_data_dm_M[5]~3_combout ;
wire \cpu|rf_write_data[5]~3_combout ;
wire \cpu|rf_data_2[5]~9_combout ;
wire \cpu|rf_data_2[5]~10_combout ;
wire \cpu|Add2~10_combout ;
wire \cpu|Add1~15_combout ;
wire \cpu|Add1~17_combout ;
wire \cpu|reg_rezult_M[5]~feeder_combout ;
wire \cpu|wraddress_dm[5]~5_combout ;
wire \cpu|reg_write_data_dm_M[4]~2_combout ;
wire \cpu|rf_write_data[4]~2_combout ;
wire \cpu|rf_data_2[4]~11_combout ;
wire \cpu|rf_data_2[4]~12_combout ;
wire \cpu|Add2~8_combout ;
wire \cpu|Add1~12_combout ;
wire \cpu|Add1~14_combout ;
wire \cpu|wraddress_dm[4]~4_combout ;
wire \cpu|reg_write_data_dm_M[3]~1_combout ;
wire \cpu|rf_write_data[3]~1_combout ;
wire \cpu|rf_data_1[2]~5_combout ;
wire \cpu|rf_data_1[2]~6_combout ;
wire \cpu|Add0~4_combout ;
wire \cpu|Add1~6_combout ;
wire \cpu|Add1~8_combout ;
wire \cpu|reg_write_data_dm_M[2]~0_combout ;
wire \cpu|rf_write_data[2]~0_combout ;
wire \cpu|rf_data_2[1]~17_combout ;
wire \cpu|rf_data_2[1]~18_combout ;
wire \cpu|Add0~2_combout ;
wire \cpu|Add1~4_combout ;
wire \cpu|Add2~2_combout ;
wire \cpu|Add1~24_combout ;
wire \cpu|reg_write_data_dm_M[1]~7_combout ;
wire \cpu|rf_write_data[1]~7_combout ;
wire \cpu|rf_data_1[0]~18_combout ;
wire \cpu|rf_data_1[0]~19_combout ;
wire \cpu|write_data_dm[0]~6_combout ;
wire \cpu|reg_write_data_dm_M[0]~6_combout ;
wire \cpu|rf_write_data[0]~6_combout ;
wire \cpu|rf_data_2[2]~7_combout ;
wire \cpu|rf_data_2[2]~8_combout ;
wire \cpu|Add2~5 ;
wire \cpu|Add2~6_combout ;
wire \cpu|Add1~9_combout ;
wire \cpu|Add1~11_combout ;
wire \cpu|rf_data_2[3]~5_combout ;
wire \cpu|rf_data_2[3]~6_combout ;
wire \cpu|need_jump~0_combout ;
wire \cpu|need_jump~1_combout ;
wire \cpu|need_jump~2_combout ;
wire \cpu|need_jump~combout ;
wire \cpu|r_opcode_D~8_combout ;
wire \cpu|r_opcode_D~7_combout ;
wire \cpu|r_opcode_D~6_combout ;
wire \cpu|r_opcode_D~5_combout ;
wire \cpu|r_opcode_D~1_combout ;
wire \cpu|r_opcode_D~4_combout ;
wire \cpu|r_opcode_D~3_combout ;
wire \cpu|r_opcode_D~18_combout ;
wire \cpu|r_opcode_E~10_combout ;
wire \cpu|Equal1~1_combout ;
wire \cpu|Equal1~2_combout ;
wire \cpu|Add2~0_combout ;
wire \cpu|Add1~2_combout ;
wire \cpu|Add1~23_combout ;
wire \cpu|rf_data_2[0]~19_combout ;
wire \cpu|rf_data_2[0]~20_combout ;
wire \cpu|need_jump~3_combout ;
wire \cpu|need_jump~5_combout ;
wire \cpu|r_opcode_D~0_combout ;
wire [7:0] \cpu|rfr|r1|altsyncram_component|auto_generated|q_b ;
wire [31:0] \im|altsyncram_component|auto_generated|q_b ;
wire [7:0] \cpu|ip ;
wire [31:0] \cpu|r_opcode_D ;
wire [7:0] \cpu|rf_read_data_1_W ;
wire [7:0] \cpu|rfr|r2|altsyncram_component|auto_generated|q_b ;
wire [31:0] \cpu|r_opcode_W ;
wire [7:0] \dm|altsyncram_component|auto_generated|q_b ;
wire [7:0] \cpu|reg_rezult_W ;
wire [7:0] \cpu|rf_read_addr_1_D ;
wire [31:0] \cpu|r_opcode_M ;
wire [31:0] \cpu|r_opcode_E ;
wire [7:0] \cpu|reg_rezult_M ;
wire [7:0] \cpu|rf_read_data_2_E ;
wire [7:0] \cpu|rf_read_data_1_E ;
wire [7:0] \cpu|rf_read_addr_2_D ;
wire [7:0] \cpu|reg_write_data_dm_W ;
wire [7:0] \cpu|rf_read_data_1_M ;

wire [35:0] \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \dm|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \im|altsyncram_component|auto_generated|q_b [0] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \im|altsyncram_component|auto_generated|q_b [1] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \im|altsyncram_component|auto_generated|q_b [2] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \im|altsyncram_component|auto_generated|q_b [3] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \im|altsyncram_component|auto_generated|q_b [4] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \im|altsyncram_component|auto_generated|q_b [5] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \im|altsyncram_component|auto_generated|q_b [6] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \im|altsyncram_component|auto_generated|q_b [7] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \im|altsyncram_component|auto_generated|q_b [8] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \im|altsyncram_component|auto_generated|q_b [9] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \im|altsyncram_component|auto_generated|q_b [10] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \im|altsyncram_component|auto_generated|q_b [11] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \im|altsyncram_component|auto_generated|q_b [12] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \im|altsyncram_component|auto_generated|q_b [13] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \im|altsyncram_component|auto_generated|q_b [14] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \im|altsyncram_component|auto_generated|q_b [15] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \im|altsyncram_component|auto_generated|q_b [16] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \im|altsyncram_component|auto_generated|q_b [17] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \im|altsyncram_component|auto_generated|q_b [18] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \im|altsyncram_component|auto_generated|q_b [19] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \im|altsyncram_component|auto_generated|q_b [20] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \im|altsyncram_component|auto_generated|q_b [21] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \im|altsyncram_component|auto_generated|q_b [22] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \im|altsyncram_component|auto_generated|q_b [23] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \im|altsyncram_component|auto_generated|q_b [24] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \im|altsyncram_component|auto_generated|q_b [25] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \im|altsyncram_component|auto_generated|q_b [26] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \im|altsyncram_component|auto_generated|q_b [27] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \im|altsyncram_component|auto_generated|q_b [28] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \im|altsyncram_component|auto_generated|q_b [29] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \im|altsyncram_component|auto_generated|q_b [30] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \im|altsyncram_component|auto_generated|q_b [31] = \im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \cpu|rfr|r1|altsyncram_component|auto_generated|q_b [0] = \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|rfr|r1|altsyncram_component|auto_generated|q_b [1] = \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|rfr|r1|altsyncram_component|auto_generated|q_b [2] = \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|rfr|r1|altsyncram_component|auto_generated|q_b [3] = \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|rfr|r1|altsyncram_component|auto_generated|q_b [4] = \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|rfr|r1|altsyncram_component|auto_generated|q_b [5] = \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|rfr|r1|altsyncram_component|auto_generated|q_b [6] = \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|rfr|r1|altsyncram_component|auto_generated|q_b [7] = \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \cpu|rfr|r2|altsyncram_component|auto_generated|q_b [0] = \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu|rfr|r2|altsyncram_component|auto_generated|q_b [1] = \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu|rfr|r2|altsyncram_component|auto_generated|q_b [2] = \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu|rfr|r2|altsyncram_component|auto_generated|q_b [3] = \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu|rfr|r2|altsyncram_component|auto_generated|q_b [4] = \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu|rfr|r2|altsyncram_component|auto_generated|q_b [5] = \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu|rfr|r2|altsyncram_component|auto_generated|q_b [6] = \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu|rfr|r2|altsyncram_component|auto_generated|q_b [7] = \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \dm|altsyncram_component|auto_generated|q_b [0] = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dm|altsyncram_component|auto_generated|q_b [1] = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dm|altsyncram_component|auto_generated|q_b [2] = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dm|altsyncram_component|auto_generated|q_b [3] = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \dm|altsyncram_component|auto_generated|q_b [4] = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \dm|altsyncram_component|auto_generated|q_b [5] = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \dm|altsyncram_component|auto_generated|q_b [6] = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \dm|altsyncram_component|auto_generated|q_b [7] = \dm|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \command[0]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[0]~output .bus_hold = "false";
defparam \command[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \command[1]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[1]~output .bus_hold = "false";
defparam \command[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \command[2]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[2]~output .bus_hold = "false";
defparam \command[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \command[3]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[3]~output .bus_hold = "false";
defparam \command[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \command[4]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[4]~output .bus_hold = "false";
defparam \command[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \command[5]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[5]~output .bus_hold = "false";
defparam \command[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \command[6]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[6]~output .bus_hold = "false";
defparam \command[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \command[7]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[7]~output .bus_hold = "false";
defparam \command[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N9
cycloneive_io_obuf \command[8]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[8]~output .bus_hold = "false";
defparam \command[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \command[9]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[9]~output .bus_hold = "false";
defparam \command[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \command[10]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[10]~output .bus_hold = "false";
defparam \command[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \command[11]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[11]~output .bus_hold = "false";
defparam \command[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \command[12]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[12]~output .bus_hold = "false";
defparam \command[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \command[13]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[13]~output .bus_hold = "false";
defparam \command[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \command[14]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[14]~output .bus_hold = "false";
defparam \command[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \command[15]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[15]~output .bus_hold = "false";
defparam \command[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \command[16]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[16]~output .bus_hold = "false";
defparam \command[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \command[17]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[17]~output .bus_hold = "false";
defparam \command[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \command[18]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[18]~output .bus_hold = "false";
defparam \command[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \command[19]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[19]~output .bus_hold = "false";
defparam \command[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cycloneive_io_obuf \command[20]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[20]~output .bus_hold = "false";
defparam \command[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \command[21]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[21]~output .bus_hold = "false";
defparam \command[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \command[22]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[22]~output .bus_hold = "false";
defparam \command[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \command[23]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[23]~output .bus_hold = "false";
defparam \command[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \command[24]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[24]~output .bus_hold = "false";
defparam \command[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \command[25]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[25]~output .bus_hold = "false";
defparam \command[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \command[26]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[26]~output .bus_hold = "false";
defparam \command[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \command[27]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[27]~output .bus_hold = "false";
defparam \command[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \command[28]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[28]~output .bus_hold = "false";
defparam \command[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \command[29]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[29]~output .bus_hold = "false";
defparam \command[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \command[30]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[30]~output .bus_hold = "false";
defparam \command[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \command[31]~output (
	.i(\im|altsyncram_component|auto_generated|q_b [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\command[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \command[31]~output .bus_hold = "false";
defparam \command[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \cpu|ip[0]~8 (
// Equation(s):
// \cpu|ip[0]~8_combout  = \cpu|ip [0] $ (VCC)
// \cpu|ip[0]~9  = CARRY(\cpu|ip [0])

	.dataa(\cpu|ip [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|ip[0]~8_combout ),
	.cout(\cpu|ip[0]~9 ));
// synopsys translate_off
defparam \cpu|ip[0]~8 .lut_mask = 16'h55AA;
defparam \cpu|ip[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \cpu|ip[1]~10 (
// Equation(s):
// \cpu|ip[1]~10_combout  = (\cpu|ip [1] & (!\cpu|ip[0]~9 )) # (!\cpu|ip [1] & ((\cpu|ip[0]~9 ) # (GND)))
// \cpu|ip[1]~11  = CARRY((!\cpu|ip[0]~9 ) # (!\cpu|ip [1]))

	.dataa(\cpu|ip [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ip[0]~9 ),
	.combout(\cpu|ip[1]~10_combout ),
	.cout(\cpu|ip[1]~11 ));
// synopsys translate_off
defparam \cpu|ip[1]~10 .lut_mask = 16'h5A5F;
defparam \cpu|ip[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \cpu|ip[2]~12 (
// Equation(s):
// \cpu|ip[2]~12_combout  = (\cpu|ip [2] & (\cpu|ip[1]~11  $ (GND))) # (!\cpu|ip [2] & (!\cpu|ip[1]~11  & VCC))
// \cpu|ip[2]~13  = CARRY((\cpu|ip [2] & !\cpu|ip[1]~11 ))

	.dataa(gnd),
	.datab(\cpu|ip [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ip[1]~11 ),
	.combout(\cpu|ip[2]~12_combout ),
	.cout(\cpu|ip[2]~13 ));
// synopsys translate_off
defparam \cpu|ip[2]~12 .lut_mask = 16'hC30C;
defparam \cpu|ip[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \cpu|ip[3]~14 (
// Equation(s):
// \cpu|ip[3]~14_combout  = (\cpu|ip [3] & (!\cpu|ip[2]~13 )) # (!\cpu|ip [3] & ((\cpu|ip[2]~13 ) # (GND)))
// \cpu|ip[3]~15  = CARRY((!\cpu|ip[2]~13 ) # (!\cpu|ip [3]))

	.dataa(gnd),
	.datab(\cpu|ip [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ip[2]~13 ),
	.combout(\cpu|ip[3]~14_combout ),
	.cout(\cpu|ip[3]~15 ));
// synopsys translate_off
defparam \cpu|ip[3]~14 .lut_mask = 16'h3C3F;
defparam \cpu|ip[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \cpu|ip[4]~16 (
// Equation(s):
// \cpu|ip[4]~16_combout  = (\cpu|ip [4] & (\cpu|ip[3]~15  $ (GND))) # (!\cpu|ip [4] & (!\cpu|ip[3]~15  & VCC))
// \cpu|ip[4]~17  = CARRY((\cpu|ip [4] & !\cpu|ip[3]~15 ))

	.dataa(gnd),
	.datab(\cpu|ip [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ip[3]~15 ),
	.combout(\cpu|ip[4]~16_combout ),
	.cout(\cpu|ip[4]~17 ));
// synopsys translate_off
defparam \cpu|ip[4]~16 .lut_mask = 16'hC30C;
defparam \cpu|ip[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \cpu|ip[5]~18 (
// Equation(s):
// \cpu|ip[5]~18_combout  = (\cpu|ip [5] & (!\cpu|ip[4]~17 )) # (!\cpu|ip [5] & ((\cpu|ip[4]~17 ) # (GND)))
// \cpu|ip[5]~19  = CARRY((!\cpu|ip[4]~17 ) # (!\cpu|ip [5]))

	.dataa(gnd),
	.datab(\cpu|ip [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ip[4]~17 ),
	.combout(\cpu|ip[5]~18_combout ),
	.cout(\cpu|ip[5]~19 ));
// synopsys translate_off
defparam \cpu|ip[5]~18 .lut_mask = 16'h3C3F;
defparam \cpu|ip[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \cpu|ip[6]~20 (
// Equation(s):
// \cpu|ip[6]~20_combout  = (\cpu|ip [6] & (\cpu|ip[5]~19  $ (GND))) # (!\cpu|ip [6] & (!\cpu|ip[5]~19  & VCC))
// \cpu|ip[6]~21  = CARRY((\cpu|ip [6] & !\cpu|ip[5]~19 ))

	.dataa(\cpu|ip [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|ip[5]~19 ),
	.combout(\cpu|ip[6]~20_combout ),
	.cout(\cpu|ip[6]~21 ));
// synopsys translate_off
defparam \cpu|ip[6]~20 .lut_mask = 16'hA50A;
defparam \cpu|ip[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \cpu|ip[7]~22 (
// Equation(s):
// \cpu|ip[7]~22_combout  = \cpu|ip [7] $ (\cpu|ip[6]~21 )

	.dataa(gnd),
	.datab(\cpu|ip [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|ip[6]~21 ),
	.combout(\cpu|ip[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ip[7]~22 .lut_mask = 16'h3C3C;
defparam \cpu|ip[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \im|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu|ip [7],\cpu|ip [6],\cpu|ip [5],\cpu|ip [4],\cpu|ip [3],\cpu|ip [2],\cpu|ip [1],\cpu|ip [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\im|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .init_file = "instructions.mif";
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "inctructions:im|altsyncram:altsyncram_component|altsyncram_2mv1:auto_generated|ALTSYNCRAM";
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008700005200000000000000000008701205804710100000F11000100F20000500F10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008700004000F71100000F63300000F13500000F23400000F3450000000000000000000000000000000000000000000000000000000000000000000;
defparam \im|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h8000003000000000000000000000000000000000000000260000100000000000000000000350000100000000000023000008700002004F90000200F56700000000000000000000000000000004730000204F70300E04F60001100000000000F90000000F30000400F70000000F60000000000000000000000000000000000000000008700001000F30000000000000000F73300200000000000F63300100000000000000000000F83300100FA7360100F63000100F345004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000087000050;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \cpu|r_opcode_D~2 (
// Equation(s):
// \cpu|r_opcode_D~2_combout  = (\im|altsyncram_component|auto_generated|q_b [24] & (((!\cpu|need_jump~5_combout ) # (!\cpu|r_opcode_D [24])) # (!\cpu|r_opcode_D [31])))

	.dataa(\im|altsyncram_component|auto_generated|q_b [24]),
	.datab(\cpu|r_opcode_D [31]),
	.datac(\cpu|r_opcode_D [24]),
	.datad(\cpu|need_jump~5_combout ),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~2 .lut_mask = 16'h2AAA;
defparam \cpu|r_opcode_D~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \cpu|r_opcode_D[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[24] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \cpu|r_opcode_D~9 (
// Equation(s):
// \cpu|r_opcode_D~9_combout  = (\im|altsyncram_component|auto_generated|q_b [7] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [31]),
	.datac(\im|altsyncram_component|auto_generated|q_b [7]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~9 .lut_mask = 16'h70F0;
defparam \cpu|r_opcode_D~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \cpu|r_opcode_D[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[7] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \cpu|need_jump~4 (
// Equation(s):
// \cpu|need_jump~4_combout  = (\cpu|r_opcode_D [31] & (\cpu|r_opcode_D [24] & \cpu|need_jump~3_combout ))

	.dataa(\cpu|r_opcode_D [31]),
	.datab(\cpu|r_opcode_D [24]),
	.datac(gnd),
	.datad(\cpu|need_jump~3_combout ),
	.cin(gnd),
	.combout(\cpu|need_jump~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|need_jump~4 .lut_mask = 16'h8800;
defparam \cpu|need_jump~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \cpu|rf_read_data_2_E[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_data_2[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_2_E [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_2_E[3] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_2_E[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \cpu|r_opcode_E~15 (
// Equation(s):
// \cpu|r_opcode_E~15_combout  = (\cpu|r_opcode_D [3] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [3]),
	.datac(\cpu|r_opcode_D [31]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~15 .lut_mask = 16'h4CCC;
defparam \cpu|r_opcode_E~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N15
dffeas \cpu|r_opcode_E[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[3] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \cpu|r_opcode_M[27]~feeder (
// Equation(s):
// \cpu|r_opcode_M[27]~feeder_combout  = \cpu|r_opcode_E [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|r_opcode_E [27]),
	.cin(gnd),
	.combout(\cpu|r_opcode_M[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_M[27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|r_opcode_M[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N21
dffeas \cpu|r_opcode_M[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_M[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_M [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_M[27] .is_wysiwyg = "true";
defparam \cpu|r_opcode_M[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \cpu|r_opcode_W[27]~feeder (
// Equation(s):
// \cpu|r_opcode_W[27]~feeder_combout  = \cpu|r_opcode_M [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|r_opcode_M [27]),
	.cin(gnd),
	.combout(\cpu|r_opcode_W[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_W[27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|r_opcode_W[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N27
dffeas \cpu|r_opcode_W[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_W[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_W [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_W[27] .is_wysiwyg = "true";
defparam \cpu|r_opcode_W[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \cpu|r_opcode_D~19 (
// Equation(s):
// \cpu|r_opcode_D~19_combout  = (\im|altsyncram_component|auto_generated|q_b [30] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\im|altsyncram_component|auto_generated|q_b [30]),
	.datac(\cpu|r_opcode_D [31]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~19 .lut_mask = 16'h4CCC;
defparam \cpu|r_opcode_D~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N21
dffeas \cpu|r_opcode_D[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[30] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \cpu|r_opcode_E~11 (
// Equation(s):
// \cpu|r_opcode_E~11_combout  = (\cpu|r_opcode_D [30] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [30]),
	.datac(\cpu|r_opcode_D [31]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~11 .lut_mask = 16'h4CCC;
defparam \cpu|r_opcode_E~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \cpu|r_opcode_E[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[30] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N7
dffeas \cpu|r_opcode_M[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|r_opcode_E [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_M [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_M[30] .is_wysiwyg = "true";
defparam \cpu|r_opcode_M[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \cpu|r_opcode_W[30]~feeder (
// Equation(s):
// \cpu|r_opcode_W[30]~feeder_combout  = \cpu|r_opcode_M [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|r_opcode_M [30]),
	.cin(gnd),
	.combout(\cpu|r_opcode_W[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_W[30]~feeder .lut_mask = 16'hFF00;
defparam \cpu|r_opcode_W[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \cpu|r_opcode_W[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_W[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_W [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_W[30] .is_wysiwyg = "true";
defparam \cpu|r_opcode_W[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \cpu|wren_dm~0 (
// Equation(s):
// \cpu|wren_dm~0_combout  = (\cpu|r_opcode_W [30] & !\cpu|r_opcode_W [27])

	.dataa(gnd),
	.datab(\cpu|r_opcode_W [30]),
	.datac(\cpu|r_opcode_W [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|wren_dm~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|wren_dm~0 .lut_mask = 16'h0C0C;
defparam \cpu|wren_dm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \cpu|rden_dm (
// Equation(s):
// \cpu|rden_dm~combout  = (\cpu|r_opcode_E [27] & \cpu|r_opcode_E [30])

	.dataa(\cpu|r_opcode_E [27]),
	.datab(gnd),
	.datac(\cpu|r_opcode_E [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rden_dm~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rden_dm .lut_mask = 16'hA0A0;
defparam \cpu|rden_dm .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \cpu|r_opcode_D~13 (
// Equation(s):
// \cpu|r_opcode_D~13_combout  = (\im|altsyncram_component|auto_generated|q_b [23] & (((!\cpu|r_opcode_D [31]) # (!\cpu|r_opcode_D [24])) # (!\cpu|need_jump~5_combout )))

	.dataa(\im|altsyncram_component|auto_generated|q_b [23]),
	.datab(\cpu|need_jump~5_combout ),
	.datac(\cpu|r_opcode_D [24]),
	.datad(\cpu|r_opcode_D [31]),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~13 .lut_mask = 16'h2AAA;
defparam \cpu|r_opcode_D~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N11
dffeas \cpu|r_opcode_D[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[23] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \cpu|r_opcode_E~3 (
// Equation(s):
// \cpu|r_opcode_E~3_combout  = (\cpu|r_opcode_D [23] & (((!\cpu|r_opcode_D [31]) # (!\cpu|r_opcode_D [24])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|r_opcode_D [23]),
	.datab(\cpu|need_jump~5_combout ),
	.datac(\cpu|r_opcode_D [24]),
	.datad(\cpu|r_opcode_D [31]),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~3 .lut_mask = 16'h2AAA;
defparam \cpu|r_opcode_E~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \cpu|r_opcode_E[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[23] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \cpu|rf_read_addr_1[3]~3 (
// Equation(s):
// \cpu|rf_read_addr_1[3]~3_combout  = (\im|altsyncram_component|auto_generated|q_b [26] & ((\im|altsyncram_component|auto_generated|q_b [30] & (\im|altsyncram_component|auto_generated|q_b [23])) # (!\im|altsyncram_component|auto_generated|q_b [30] & 
// ((\im|altsyncram_component|auto_generated|q_b [19])))))

	.dataa(\im|altsyncram_component|auto_generated|q_b [26]),
	.datab(\im|altsyncram_component|auto_generated|q_b [23]),
	.datac(\im|altsyncram_component|auto_generated|q_b [30]),
	.datad(\im|altsyncram_component|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\cpu|rf_read_addr_1[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_read_addr_1[3]~3 .lut_mask = 16'h8A80;
defparam \cpu|rf_read_addr_1[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \cpu|rf_read_addr_1_D[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_read_addr_1[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_addr_1_D [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_addr_1_D[3] .is_wysiwyg = "true";
defparam \cpu|rf_read_addr_1_D[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \cpu|r_opcode_D~12 (
// Equation(s):
// \cpu|r_opcode_D~12_combout  = (\im|altsyncram_component|auto_generated|q_b [22] & (((!\cpu|r_opcode_D [31]) # (!\cpu|r_opcode_D [24])) # (!\cpu|need_jump~5_combout )))

	.dataa(\im|altsyncram_component|auto_generated|q_b [22]),
	.datab(\cpu|need_jump~5_combout ),
	.datac(\cpu|r_opcode_D [24]),
	.datad(\cpu|r_opcode_D [31]),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~12 .lut_mask = 16'h2AAA;
defparam \cpu|r_opcode_D~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \cpu|r_opcode_D[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[22] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \cpu|r_opcode_E~2 (
// Equation(s):
// \cpu|r_opcode_E~2_combout  = (\cpu|r_opcode_D [22] & (((!\cpu|r_opcode_D [24]) # (!\cpu|need_jump~5_combout )) # (!\cpu|r_opcode_D [31])))

	.dataa(\cpu|r_opcode_D [31]),
	.datab(\cpu|need_jump~5_combout ),
	.datac(\cpu|r_opcode_D [24]),
	.datad(\cpu|r_opcode_D [22]),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~2 .lut_mask = 16'h7F00;
defparam \cpu|r_opcode_E~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \cpu|r_opcode_E[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[22] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \cpu|rf_read_addr_1[2]~2 (
// Equation(s):
// \cpu|rf_read_addr_1[2]~2_combout  = (\im|altsyncram_component|auto_generated|q_b [26] & ((\im|altsyncram_component|auto_generated|q_b [30] & ((\im|altsyncram_component|auto_generated|q_b [22]))) # (!\im|altsyncram_component|auto_generated|q_b [30] & 
// (\im|altsyncram_component|auto_generated|q_b [18]))))

	.dataa(\im|altsyncram_component|auto_generated|q_b [18]),
	.datab(\im|altsyncram_component|auto_generated|q_b [30]),
	.datac(\im|altsyncram_component|auto_generated|q_b [22]),
	.datad(\im|altsyncram_component|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\cpu|rf_read_addr_1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_read_addr_1[2]~2 .lut_mask = 16'hE200;
defparam \cpu|rf_read_addr_1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \cpu|rf_read_addr_1_D[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_read_addr_1[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_addr_1_D [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_addr_1_D[2] .is_wysiwyg = "true";
defparam \cpu|rf_read_addr_1_D[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \cpu|Equal8~1 (
// Equation(s):
// \cpu|Equal8~1_combout  = (\cpu|r_opcode_E [23] & (\cpu|rf_read_addr_1_D [3] & (\cpu|r_opcode_E [22] $ (!\cpu|rf_read_addr_1_D [2])))) # (!\cpu|r_opcode_E [23] & (!\cpu|rf_read_addr_1_D [3] & (\cpu|r_opcode_E [22] $ (!\cpu|rf_read_addr_1_D [2]))))

	.dataa(\cpu|r_opcode_E [23]),
	.datab(\cpu|rf_read_addr_1_D [3]),
	.datac(\cpu|r_opcode_E [22]),
	.datad(\cpu|rf_read_addr_1_D [2]),
	.cin(gnd),
	.combout(\cpu|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal8~1 .lut_mask = 16'h9009;
defparam \cpu|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \cpu|rf_read_addr_1[1]~1 (
// Equation(s):
// \cpu|rf_read_addr_1[1]~1_combout  = (\im|altsyncram_component|auto_generated|q_b [26] & ((\im|altsyncram_component|auto_generated|q_b [30] & ((\im|altsyncram_component|auto_generated|q_b [21]))) # (!\im|altsyncram_component|auto_generated|q_b [30] & 
// (\im|altsyncram_component|auto_generated|q_b [17]))))

	.dataa(\im|altsyncram_component|auto_generated|q_b [30]),
	.datab(\im|altsyncram_component|auto_generated|q_b [26]),
	.datac(\im|altsyncram_component|auto_generated|q_b [17]),
	.datad(\im|altsyncram_component|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\cpu|rf_read_addr_1[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_read_addr_1[1]~1 .lut_mask = 16'hC840;
defparam \cpu|rf_read_addr_1[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \cpu|rf_read_addr_1_D[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_read_addr_1[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_addr_1_D [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_addr_1_D[1] .is_wysiwyg = "true";
defparam \cpu|rf_read_addr_1_D[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \cpu|r_opcode_D~10 (
// Equation(s):
// \cpu|r_opcode_D~10_combout  = (\im|altsyncram_component|auto_generated|q_b [20] & (((!\cpu|r_opcode_D [24]) # (!\cpu|need_jump~5_combout )) # (!\cpu|r_opcode_D [31])))

	.dataa(\im|altsyncram_component|auto_generated|q_b [20]),
	.datab(\cpu|r_opcode_D [31]),
	.datac(\cpu|need_jump~5_combout ),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~10 .lut_mask = 16'h2AAA;
defparam \cpu|r_opcode_D~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \cpu|r_opcode_D[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[20] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \cpu|r_opcode_E~0 (
// Equation(s):
// \cpu|r_opcode_E~0_combout  = (\cpu|r_opcode_D [20] & (((!\cpu|r_opcode_D [24]) # (!\cpu|need_jump~5_combout )) # (!\cpu|r_opcode_D [31])))

	.dataa(\cpu|r_opcode_D [20]),
	.datab(\cpu|r_opcode_D [31]),
	.datac(\cpu|need_jump~5_combout ),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~0 .lut_mask = 16'h2AAA;
defparam \cpu|r_opcode_E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \cpu|r_opcode_E[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[20] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \cpu|rf_read_addr_1[0]~0 (
// Equation(s):
// \cpu|rf_read_addr_1[0]~0_combout  = (\im|altsyncram_component|auto_generated|q_b [26] & ((\im|altsyncram_component|auto_generated|q_b [30] & ((\im|altsyncram_component|auto_generated|q_b [20]))) # (!\im|altsyncram_component|auto_generated|q_b [30] & 
// (\im|altsyncram_component|auto_generated|q_b [16]))))

	.dataa(\im|altsyncram_component|auto_generated|q_b [30]),
	.datab(\im|altsyncram_component|auto_generated|q_b [26]),
	.datac(\im|altsyncram_component|auto_generated|q_b [16]),
	.datad(\im|altsyncram_component|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\cpu|rf_read_addr_1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_read_addr_1[0]~0 .lut_mask = 16'hC840;
defparam \cpu|rf_read_addr_1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \cpu|rf_read_addr_1_D[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_read_addr_1[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_addr_1_D [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_addr_1_D[0] .is_wysiwyg = "true";
defparam \cpu|rf_read_addr_1_D[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \cpu|r_opcode_D~11 (
// Equation(s):
// \cpu|r_opcode_D~11_combout  = (\im|altsyncram_component|auto_generated|q_b [21] & (((!\cpu|r_opcode_D [24]) # (!\cpu|need_jump~5_combout )) # (!\cpu|r_opcode_D [31])))

	.dataa(\im|altsyncram_component|auto_generated|q_b [21]),
	.datab(\cpu|r_opcode_D [31]),
	.datac(\cpu|need_jump~5_combout ),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~11 .lut_mask = 16'h2AAA;
defparam \cpu|r_opcode_D~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \cpu|r_opcode_D[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[21] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \cpu|r_opcode_E~1 (
// Equation(s):
// \cpu|r_opcode_E~1_combout  = (\cpu|r_opcode_D [21] & (((!\cpu|r_opcode_D [24]) # (!\cpu|need_jump~5_combout )) # (!\cpu|r_opcode_D [31])))

	.dataa(\cpu|r_opcode_D [31]),
	.datab(\cpu|r_opcode_D [21]),
	.datac(\cpu|need_jump~5_combout ),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~1 .lut_mask = 16'h4CCC;
defparam \cpu|r_opcode_E~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \cpu|r_opcode_E[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[21] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \cpu|Equal8~0 (
// Equation(s):
// \cpu|Equal8~0_combout  = (\cpu|rf_read_addr_1_D [1] & (\cpu|r_opcode_E [21] & (\cpu|r_opcode_E [20] $ (!\cpu|rf_read_addr_1_D [0])))) # (!\cpu|rf_read_addr_1_D [1] & (!\cpu|r_opcode_E [21] & (\cpu|r_opcode_E [20] $ (!\cpu|rf_read_addr_1_D [0]))))

	.dataa(\cpu|rf_read_addr_1_D [1]),
	.datab(\cpu|r_opcode_E [20]),
	.datac(\cpu|rf_read_addr_1_D [0]),
	.datad(\cpu|r_opcode_E [21]),
	.cin(gnd),
	.combout(\cpu|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal8~0 .lut_mask = 16'h8241;
defparam \cpu|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \cpu|r_opcode_M[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|r_opcode_E [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_M [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_M[22] .is_wysiwyg = "true";
defparam \cpu|r_opcode_M[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \cpu|r_opcode_M[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|r_opcode_E [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_M [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_M[23] .is_wysiwyg = "true";
defparam \cpu|r_opcode_M[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \cpu|Equal6~1 (
// Equation(s):
// \cpu|Equal6~1_combout  = (\cpu|rf_read_addr_1_D [2] & (\cpu|r_opcode_M [22] & (\cpu|r_opcode_M [23] $ (!\cpu|rf_read_addr_1_D [3])))) # (!\cpu|rf_read_addr_1_D [2] & (!\cpu|r_opcode_M [22] & (\cpu|r_opcode_M [23] $ (!\cpu|rf_read_addr_1_D [3]))))

	.dataa(\cpu|rf_read_addr_1_D [2]),
	.datab(\cpu|r_opcode_M [22]),
	.datac(\cpu|r_opcode_M [23]),
	.datad(\cpu|rf_read_addr_1_D [3]),
	.cin(gnd),
	.combout(\cpu|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal6~1 .lut_mask = 16'h9009;
defparam \cpu|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N3
dffeas \cpu|r_opcode_M[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|r_opcode_E [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_M [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_M[20] .is_wysiwyg = "true";
defparam \cpu|r_opcode_M[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \cpu|r_opcode_M[21]~feeder (
// Equation(s):
// \cpu|r_opcode_M[21]~feeder_combout  = \cpu|r_opcode_E [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|r_opcode_E [21]),
	.cin(gnd),
	.combout(\cpu|r_opcode_M[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_M[21]~feeder .lut_mask = 16'hFF00;
defparam \cpu|r_opcode_M[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \cpu|r_opcode_M[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_M[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_M [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_M[21] .is_wysiwyg = "true";
defparam \cpu|r_opcode_M[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \cpu|Equal6~0 (
// Equation(s):
// \cpu|Equal6~0_combout  = (\cpu|rf_read_addr_1_D [1] & (\cpu|r_opcode_M [21] & (\cpu|r_opcode_M [20] $ (!\cpu|rf_read_addr_1_D [0])))) # (!\cpu|rf_read_addr_1_D [1] & (!\cpu|r_opcode_M [21] & (\cpu|r_opcode_M [20] $ (!\cpu|rf_read_addr_1_D [0]))))

	.dataa(\cpu|rf_read_addr_1_D [1]),
	.datab(\cpu|r_opcode_M [20]),
	.datac(\cpu|rf_read_addr_1_D [0]),
	.datad(\cpu|r_opcode_M [21]),
	.cin(gnd),
	.combout(\cpu|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal6~0 .lut_mask = 16'h8241;
defparam \cpu|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \cpu|rf_data_1[5]~4 (
// Equation(s):
// \cpu|rf_data_1[5]~4_combout  = (\cpu|Equal8~1_combout  & ((\cpu|Equal8~0_combout ) # ((\cpu|Equal6~1_combout  & \cpu|Equal6~0_combout )))) # (!\cpu|Equal8~1_combout  & (((\cpu|Equal6~1_combout  & \cpu|Equal6~0_combout ))))

	.dataa(\cpu|Equal8~1_combout ),
	.datab(\cpu|Equal8~0_combout ),
	.datac(\cpu|Equal6~1_combout ),
	.datad(\cpu|Equal6~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_1[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[5]~4 .lut_mask = 16'hF888;
defparam \cpu|rf_data_1[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \cpu|r_opcode_W[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|r_opcode_M [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_W [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_W[22] .is_wysiwyg = "true";
defparam \cpu|r_opcode_W[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \cpu|r_opcode_W[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|r_opcode_M [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_W [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_W[23] .is_wysiwyg = "true";
defparam \cpu|r_opcode_W[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \cpu|rf_data_1[5]~1 (
// Equation(s):
// \cpu|rf_data_1[5]~1_combout  = (\cpu|rf_read_addr_1_D [2] & (\cpu|r_opcode_W [22] & (\cpu|rf_read_addr_1_D [3] $ (!\cpu|r_opcode_W [23])))) # (!\cpu|rf_read_addr_1_D [2] & (!\cpu|r_opcode_W [22] & (\cpu|rf_read_addr_1_D [3] $ (!\cpu|r_opcode_W [23]))))

	.dataa(\cpu|rf_read_addr_1_D [2]),
	.datab(\cpu|rf_read_addr_1_D [3]),
	.datac(\cpu|r_opcode_W [22]),
	.datad(\cpu|r_opcode_W [23]),
	.cin(gnd),
	.combout(\cpu|rf_data_1[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[5]~1 .lut_mask = 16'h8421;
defparam \cpu|rf_data_1[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \cpu|r_opcode_W[20]~feeder (
// Equation(s):
// \cpu|r_opcode_W[20]~feeder_combout  = \cpu|r_opcode_M [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|r_opcode_M [20]),
	.cin(gnd),
	.combout(\cpu|r_opcode_W[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_W[20]~feeder .lut_mask = 16'hFF00;
defparam \cpu|r_opcode_W[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \cpu|r_opcode_W[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_W[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_W [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_W[20] .is_wysiwyg = "true";
defparam \cpu|r_opcode_W[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \cpu|r_opcode_W[21]~feeder (
// Equation(s):
// \cpu|r_opcode_W[21]~feeder_combout  = \cpu|r_opcode_M [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|r_opcode_M [21]),
	.cin(gnd),
	.combout(\cpu|r_opcode_W[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_W[21]~feeder .lut_mask = 16'hFF00;
defparam \cpu|r_opcode_W[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \cpu|r_opcode_W[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_W[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_W [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_W[21] .is_wysiwyg = "true";
defparam \cpu|r_opcode_W[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \cpu|rf_data_1[5]~0 (
// Equation(s):
// \cpu|rf_data_1[5]~0_combout  = (\cpu|rf_read_addr_1_D [1] & (\cpu|r_opcode_W [21] & (\cpu|r_opcode_W [20] $ (!\cpu|rf_read_addr_1_D [0])))) # (!\cpu|rf_read_addr_1_D [1] & (!\cpu|r_opcode_W [21] & (\cpu|r_opcode_W [20] $ (!\cpu|rf_read_addr_1_D [0]))))

	.dataa(\cpu|rf_read_addr_1_D [1]),
	.datab(\cpu|r_opcode_W [20]),
	.datac(\cpu|rf_read_addr_1_D [0]),
	.datad(\cpu|r_opcode_W [21]),
	.cin(gnd),
	.combout(\cpu|rf_data_1[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[5]~0 .lut_mask = 16'h8241;
defparam \cpu|rf_data_1[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \cpu|rf_data_1[5]~2 (
// Equation(s):
// \cpu|rf_data_1[5]~2_combout  = (\cpu|rf_data_1[5]~1_combout  & (\cpu|rf_data_1[5]~0_combout  & ((!\cpu|Equal6~1_combout ) # (!\cpu|Equal6~0_combout ))))

	.dataa(\cpu|Equal6~0_combout ),
	.datab(\cpu|rf_data_1[5]~1_combout ),
	.datac(\cpu|Equal6~1_combout ),
	.datad(\cpu|rf_data_1[5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_1[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[5]~2 .lut_mask = 16'h4C00;
defparam \cpu|rf_data_1[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \cpu|rf_data_1[5]~3 (
// Equation(s):
// \cpu|rf_data_1[5]~3_combout  = (\cpu|rf_data_1[5]~2_combout ) # ((\cpu|Equal8~1_combout  & \cpu|Equal8~0_combout ))

	.dataa(\cpu|Equal8~1_combout ),
	.datab(gnd),
	.datac(\cpu|rf_data_1[5]~2_combout ),
	.datad(\cpu|Equal8~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_1[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[5]~3 .lut_mask = 16'hFAF0;
defparam \cpu|rf_data_1[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \cpu|rf_write_dest[0]~0 (
// Equation(s):
// \cpu|rf_write_dest[0]~0_combout  = (\cpu|r_opcode_W [27] & \cpu|r_opcode_W [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|r_opcode_W [27]),
	.datad(\cpu|r_opcode_W [20]),
	.cin(gnd),
	.combout(\cpu|rf_write_dest[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_write_dest[0]~0 .lut_mask = 16'hF000;
defparam \cpu|rf_write_dest[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \cpu|rf_write_dest[1]~1 (
// Equation(s):
// \cpu|rf_write_dest[1]~1_combout  = (\cpu|r_opcode_W [21] & \cpu|r_opcode_W [27])

	.dataa(gnd),
	.datab(\cpu|r_opcode_W [21]),
	.datac(gnd),
	.datad(\cpu|r_opcode_W [27]),
	.cin(gnd),
	.combout(\cpu|rf_write_dest[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_write_dest[1]~1 .lut_mask = 16'hCC00;
defparam \cpu|rf_write_dest[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \cpu|rf_write_dest[2]~2 (
// Equation(s):
// \cpu|rf_write_dest[2]~2_combout  = (\cpu|r_opcode_W [27] & \cpu|r_opcode_W [22])

	.dataa(gnd),
	.datab(\cpu|r_opcode_W [27]),
	.datac(gnd),
	.datad(\cpu|r_opcode_W [22]),
	.cin(gnd),
	.combout(\cpu|rf_write_dest[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_write_dest[2]~2 .lut_mask = 16'hCC00;
defparam \cpu|rf_write_dest[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \cpu|rf_write_dest[3]~3 (
// Equation(s):
// \cpu|rf_write_dest[3]~3_combout  = (\cpu|r_opcode_W [23] & \cpu|r_opcode_W [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|r_opcode_W [23]),
	.datad(\cpu|r_opcode_W [27]),
	.cin(gnd),
	.combout(\cpu|rf_write_dest[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_write_dest[3]~3 .lut_mask = 16'hF000;
defparam \cpu|rf_write_dest[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \cpu|r_opcode_E~13 (
// Equation(s):
// \cpu|r_opcode_E~13_combout  = (\cpu|r_opcode_D [1] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [31]),
	.datac(\cpu|r_opcode_D [1]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~13 .lut_mask = 16'h70F0;
defparam \cpu|r_opcode_E~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \cpu|r_opcode_E[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[1] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \cpu|rf_read_addr_2_D[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\im|altsyncram_component|auto_generated|q_b [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_addr_2_D [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_addr_2_D[3] .is_wysiwyg = "true";
defparam \cpu|rf_read_addr_2_D[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \cpu|rf_read_addr_2_D[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\im|altsyncram_component|auto_generated|q_b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_addr_2_D [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_addr_2_D[2] .is_wysiwyg = "true";
defparam \cpu|rf_read_addr_2_D[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \cpu|Equal9~1 (
// Equation(s):
// \cpu|Equal9~1_combout  = (\cpu|r_opcode_E [23] & (\cpu|rf_read_addr_2_D [3] & (\cpu|r_opcode_E [22] $ (!\cpu|rf_read_addr_2_D [2])))) # (!\cpu|r_opcode_E [23] & (!\cpu|rf_read_addr_2_D [3] & (\cpu|r_opcode_E [22] $ (!\cpu|rf_read_addr_2_D [2]))))

	.dataa(\cpu|r_opcode_E [23]),
	.datab(\cpu|r_opcode_E [22]),
	.datac(\cpu|rf_read_addr_2_D [3]),
	.datad(\cpu|rf_read_addr_2_D [2]),
	.cin(gnd),
	.combout(\cpu|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal9~1 .lut_mask = 16'h8421;
defparam \cpu|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \cpu|rf_read_addr_2_D[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\im|altsyncram_component|auto_generated|q_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_addr_2_D [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_addr_2_D[1] .is_wysiwyg = "true";
defparam \cpu|rf_read_addr_2_D[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \cpu|rf_read_addr_2_D[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\im|altsyncram_component|auto_generated|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_addr_2_D [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_addr_2_D[0] .is_wysiwyg = "true";
defparam \cpu|rf_read_addr_2_D[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \cpu|Equal7~0 (
// Equation(s):
// \cpu|Equal7~0_combout  = (\cpu|rf_read_addr_2_D [1] & (\cpu|r_opcode_M [21] & (\cpu|rf_read_addr_2_D [0] $ (!\cpu|r_opcode_M [20])))) # (!\cpu|rf_read_addr_2_D [1] & (!\cpu|r_opcode_M [21] & (\cpu|rf_read_addr_2_D [0] $ (!\cpu|r_opcode_M [20]))))

	.dataa(\cpu|rf_read_addr_2_D [1]),
	.datab(\cpu|r_opcode_M [21]),
	.datac(\cpu|rf_read_addr_2_D [0]),
	.datad(\cpu|r_opcode_M [20]),
	.cin(gnd),
	.combout(\cpu|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal7~0 .lut_mask = 16'h9009;
defparam \cpu|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \cpu|Equal9~0 (
// Equation(s):
// \cpu|Equal9~0_combout  = (\cpu|rf_read_addr_2_D [0] & (\cpu|r_opcode_E [20] & (\cpu|rf_read_addr_2_D [1] $ (!\cpu|r_opcode_E [21])))) # (!\cpu|rf_read_addr_2_D [0] & (!\cpu|r_opcode_E [20] & (\cpu|rf_read_addr_2_D [1] $ (!\cpu|r_opcode_E [21]))))

	.dataa(\cpu|rf_read_addr_2_D [0]),
	.datab(\cpu|r_opcode_E [20]),
	.datac(\cpu|rf_read_addr_2_D [1]),
	.datad(\cpu|r_opcode_E [21]),
	.cin(gnd),
	.combout(\cpu|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal9~0 .lut_mask = 16'h9009;
defparam \cpu|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \cpu|Equal7~1 (
// Equation(s):
// \cpu|Equal7~1_combout  = (\cpu|rf_read_addr_2_D [3] & (\cpu|r_opcode_M [23] & (\cpu|r_opcode_M [22] $ (!\cpu|rf_read_addr_2_D [2])))) # (!\cpu|rf_read_addr_2_D [3] & (!\cpu|r_opcode_M [23] & (\cpu|r_opcode_M [22] $ (!\cpu|rf_read_addr_2_D [2]))))

	.dataa(\cpu|rf_read_addr_2_D [3]),
	.datab(\cpu|r_opcode_M [23]),
	.datac(\cpu|r_opcode_M [22]),
	.datad(\cpu|rf_read_addr_2_D [2]),
	.cin(gnd),
	.combout(\cpu|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal7~1 .lut_mask = 16'h9009;
defparam \cpu|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \cpu|rf_data_2[0]~0 (
// Equation(s):
// \cpu|rf_data_2[0]~0_combout  = (\cpu|Equal9~1_combout  & ((\cpu|Equal9~0_combout ) # ((\cpu|Equal7~0_combout  & \cpu|Equal7~1_combout )))) # (!\cpu|Equal9~1_combout  & (\cpu|Equal7~0_combout  & ((\cpu|Equal7~1_combout ))))

	.dataa(\cpu|Equal9~1_combout ),
	.datab(\cpu|Equal7~0_combout ),
	.datac(\cpu|Equal9~0_combout ),
	.datad(\cpu|Equal7~1_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[0]~0 .lut_mask = 16'hECA0;
defparam \cpu|rf_data_2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \cpu|r_opcode_E~12 (
// Equation(s):
// \cpu|r_opcode_E~12_combout  = (\cpu|r_opcode_D [2] & (((!\cpu|need_jump~5_combout ) # (!\cpu|r_opcode_D [24])) # (!\cpu|r_opcode_D [31])))

	.dataa(\cpu|r_opcode_D [31]),
	.datab(\cpu|r_opcode_D [24]),
	.datac(\cpu|r_opcode_D [2]),
	.datad(\cpu|need_jump~5_combout ),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~12 .lut_mask = 16'h70F0;
defparam \cpu|r_opcode_E~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \cpu|r_opcode_E[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[2] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \cpu|r_opcode_E~14 (
// Equation(s):
// \cpu|r_opcode_E~14_combout  = (\cpu|r_opcode_D [0] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [0]),
	.datac(\cpu|r_opcode_D [31]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~14 .lut_mask = 16'h4CCC;
defparam \cpu|r_opcode_E~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \cpu|r_opcode_E[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[0] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N23
dffeas \cpu|rf_read_data_2_E[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_data_2[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_2_E [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_2_E[0] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_2_E[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \cpu|Add2~0 (
// Equation(s):
// \cpu|Add2~0_combout  = (\cpu|r_opcode_E [0] & (\cpu|rf_read_data_2_E [0] $ (VCC))) # (!\cpu|r_opcode_E [0] & (\cpu|rf_read_data_2_E [0] & VCC))
// \cpu|Add2~1  = CARRY((\cpu|r_opcode_E [0] & \cpu|rf_read_data_2_E [0]))

	.dataa(\cpu|r_opcode_E [0]),
	.datab(\cpu|rf_read_data_2_E [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add2~0_combout ),
	.cout(\cpu|Add2~1 ));
// synopsys translate_off
defparam \cpu|Add2~0 .lut_mask = 16'h6688;
defparam \cpu|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \cpu|Add2~2 (
// Equation(s):
// \cpu|Add2~2_combout  = (\cpu|rf_read_data_2_E [1] & ((\cpu|r_opcode_E [1] & (\cpu|Add2~1  & VCC)) # (!\cpu|r_opcode_E [1] & (!\cpu|Add2~1 )))) # (!\cpu|rf_read_data_2_E [1] & ((\cpu|r_opcode_E [1] & (!\cpu|Add2~1 )) # (!\cpu|r_opcode_E [1] & ((\cpu|Add2~1 
// ) # (GND)))))
// \cpu|Add2~3  = CARRY((\cpu|rf_read_data_2_E [1] & (!\cpu|r_opcode_E [1] & !\cpu|Add2~1 )) # (!\cpu|rf_read_data_2_E [1] & ((!\cpu|Add2~1 ) # (!\cpu|r_opcode_E [1]))))

	.dataa(\cpu|rf_read_data_2_E [1]),
	.datab(\cpu|r_opcode_E [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~1 ),
	.combout(\cpu|Add2~2_combout ),
	.cout(\cpu|Add2~3 ));
// synopsys translate_off
defparam \cpu|Add2~2 .lut_mask = 16'h9617;
defparam \cpu|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \cpu|Add2~4 (
// Equation(s):
// \cpu|Add2~4_combout  = ((\cpu|rf_read_data_2_E [2] $ (\cpu|r_opcode_E [2] $ (!\cpu|Add2~3 )))) # (GND)
// \cpu|Add2~5  = CARRY((\cpu|rf_read_data_2_E [2] & ((\cpu|r_opcode_E [2]) # (!\cpu|Add2~3 ))) # (!\cpu|rf_read_data_2_E [2] & (\cpu|r_opcode_E [2] & !\cpu|Add2~3 )))

	.dataa(\cpu|rf_read_data_2_E [2]),
	.datab(\cpu|r_opcode_E [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~3 ),
	.combout(\cpu|Add2~4_combout ),
	.cout(\cpu|Add2~5 ));
// synopsys translate_off
defparam \cpu|Add2~4 .lut_mask = 16'h698E;
defparam \cpu|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \cpu|wraddress_dm[0]~0 (
// Equation(s):
// \cpu|wraddress_dm[0]~0_combout  = (!\cpu|r_opcode_W [27] & (\cpu|reg_rezult_W [0] & \cpu|r_opcode_W [30]))

	.dataa(\cpu|r_opcode_W [27]),
	.datab(gnd),
	.datac(\cpu|reg_rezult_W [0]),
	.datad(\cpu|r_opcode_W [30]),
	.cin(gnd),
	.combout(\cpu|wraddress_dm[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|wraddress_dm[0]~0 .lut_mask = 16'h5000;
defparam \cpu|wraddress_dm[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \cpu|reg_rezult_W[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|reg_rezult_M [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_rezult_W [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_rezult_W[1] .is_wysiwyg = "true";
defparam \cpu|reg_rezult_W[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \cpu|wraddress_dm[1]~1 (
// Equation(s):
// \cpu|wraddress_dm[1]~1_combout  = (!\cpu|r_opcode_W [27] & (\cpu|r_opcode_W [30] & \cpu|reg_rezult_W [1]))

	.dataa(\cpu|r_opcode_W [27]),
	.datab(\cpu|r_opcode_W [30]),
	.datac(gnd),
	.datad(\cpu|reg_rezult_W [1]),
	.cin(gnd),
	.combout(\cpu|wraddress_dm[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|wraddress_dm[1]~1 .lut_mask = 16'h4400;
defparam \cpu|wraddress_dm[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \cpu|reg_rezult_W[2]~feeder (
// Equation(s):
// \cpu|reg_rezult_W[2]~feeder_combout  = \cpu|reg_rezult_M [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|reg_rezult_M [2]),
	.cin(gnd),
	.combout(\cpu|reg_rezult_W[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_rezult_W[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|reg_rezult_W[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \cpu|reg_rezult_W[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|reg_rezult_W[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_rezult_W [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_rezult_W[2] .is_wysiwyg = "true";
defparam \cpu|reg_rezult_W[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \cpu|wraddress_dm[2]~2 (
// Equation(s):
// \cpu|wraddress_dm[2]~2_combout  = (\cpu|reg_rezult_W [2] & (!\cpu|r_opcode_W [27] & \cpu|r_opcode_W [30]))

	.dataa(gnd),
	.datab(\cpu|reg_rezult_W [2]),
	.datac(\cpu|r_opcode_W [27]),
	.datad(\cpu|r_opcode_W [30]),
	.cin(gnd),
	.combout(\cpu|wraddress_dm[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|wraddress_dm[2]~2 .lut_mask = 16'h0C00;
defparam \cpu|wraddress_dm[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \cpu|reg_rezult_M[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|Add1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_rezult_M [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_rezult_M[3] .is_wysiwyg = "true";
defparam \cpu|reg_rezult_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \cpu|reg_rezult_W[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|reg_rezult_M [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_rezult_W [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_rezult_W[3] .is_wysiwyg = "true";
defparam \cpu|reg_rezult_W[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \cpu|wraddress_dm[3]~3 (
// Equation(s):
// \cpu|wraddress_dm[3]~3_combout  = (\cpu|reg_rezult_W [3] & (!\cpu|r_opcode_W [27] & \cpu|r_opcode_W [30]))

	.dataa(gnd),
	.datab(\cpu|reg_rezult_W [3]),
	.datac(\cpu|r_opcode_W [27]),
	.datad(\cpu|r_opcode_W [30]),
	.cin(gnd),
	.combout(\cpu|wraddress_dm[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|wraddress_dm[3]~3 .lut_mask = 16'h0C00;
defparam \cpu|wraddress_dm[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \cpu|r_opcode_E~9 (
// Equation(s):
// \cpu|r_opcode_E~9_combout  = (\cpu|r_opcode_D [24] & ((!\cpu|r_opcode_D [31]) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [31]),
	.datac(gnd),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~9 .lut_mask = 16'h7700;
defparam \cpu|r_opcode_E~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \cpu|r_opcode_E[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[24] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \cpu|r_opcode_D~17 (
// Equation(s):
// \cpu|r_opcode_D~17_combout  = (\im|altsyncram_component|auto_generated|q_b [25] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\im|altsyncram_component|auto_generated|q_b [25]),
	.datac(\cpu|r_opcode_D [31]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~17 .lut_mask = 16'h4CCC;
defparam \cpu|r_opcode_D~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \cpu|r_opcode_D[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[25] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \cpu|r_opcode_E~8 (
// Equation(s):
// \cpu|r_opcode_E~8_combout  = (\cpu|r_opcode_D [25] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [25]),
	.datac(\cpu|r_opcode_D [31]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~8 .lut_mask = 16'h4CCC;
defparam \cpu|r_opcode_E~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \cpu|r_opcode_E[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[25] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \cpu|r_opcode_D~15 (
// Equation(s):
// \cpu|r_opcode_D~15_combout  = (\im|altsyncram_component|auto_generated|q_b [29] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\im|altsyncram_component|auto_generated|q_b [29]),
	.datac(\cpu|r_opcode_D [31]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~15 .lut_mask = 16'h4CCC;
defparam \cpu|r_opcode_D~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \cpu|r_opcode_D[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[29] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \cpu|r_opcode_E~6 (
// Equation(s):
// \cpu|r_opcode_E~6_combout  = (\cpu|r_opcode_D [29] & (((!\cpu|need_jump~5_combout ) # (!\cpu|r_opcode_D [31])) # (!\cpu|r_opcode_D [24])))

	.dataa(\cpu|r_opcode_D [29]),
	.datab(\cpu|r_opcode_D [24]),
	.datac(\cpu|r_opcode_D [31]),
	.datad(\cpu|need_jump~5_combout ),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~6 .lut_mask = 16'h2AAA;
defparam \cpu|r_opcode_E~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \cpu|r_opcode_E[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[29] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \cpu|r_opcode_D~16 (
// Equation(s):
// \cpu|r_opcode_D~16_combout  = (\im|altsyncram_component|auto_generated|q_b [28] & (((!\cpu|need_jump~5_combout ) # (!\cpu|r_opcode_D [24])) # (!\cpu|r_opcode_D [31])))

	.dataa(\cpu|r_opcode_D [31]),
	.datab(\im|altsyncram_component|auto_generated|q_b [28]),
	.datac(\cpu|r_opcode_D [24]),
	.datad(\cpu|need_jump~5_combout ),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~16 .lut_mask = 16'h4CCC;
defparam \cpu|r_opcode_D~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \cpu|r_opcode_D[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[28] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \cpu|r_opcode_E~7 (
// Equation(s):
// \cpu|r_opcode_E~7_combout  = (\cpu|r_opcode_D [28] & (((!\cpu|r_opcode_D [31]) # (!\cpu|r_opcode_D [24])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|r_opcode_D [28]),
	.datab(\cpu|need_jump~5_combout ),
	.datac(\cpu|r_opcode_D [24]),
	.datad(\cpu|r_opcode_D [31]),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~7 .lut_mask = 16'h2AAA;
defparam \cpu|r_opcode_E~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \cpu|r_opcode_E[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[28] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \cpu|r_opcode_E~5 (
// Equation(s):
// \cpu|r_opcode_E~5_combout  = (\cpu|r_opcode_D [31] & ((!\cpu|r_opcode_D [24]) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [31]),
	.datac(gnd),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~5 .lut_mask = 16'h44CC;
defparam \cpu|r_opcode_E~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \cpu|r_opcode_E[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[31] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \cpu|r_opcode_D~14 (
// Equation(s):
// \cpu|r_opcode_D~14_combout  = (\im|altsyncram_component|auto_generated|q_b [26] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\im|altsyncram_component|auto_generated|q_b [26]),
	.datac(\cpu|r_opcode_D [31]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~14 .lut_mask = 16'h4CCC;
defparam \cpu|r_opcode_D~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \cpu|r_opcode_D[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[26] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \cpu|r_opcode_E~4 (
// Equation(s):
// \cpu|r_opcode_E~4_combout  = (\cpu|r_opcode_D [26] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [26]),
	.datac(\cpu|r_opcode_D [31]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~4 .lut_mask = 16'h4CCC;
defparam \cpu|r_opcode_E~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \cpu|r_opcode_E[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[26] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \cpu|Equal1~0 (
// Equation(s):
// \cpu|Equal1~0_combout  = (!\cpu|r_opcode_E [29] & (!\cpu|r_opcode_E [28] & (!\cpu|r_opcode_E [31] & \cpu|r_opcode_E [26])))

	.dataa(\cpu|r_opcode_E [29]),
	.datab(\cpu|r_opcode_E [28]),
	.datac(\cpu|r_opcode_E [31]),
	.datad(\cpu|r_opcode_E [26]),
	.cin(gnd),
	.combout(\cpu|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal1~0 .lut_mask = 16'h0100;
defparam \cpu|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \cpu|Add1~26 (
// Equation(s):
// \cpu|Add1~26_combout  = (\cpu|r_opcode_E [24] & (\cpu|r_opcode_E [25] & (\cpu|Equal1~0_combout  & \cpu|r_opcode_E [30])))

	.dataa(\cpu|r_opcode_E [24]),
	.datab(\cpu|r_opcode_E [25]),
	.datac(\cpu|Equal1~0_combout ),
	.datad(\cpu|r_opcode_E [30]),
	.cin(gnd),
	.combout(\cpu|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~26 .lut_mask = 16'h8000;
defparam \cpu|Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \cpu|r_opcode_E~16 (
// Equation(s):
// \cpu|r_opcode_E~16_combout  = (\cpu|r_opcode_D [4] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [31]),
	.datac(\cpu|r_opcode_D [4]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~16 .lut_mask = 16'h70F0;
defparam \cpu|r_opcode_E~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \cpu|r_opcode_E[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[4] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \cpu|r_opcode_E~17 (
// Equation(s):
// \cpu|r_opcode_E~17_combout  = (\cpu|r_opcode_D [5] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [31]),
	.datac(\cpu|r_opcode_D [5]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~17 .lut_mask = 16'h70F0;
defparam \cpu|r_opcode_E~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N3
dffeas \cpu|r_opcode_E[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[5] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \cpu|rf_data_2[0]~2 (
// Equation(s):
// \cpu|rf_data_2[0]~2_combout  = (\cpu|r_opcode_W [22] & (\cpu|rf_read_addr_2_D [2] & (\cpu|rf_read_addr_2_D [3] $ (!\cpu|r_opcode_W [23])))) # (!\cpu|r_opcode_W [22] & (!\cpu|rf_read_addr_2_D [2] & (\cpu|rf_read_addr_2_D [3] $ (!\cpu|r_opcode_W [23]))))

	.dataa(\cpu|r_opcode_W [22]),
	.datab(\cpu|rf_read_addr_2_D [3]),
	.datac(\cpu|rf_read_addr_2_D [2]),
	.datad(\cpu|r_opcode_W [23]),
	.cin(gnd),
	.combout(\cpu|rf_data_2[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[0]~2 .lut_mask = 16'h8421;
defparam \cpu|rf_data_2[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \cpu|rf_data_2[0]~1 (
// Equation(s):
// \cpu|rf_data_2[0]~1_combout  = (\cpu|rf_read_addr_2_D [1] & (\cpu|r_opcode_W [21] & (\cpu|r_opcode_W [20] $ (!\cpu|rf_read_addr_2_D [0])))) # (!\cpu|rf_read_addr_2_D [1] & (!\cpu|r_opcode_W [21] & (\cpu|r_opcode_W [20] $ (!\cpu|rf_read_addr_2_D [0]))))

	.dataa(\cpu|rf_read_addr_2_D [1]),
	.datab(\cpu|r_opcode_W [20]),
	.datac(\cpu|rf_read_addr_2_D [0]),
	.datad(\cpu|r_opcode_W [21]),
	.cin(gnd),
	.combout(\cpu|rf_data_2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[0]~1 .lut_mask = 16'h8241;
defparam \cpu|rf_data_2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \cpu|rf_data_2[0]~3 (
// Equation(s):
// \cpu|rf_data_2[0]~3_combout  = (\cpu|rf_data_2[0]~2_combout  & (\cpu|rf_data_2[0]~1_combout  & ((!\cpu|Equal7~0_combout ) # (!\cpu|Equal7~1_combout ))))

	.dataa(\cpu|Equal7~1_combout ),
	.datab(\cpu|Equal7~0_combout ),
	.datac(\cpu|rf_data_2[0]~2_combout ),
	.datad(\cpu|rf_data_2[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_2[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[0]~3 .lut_mask = 16'h7000;
defparam \cpu|rf_data_2[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \cpu|rf_data_2[0]~4 (
// Equation(s):
// \cpu|rf_data_2[0]~4_combout  = (\cpu|rf_data_2[0]~3_combout ) # ((\cpu|Equal9~1_combout  & \cpu|Equal9~0_combout ))

	.dataa(\cpu|Equal9~1_combout ),
	.datab(\cpu|Equal9~0_combout ),
	.datac(gnd),
	.datad(\cpu|rf_data_2[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_2[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[0]~4 .lut_mask = 16'hFF88;
defparam \cpu|rf_data_2[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \cpu|rdaddress_dm[0]~16 (
// Equation(s):
// \cpu|rdaddress_dm[0]~16_combout  = (\cpu|r_opcode_E [27] & (\cpu|r_opcode_E [30] & \cpu|Add1~23_combout ))

	.dataa(\cpu|r_opcode_E [27]),
	.datab(gnd),
	.datac(\cpu|r_opcode_E [30]),
	.datad(\cpu|Add1~23_combout ),
	.cin(gnd),
	.combout(\cpu|rdaddress_dm[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rdaddress_dm[0]~16 .lut_mask = 16'hA000;
defparam \cpu|rdaddress_dm[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \cpu|rdaddress_dm[1]~17 (
// Equation(s):
// \cpu|rdaddress_dm[1]~17_combout  = (\cpu|r_opcode_E [27] & (\cpu|r_opcode_E [30] & \cpu|Add1~24_combout ))

	.dataa(\cpu|r_opcode_E [27]),
	.datab(\cpu|r_opcode_E [30]),
	.datac(gnd),
	.datad(\cpu|Add1~24_combout ),
	.cin(gnd),
	.combout(\cpu|rdaddress_dm[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rdaddress_dm[1]~17 .lut_mask = 16'h8800;
defparam \cpu|rdaddress_dm[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \cpu|rdaddress_dm[2]~18 (
// Equation(s):
// \cpu|rdaddress_dm[2]~18_combout  = (\cpu|r_opcode_E [27] & (\cpu|r_opcode_E [30] & \cpu|Add1~8_combout ))

	.dataa(\cpu|r_opcode_E [27]),
	.datab(\cpu|r_opcode_E [30]),
	.datac(\cpu|Add1~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rdaddress_dm[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rdaddress_dm[2]~18 .lut_mask = 16'h8080;
defparam \cpu|rdaddress_dm[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \cpu|rdaddress_dm[3]~19 (
// Equation(s):
// \cpu|rdaddress_dm[3]~19_combout  = (\cpu|r_opcode_E [27] & (\cpu|r_opcode_E [30] & \cpu|Add1~11_combout ))

	.dataa(\cpu|r_opcode_E [27]),
	.datab(\cpu|r_opcode_E [30]),
	.datac(gnd),
	.datad(\cpu|Add1~11_combout ),
	.cin(gnd),
	.combout(\cpu|rdaddress_dm[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rdaddress_dm[3]~19 .lut_mask = 16'h8800;
defparam \cpu|rdaddress_dm[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \cpu|rdaddress_dm[4]~20 (
// Equation(s):
// \cpu|rdaddress_dm[4]~20_combout  = (\cpu|r_opcode_E [27] & (\cpu|r_opcode_E [30] & \cpu|Add1~14_combout ))

	.dataa(\cpu|r_opcode_E [27]),
	.datab(\cpu|r_opcode_E [30]),
	.datac(gnd),
	.datad(\cpu|Add1~14_combout ),
	.cin(gnd),
	.combout(\cpu|rdaddress_dm[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rdaddress_dm[4]~20 .lut_mask = 16'h8800;
defparam \cpu|rdaddress_dm[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \cpu|rdaddress_dm[5]~21 (
// Equation(s):
// \cpu|rdaddress_dm[5]~21_combout  = (\cpu|r_opcode_E [27] & (\cpu|r_opcode_E [30] & \cpu|Add1~17_combout ))

	.dataa(\cpu|r_opcode_E [27]),
	.datab(\cpu|r_opcode_E [30]),
	.datac(\cpu|Add1~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|rdaddress_dm[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rdaddress_dm[5]~21 .lut_mask = 16'h8080;
defparam \cpu|rdaddress_dm[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \cpu|rdaddress_dm[6]~22 (
// Equation(s):
// \cpu|rdaddress_dm[6]~22_combout  = (\cpu|r_opcode_E [27] & (\cpu|r_opcode_E [30] & \cpu|Add1~20_combout ))

	.dataa(\cpu|r_opcode_E [27]),
	.datab(gnd),
	.datac(\cpu|r_opcode_E [30]),
	.datad(\cpu|Add1~20_combout ),
	.cin(gnd),
	.combout(\cpu|rdaddress_dm[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rdaddress_dm[6]~22 .lut_mask = 16'hA000;
defparam \cpu|rdaddress_dm[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \cpu|rdaddress_dm[7]~23 (
// Equation(s):
// \cpu|rdaddress_dm[7]~23_combout  = (\cpu|r_opcode_E [27] & (\cpu|r_opcode_E [30] & \cpu|Add1~25_combout ))

	.dataa(\cpu|r_opcode_E [27]),
	.datab(\cpu|r_opcode_E [30]),
	.datac(gnd),
	.datad(\cpu|Add1~25_combout ),
	.cin(gnd),
	.combout(\cpu|rdaddress_dm[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rdaddress_dm[7]~23 .lut_mask = 16'h8800;
defparam \cpu|rdaddress_dm[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\cpu|r_opcode_W [27]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\im|altsyncram_component|auto_generated|q_b [26]),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|rf_write_data[7]~5_combout ,\cpu|rf_write_data[6]~4_combout ,\cpu|rf_write_data[5]~3_combout ,\cpu|rf_write_data[4]~2_combout ,\cpu|rf_write_data[3]~1_combout ,
\cpu|rf_write_data[2]~0_combout ,\cpu|rf_write_data[1]~7_combout ,\cpu|rf_write_data[0]~6_combout }),
	.portaaddr({\cpu|rf_write_dest[3]~3_combout ,\cpu|rf_write_dest[2]~2_combout ,\cpu|rf_write_dest[1]~1_combout ,\cpu|rf_write_dest[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu|rf_read_addr_1[3]~3_combout ,\cpu|rf_read_addr_1[2]~2_combout ,\cpu|rf_read_addr_1[1]~1_combout ,\cpu|rf_read_addr_1[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "reg_file_ram.hex";
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cpu:cpu|reg_file_ram:rfr|port_ram1:r1|altsyncram:altsyncram_component|altsyncram_4502:auto_generated|ALTSYNCRAM";
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \cpu|rfr|r1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 576'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050000000004000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \cpu|rf_data_1[1]~20 (
// Equation(s):
// \cpu|rf_data_1[1]~20_combout  = (\cpu|rf_data_1[5]~4_combout  & (((\cpu|rf_data_1[5]~3_combout )))) # (!\cpu|rf_data_1[5]~4_combout  & ((\cpu|rf_data_1[5]~3_combout  & ((\cpu|reg_rezult_W [1]))) # (!\cpu|rf_data_1[5]~3_combout  & 
// (\cpu|rfr|r1|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\cpu|rfr|r1|altsyncram_component|auto_generated|q_b [1]),
	.datab(\cpu|rf_data_1[5]~4_combout ),
	.datac(\cpu|rf_data_1[5]~3_combout ),
	.datad(\cpu|reg_rezult_W [1]),
	.cin(gnd),
	.combout(\cpu|rf_data_1[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[1]~20 .lut_mask = 16'hF2C2;
defparam \cpu|rf_data_1[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \cpu|rf_data_1[1]~21 (
// Equation(s):
// \cpu|rf_data_1[1]~21_combout  = (\cpu|rf_data_1[1]~20_combout  & (((\cpu|Add1~24_combout )) # (!\cpu|rf_data_1[5]~4_combout ))) # (!\cpu|rf_data_1[1]~20_combout  & (\cpu|rf_data_1[5]~4_combout  & (\cpu|reg_rezult_M [1])))

	.dataa(\cpu|rf_data_1[1]~20_combout ),
	.datab(\cpu|rf_data_1[5]~4_combout ),
	.datac(\cpu|reg_rezult_M [1]),
	.datad(\cpu|Add1~24_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_1[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[1]~21 .lut_mask = 16'hEA62;
defparam \cpu|rf_data_1[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas \cpu|rf_read_data_1_E[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_data_1[1]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_E [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_E[1] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_E[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \cpu|rf_read_data_1_M[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf_read_data_1_E [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_M [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_M[1] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_M[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \cpu|rf_read_data_1_W[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf_read_data_1_M [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_W [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_W[1] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_W[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \cpu|write_data_dm[1]~7 (
// Equation(s):
// \cpu|write_data_dm[1]~7_combout  = (\cpu|r_opcode_W [30] & (\cpu|rf_read_data_1_W [1] & !\cpu|r_opcode_W [27]))

	.dataa(gnd),
	.datab(\cpu|r_opcode_W [30]),
	.datac(\cpu|rf_read_data_1_W [1]),
	.datad(\cpu|r_opcode_W [27]),
	.cin(gnd),
	.combout(\cpu|write_data_dm[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|write_data_dm[1]~7 .lut_mask = 16'h00C0;
defparam \cpu|write_data_dm[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \cpu|rf_read_data_1_M[2]~feeder (
// Equation(s):
// \cpu|rf_read_data_1_M[2]~feeder_combout  = \cpu|rf_read_data_1_E [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf_read_data_1_E [2]),
	.cin(gnd),
	.combout(\cpu|rf_read_data_1_M[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_read_data_1_M[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf_read_data_1_M[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \cpu|rf_read_data_1_M[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_read_data_1_M[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_M [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_M[2] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_M[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \cpu|rf_read_data_1_W[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf_read_data_1_M [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_W [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_W[2] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_W[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \cpu|write_data_dm[2]~0 (
// Equation(s):
// \cpu|write_data_dm[2]~0_combout  = (\cpu|r_opcode_W [30] & (\cpu|rf_read_data_1_W [2] & !\cpu|r_opcode_W [27]))

	.dataa(gnd),
	.datab(\cpu|r_opcode_W [30]),
	.datac(\cpu|rf_read_data_1_W [2]),
	.datad(\cpu|r_opcode_W [27]),
	.cin(gnd),
	.combout(\cpu|write_data_dm[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|write_data_dm[2]~0 .lut_mask = 16'h00C0;
defparam \cpu|write_data_dm[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \cpu|rf_data_1[3]~7 (
// Equation(s):
// \cpu|rf_data_1[3]~7_combout  = (\cpu|rf_data_1[5]~3_combout  & ((\cpu|rf_data_1[5]~4_combout ) # ((\cpu|reg_rezult_W [3])))) # (!\cpu|rf_data_1[5]~3_combout  & (!\cpu|rf_data_1[5]~4_combout  & (\cpu|rfr|r1|altsyncram_component|auto_generated|q_b [3])))

	.dataa(\cpu|rf_data_1[5]~3_combout ),
	.datab(\cpu|rf_data_1[5]~4_combout ),
	.datac(\cpu|rfr|r1|altsyncram_component|auto_generated|q_b [3]),
	.datad(\cpu|reg_rezult_W [3]),
	.cin(gnd),
	.combout(\cpu|rf_data_1[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[3]~7 .lut_mask = 16'hBA98;
defparam \cpu|rf_data_1[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \cpu|rf_data_1[3]~8 (
// Equation(s):
// \cpu|rf_data_1[3]~8_combout  = (\cpu|rf_data_1[3]~7_combout  & (((\cpu|Add1~11_combout ) # (!\cpu|rf_data_1[5]~4_combout )))) # (!\cpu|rf_data_1[3]~7_combout  & (\cpu|reg_rezult_M [3] & ((\cpu|rf_data_1[5]~4_combout ))))

	.dataa(\cpu|rf_data_1[3]~7_combout ),
	.datab(\cpu|reg_rezult_M [3]),
	.datac(\cpu|Add1~11_combout ),
	.datad(\cpu|rf_data_1[5]~4_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_1[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[3]~8 .lut_mask = 16'hE4AA;
defparam \cpu|rf_data_1[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \cpu|rf_read_data_1_E[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_data_1[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_E [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_E[3] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_E[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \cpu|rf_read_data_1_M[3]~feeder (
// Equation(s):
// \cpu|rf_read_data_1_M[3]~feeder_combout  = \cpu|rf_read_data_1_E [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf_read_data_1_E [3]),
	.cin(gnd),
	.combout(\cpu|rf_read_data_1_M[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_read_data_1_M[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf_read_data_1_M[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \cpu|rf_read_data_1_M[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_read_data_1_M[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_M [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_M[3] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \cpu|rf_read_data_1_W[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf_read_data_1_M [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_W [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_W[3] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_W[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \cpu|write_data_dm[3]~1 (
// Equation(s):
// \cpu|write_data_dm[3]~1_combout  = (\cpu|r_opcode_W [30] & (\cpu|rf_read_data_1_W [3] & !\cpu|r_opcode_W [27]))

	.dataa(gnd),
	.datab(\cpu|r_opcode_W [30]),
	.datac(\cpu|rf_read_data_1_W [3]),
	.datad(\cpu|r_opcode_W [27]),
	.cin(gnd),
	.combout(\cpu|write_data_dm[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|write_data_dm[3]~1 .lut_mask = 16'h00C0;
defparam \cpu|write_data_dm[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \cpu|rf_data_1[4]~9 (
// Equation(s):
// \cpu|rf_data_1[4]~9_combout  = (\cpu|rf_data_1[5]~4_combout  & ((\cpu|rf_data_1[5]~3_combout ) # ((\cpu|reg_rezult_M [4])))) # (!\cpu|rf_data_1[5]~4_combout  & (!\cpu|rf_data_1[5]~3_combout  & ((\cpu|rfr|r1|altsyncram_component|auto_generated|q_b [4]))))

	.dataa(\cpu|rf_data_1[5]~4_combout ),
	.datab(\cpu|rf_data_1[5]~3_combout ),
	.datac(\cpu|reg_rezult_M [4]),
	.datad(\cpu|rfr|r1|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\cpu|rf_data_1[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[4]~9 .lut_mask = 16'hB9A8;
defparam \cpu|rf_data_1[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \cpu|rf_data_1[4]~10 (
// Equation(s):
// \cpu|rf_data_1[4]~10_combout  = (\cpu|rf_data_1[4]~9_combout  & (((\cpu|Add1~14_combout ) # (!\cpu|rf_data_1[5]~3_combout )))) # (!\cpu|rf_data_1[4]~9_combout  & (\cpu|reg_rezult_W [4] & (\cpu|rf_data_1[5]~3_combout )))

	.dataa(\cpu|reg_rezult_W [4]),
	.datab(\cpu|rf_data_1[4]~9_combout ),
	.datac(\cpu|rf_data_1[5]~3_combout ),
	.datad(\cpu|Add1~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_1[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[4]~10 .lut_mask = 16'hEC2C;
defparam \cpu|rf_data_1[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N27
dffeas \cpu|rf_read_data_1_E[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_data_1[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_E [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_E[4] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_E[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N27
dffeas \cpu|rf_read_data_1_M[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf_read_data_1_E [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_M [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_M[4] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \cpu|rf_read_data_1_W[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf_read_data_1_M [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_W [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_W[4] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_W[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \cpu|write_data_dm[4]~2 (
// Equation(s):
// \cpu|write_data_dm[4]~2_combout  = (\cpu|r_opcode_W [30] & (\cpu|rf_read_data_1_W [4] & !\cpu|r_opcode_W [27]))

	.dataa(gnd),
	.datab(\cpu|r_opcode_W [30]),
	.datac(\cpu|rf_read_data_1_W [4]),
	.datad(\cpu|r_opcode_W [27]),
	.cin(gnd),
	.combout(\cpu|write_data_dm[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|write_data_dm[4]~2 .lut_mask = 16'h00C0;
defparam \cpu|write_data_dm[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \cpu|rf_data_1[5]~11 (
// Equation(s):
// \cpu|rf_data_1[5]~11_combout  = (\cpu|rf_data_1[5]~4_combout  & (((\cpu|rf_data_1[5]~3_combout )))) # (!\cpu|rf_data_1[5]~4_combout  & ((\cpu|rf_data_1[5]~3_combout  & (\cpu|reg_rezult_W [5])) # (!\cpu|rf_data_1[5]~3_combout  & 
// ((\cpu|rfr|r1|altsyncram_component|auto_generated|q_b [5])))))

	.dataa(\cpu|reg_rezult_W [5]),
	.datab(\cpu|rf_data_1[5]~4_combout ),
	.datac(\cpu|rf_data_1[5]~3_combout ),
	.datad(\cpu|rfr|r1|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\cpu|rf_data_1[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[5]~11 .lut_mask = 16'hE3E0;
defparam \cpu|rf_data_1[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \cpu|rf_data_1[5]~12 (
// Equation(s):
// \cpu|rf_data_1[5]~12_combout  = (\cpu|rf_data_1[5]~11_combout  & (((\cpu|Add1~17_combout ) # (!\cpu|rf_data_1[5]~4_combout )))) # (!\cpu|rf_data_1[5]~11_combout  & (\cpu|reg_rezult_M [5] & (\cpu|rf_data_1[5]~4_combout )))

	.dataa(\cpu|reg_rezult_M [5]),
	.datab(\cpu|rf_data_1[5]~11_combout ),
	.datac(\cpu|rf_data_1[5]~4_combout ),
	.datad(\cpu|Add1~17_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_1[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[5]~12 .lut_mask = 16'hEC2C;
defparam \cpu|rf_data_1[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \cpu|rf_read_data_1_E[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_data_1[5]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_E [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_E[5] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_E[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \cpu|rf_read_data_1_M[5]~feeder (
// Equation(s):
// \cpu|rf_read_data_1_M[5]~feeder_combout  = \cpu|rf_read_data_1_E [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf_read_data_1_E [5]),
	.cin(gnd),
	.combout(\cpu|rf_read_data_1_M[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_read_data_1_M[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf_read_data_1_M[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \cpu|rf_read_data_1_M[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_read_data_1_M[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_M [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_M[5] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_M[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N11
dffeas \cpu|rf_read_data_1_W[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf_read_data_1_M [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_W [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_W[5] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_W[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \cpu|write_data_dm[5]~3 (
// Equation(s):
// \cpu|write_data_dm[5]~3_combout  = (\cpu|r_opcode_W [30] & (\cpu|rf_read_data_1_W [5] & !\cpu|r_opcode_W [27]))

	.dataa(gnd),
	.datab(\cpu|r_opcode_W [30]),
	.datac(\cpu|rf_read_data_1_W [5]),
	.datad(\cpu|r_opcode_W [27]),
	.cin(gnd),
	.combout(\cpu|write_data_dm[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|write_data_dm[5]~3 .lut_mask = 16'h00C0;
defparam \cpu|write_data_dm[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \cpu|rf_data_1[6]~13 (
// Equation(s):
// \cpu|rf_data_1[6]~13_combout  = (\cpu|rf_data_1[5]~4_combout  & (((\cpu|reg_rezult_M [6]) # (\cpu|rf_data_1[5]~3_combout )))) # (!\cpu|rf_data_1[5]~4_combout  & (\cpu|rfr|r1|altsyncram_component|auto_generated|q_b [6] & ((!\cpu|rf_data_1[5]~3_combout ))))

	.dataa(\cpu|rfr|r1|altsyncram_component|auto_generated|q_b [6]),
	.datab(\cpu|rf_data_1[5]~4_combout ),
	.datac(\cpu|reg_rezult_M [6]),
	.datad(\cpu|rf_data_1[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_1[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[6]~13 .lut_mask = 16'hCCE2;
defparam \cpu|rf_data_1[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \cpu|rf_data_1[6]~14 (
// Equation(s):
// \cpu|rf_data_1[6]~14_combout  = (\cpu|rf_data_1[6]~13_combout  & (((\cpu|Add1~20_combout ) # (!\cpu|rf_data_1[5]~3_combout )))) # (!\cpu|rf_data_1[6]~13_combout  & (\cpu|reg_rezult_W [6] & ((\cpu|rf_data_1[5]~3_combout ))))

	.dataa(\cpu|rf_data_1[6]~13_combout ),
	.datab(\cpu|reg_rezult_W [6]),
	.datac(\cpu|Add1~20_combout ),
	.datad(\cpu|rf_data_1[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_1[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[6]~14 .lut_mask = 16'hE4AA;
defparam \cpu|rf_data_1[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N31
dffeas \cpu|rf_read_data_1_E[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_data_1[6]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_E [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_E[6] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_E[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \cpu|rf_read_data_1_M[6]~feeder (
// Equation(s):
// \cpu|rf_read_data_1_M[6]~feeder_combout  = \cpu|rf_read_data_1_E [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf_read_data_1_E [6]),
	.cin(gnd),
	.combout(\cpu|rf_read_data_1_M[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_read_data_1_M[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf_read_data_1_M[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \cpu|rf_read_data_1_M[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_read_data_1_M[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_M [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_M[6] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N7
dffeas \cpu|rf_read_data_1_W[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf_read_data_1_M [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_W [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_W[6] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_W[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \cpu|write_data_dm[6]~4 (
// Equation(s):
// \cpu|write_data_dm[6]~4_combout  = (\cpu|r_opcode_W [30] & (\cpu|rf_read_data_1_W [6] & !\cpu|r_opcode_W [27]))

	.dataa(gnd),
	.datab(\cpu|r_opcode_W [30]),
	.datac(\cpu|rf_read_data_1_W [6]),
	.datad(\cpu|r_opcode_W [27]),
	.cin(gnd),
	.combout(\cpu|write_data_dm[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|write_data_dm[6]~4 .lut_mask = 16'h00C0;
defparam \cpu|write_data_dm[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \cpu|rf_data_1[7]~16 (
// Equation(s):
// \cpu|rf_data_1[7]~16_combout  = (\cpu|rf_data_1[5]~3_combout  & ((\cpu|rf_data_1[5]~4_combout ) # ((\cpu|reg_rezult_W [7])))) # (!\cpu|rf_data_1[5]~3_combout  & (!\cpu|rf_data_1[5]~4_combout  & (\cpu|rfr|r1|altsyncram_component|auto_generated|q_b [7])))

	.dataa(\cpu|rf_data_1[5]~3_combout ),
	.datab(\cpu|rf_data_1[5]~4_combout ),
	.datac(\cpu|rfr|r1|altsyncram_component|auto_generated|q_b [7]),
	.datad(\cpu|reg_rezult_W [7]),
	.cin(gnd),
	.combout(\cpu|rf_data_1[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[7]~16 .lut_mask = 16'hBA98;
defparam \cpu|rf_data_1[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \cpu|Add0~0 (
// Equation(s):
// \cpu|Add0~0_combout  = (\cpu|rf_read_data_1_E [0] & (\cpu|rf_read_data_2_E [0] $ (VCC))) # (!\cpu|rf_read_data_1_E [0] & (\cpu|rf_read_data_2_E [0] & VCC))
// \cpu|Add0~1  = CARRY((\cpu|rf_read_data_1_E [0] & \cpu|rf_read_data_2_E [0]))

	.dataa(\cpu|rf_read_data_1_E [0]),
	.datab(\cpu|rf_read_data_2_E [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add0~0_combout ),
	.cout(\cpu|Add0~1 ));
// synopsys translate_off
defparam \cpu|Add0~0 .lut_mask = 16'h6688;
defparam \cpu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \cpu|Add0~2 (
// Equation(s):
// \cpu|Add0~2_combout  = (\cpu|rf_read_data_2_E [1] & ((\cpu|rf_read_data_1_E [1] & (\cpu|Add0~1  & VCC)) # (!\cpu|rf_read_data_1_E [1] & (!\cpu|Add0~1 )))) # (!\cpu|rf_read_data_2_E [1] & ((\cpu|rf_read_data_1_E [1] & (!\cpu|Add0~1 )) # 
// (!\cpu|rf_read_data_1_E [1] & ((\cpu|Add0~1 ) # (GND)))))
// \cpu|Add0~3  = CARRY((\cpu|rf_read_data_2_E [1] & (!\cpu|rf_read_data_1_E [1] & !\cpu|Add0~1 )) # (!\cpu|rf_read_data_2_E [1] & ((!\cpu|Add0~1 ) # (!\cpu|rf_read_data_1_E [1]))))

	.dataa(\cpu|rf_read_data_2_E [1]),
	.datab(\cpu|rf_read_data_1_E [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add0~1 ),
	.combout(\cpu|Add0~2_combout ),
	.cout(\cpu|Add0~3 ));
// synopsys translate_off
defparam \cpu|Add0~2 .lut_mask = 16'h9617;
defparam \cpu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \cpu|Add0~4 (
// Equation(s):
// \cpu|Add0~4_combout  = ((\cpu|rf_read_data_2_E [2] $ (\cpu|rf_read_data_1_E [2] $ (!\cpu|Add0~3 )))) # (GND)
// \cpu|Add0~5  = CARRY((\cpu|rf_read_data_2_E [2] & ((\cpu|rf_read_data_1_E [2]) # (!\cpu|Add0~3 ))) # (!\cpu|rf_read_data_2_E [2] & (\cpu|rf_read_data_1_E [2] & !\cpu|Add0~3 )))

	.dataa(\cpu|rf_read_data_2_E [2]),
	.datab(\cpu|rf_read_data_1_E [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add0~3 ),
	.combout(\cpu|Add0~4_combout ),
	.cout(\cpu|Add0~5 ));
// synopsys translate_off
defparam \cpu|Add0~4 .lut_mask = 16'h698E;
defparam \cpu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \cpu|Add0~6 (
// Equation(s):
// \cpu|Add0~6_combout  = (\cpu|rf_read_data_2_E [3] & ((\cpu|rf_read_data_1_E [3] & (\cpu|Add0~5  & VCC)) # (!\cpu|rf_read_data_1_E [3] & (!\cpu|Add0~5 )))) # (!\cpu|rf_read_data_2_E [3] & ((\cpu|rf_read_data_1_E [3] & (!\cpu|Add0~5 )) # 
// (!\cpu|rf_read_data_1_E [3] & ((\cpu|Add0~5 ) # (GND)))))
// \cpu|Add0~7  = CARRY((\cpu|rf_read_data_2_E [3] & (!\cpu|rf_read_data_1_E [3] & !\cpu|Add0~5 )) # (!\cpu|rf_read_data_2_E [3] & ((!\cpu|Add0~5 ) # (!\cpu|rf_read_data_1_E [3]))))

	.dataa(\cpu|rf_read_data_2_E [3]),
	.datab(\cpu|rf_read_data_1_E [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add0~5 ),
	.combout(\cpu|Add0~6_combout ),
	.cout(\cpu|Add0~7 ));
// synopsys translate_off
defparam \cpu|Add0~6 .lut_mask = 16'h9617;
defparam \cpu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \cpu|Add0~8 (
// Equation(s):
// \cpu|Add0~8_combout  = ((\cpu|rf_read_data_1_E [4] $ (\cpu|rf_read_data_2_E [4] $ (!\cpu|Add0~7 )))) # (GND)
// \cpu|Add0~9  = CARRY((\cpu|rf_read_data_1_E [4] & ((\cpu|rf_read_data_2_E [4]) # (!\cpu|Add0~7 ))) # (!\cpu|rf_read_data_1_E [4] & (\cpu|rf_read_data_2_E [4] & !\cpu|Add0~7 )))

	.dataa(\cpu|rf_read_data_1_E [4]),
	.datab(\cpu|rf_read_data_2_E [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add0~7 ),
	.combout(\cpu|Add0~8_combout ),
	.cout(\cpu|Add0~9 ));
// synopsys translate_off
defparam \cpu|Add0~8 .lut_mask = 16'h698E;
defparam \cpu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \cpu|Add0~10 (
// Equation(s):
// \cpu|Add0~10_combout  = (\cpu|rf_read_data_1_E [5] & ((\cpu|rf_read_data_2_E [5] & (\cpu|Add0~9  & VCC)) # (!\cpu|rf_read_data_2_E [5] & (!\cpu|Add0~9 )))) # (!\cpu|rf_read_data_1_E [5] & ((\cpu|rf_read_data_2_E [5] & (!\cpu|Add0~9 )) # 
// (!\cpu|rf_read_data_2_E [5] & ((\cpu|Add0~9 ) # (GND)))))
// \cpu|Add0~11  = CARRY((\cpu|rf_read_data_1_E [5] & (!\cpu|rf_read_data_2_E [5] & !\cpu|Add0~9 )) # (!\cpu|rf_read_data_1_E [5] & ((!\cpu|Add0~9 ) # (!\cpu|rf_read_data_2_E [5]))))

	.dataa(\cpu|rf_read_data_1_E [5]),
	.datab(\cpu|rf_read_data_2_E [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add0~9 ),
	.combout(\cpu|Add0~10_combout ),
	.cout(\cpu|Add0~11 ));
// synopsys translate_off
defparam \cpu|Add0~10 .lut_mask = 16'h9617;
defparam \cpu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \cpu|Add0~12 (
// Equation(s):
// \cpu|Add0~12_combout  = ((\cpu|rf_read_data_2_E [6] $ (\cpu|rf_read_data_1_E [6] $ (!\cpu|Add0~11 )))) # (GND)
// \cpu|Add0~13  = CARRY((\cpu|rf_read_data_2_E [6] & ((\cpu|rf_read_data_1_E [6]) # (!\cpu|Add0~11 ))) # (!\cpu|rf_read_data_2_E [6] & (\cpu|rf_read_data_1_E [6] & !\cpu|Add0~11 )))

	.dataa(\cpu|rf_read_data_2_E [6]),
	.datab(\cpu|rf_read_data_1_E [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add0~11 ),
	.combout(\cpu|Add0~12_combout ),
	.cout(\cpu|Add0~13 ));
// synopsys translate_off
defparam \cpu|Add0~12 .lut_mask = 16'h698E;
defparam \cpu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \cpu|Add0~14 (
// Equation(s):
// \cpu|Add0~14_combout  = \cpu|rf_read_data_2_E [7] $ (\cpu|Add0~13  $ (\cpu|rf_read_data_1_E [7]))

	.dataa(\cpu|rf_read_data_2_E [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf_read_data_1_E [7]),
	.cin(\cpu|Add0~13 ),
	.combout(\cpu|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add0~14 .lut_mask = 16'hA55A;
defparam \cpu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \cpu|r_opcode_E~19 (
// Equation(s):
// \cpu|r_opcode_E~19_combout  = (\cpu|r_opcode_D [7] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [31]),
	.datac(\cpu|r_opcode_D [7]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~19 .lut_mask = 16'h70F0;
defparam \cpu|r_opcode_E~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \cpu|r_opcode_E[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[7] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \cpu|r_opcode_E~18 (
// Equation(s):
// \cpu|r_opcode_E~18_combout  = (\cpu|r_opcode_D [6] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [31]),
	.datac(\cpu|r_opcode_D [6]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~18 .lut_mask = 16'h70F0;
defparam \cpu|r_opcode_E~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \cpu|r_opcode_E[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[6] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \cpu|Add1~2 (
// Equation(s):
// \cpu|Add1~2_combout  = (\cpu|Add0~0_combout  & (\cpu|r_opcode_E [0] $ (VCC))) # (!\cpu|Add0~0_combout  & (\cpu|r_opcode_E [0] & VCC))
// \cpu|Add1~3  = CARRY((\cpu|Add0~0_combout  & \cpu|r_opcode_E [0]))

	.dataa(\cpu|Add0~0_combout ),
	.datab(\cpu|r_opcode_E [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add1~2_combout ),
	.cout(\cpu|Add1~3 ));
// synopsys translate_off
defparam \cpu|Add1~2 .lut_mask = 16'h6688;
defparam \cpu|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \cpu|Add1~4 (
// Equation(s):
// \cpu|Add1~4_combout  = (\cpu|r_opcode_E [1] & ((\cpu|Add0~2_combout  & (\cpu|Add1~3  & VCC)) # (!\cpu|Add0~2_combout  & (!\cpu|Add1~3 )))) # (!\cpu|r_opcode_E [1] & ((\cpu|Add0~2_combout  & (!\cpu|Add1~3 )) # (!\cpu|Add0~2_combout  & ((\cpu|Add1~3 ) # 
// (GND)))))
// \cpu|Add1~5  = CARRY((\cpu|r_opcode_E [1] & (!\cpu|Add0~2_combout  & !\cpu|Add1~3 )) # (!\cpu|r_opcode_E [1] & ((!\cpu|Add1~3 ) # (!\cpu|Add0~2_combout ))))

	.dataa(\cpu|r_opcode_E [1]),
	.datab(\cpu|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~3 ),
	.combout(\cpu|Add1~4_combout ),
	.cout(\cpu|Add1~5 ));
// synopsys translate_off
defparam \cpu|Add1~4 .lut_mask = 16'h9617;
defparam \cpu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \cpu|Add1~6 (
// Equation(s):
// \cpu|Add1~6_combout  = ((\cpu|Add0~4_combout  $ (\cpu|r_opcode_E [2] $ (!\cpu|Add1~5 )))) # (GND)
// \cpu|Add1~7  = CARRY((\cpu|Add0~4_combout  & ((\cpu|r_opcode_E [2]) # (!\cpu|Add1~5 ))) # (!\cpu|Add0~4_combout  & (\cpu|r_opcode_E [2] & !\cpu|Add1~5 )))

	.dataa(\cpu|Add0~4_combout ),
	.datab(\cpu|r_opcode_E [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~5 ),
	.combout(\cpu|Add1~6_combout ),
	.cout(\cpu|Add1~7 ));
// synopsys translate_off
defparam \cpu|Add1~6 .lut_mask = 16'h698E;
defparam \cpu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \cpu|Add1~9 (
// Equation(s):
// \cpu|Add1~9_combout  = (\cpu|r_opcode_E [3] & ((\cpu|Add0~6_combout  & (\cpu|Add1~7  & VCC)) # (!\cpu|Add0~6_combout  & (!\cpu|Add1~7 )))) # (!\cpu|r_opcode_E [3] & ((\cpu|Add0~6_combout  & (!\cpu|Add1~7 )) # (!\cpu|Add0~6_combout  & ((\cpu|Add1~7 ) # 
// (GND)))))
// \cpu|Add1~10  = CARRY((\cpu|r_opcode_E [3] & (!\cpu|Add0~6_combout  & !\cpu|Add1~7 )) # (!\cpu|r_opcode_E [3] & ((!\cpu|Add1~7 ) # (!\cpu|Add0~6_combout ))))

	.dataa(\cpu|r_opcode_E [3]),
	.datab(\cpu|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~7 ),
	.combout(\cpu|Add1~9_combout ),
	.cout(\cpu|Add1~10 ));
// synopsys translate_off
defparam \cpu|Add1~9 .lut_mask = 16'h9617;
defparam \cpu|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \cpu|Add1~12 (
// Equation(s):
// \cpu|Add1~12_combout  = ((\cpu|r_opcode_E [4] $ (\cpu|Add0~8_combout  $ (!\cpu|Add1~10 )))) # (GND)
// \cpu|Add1~13  = CARRY((\cpu|r_opcode_E [4] & ((\cpu|Add0~8_combout ) # (!\cpu|Add1~10 ))) # (!\cpu|r_opcode_E [4] & (\cpu|Add0~8_combout  & !\cpu|Add1~10 )))

	.dataa(\cpu|r_opcode_E [4]),
	.datab(\cpu|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~10 ),
	.combout(\cpu|Add1~12_combout ),
	.cout(\cpu|Add1~13 ));
// synopsys translate_off
defparam \cpu|Add1~12 .lut_mask = 16'h698E;
defparam \cpu|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \cpu|Add1~15 (
// Equation(s):
// \cpu|Add1~15_combout  = (\cpu|r_opcode_E [5] & ((\cpu|Add0~10_combout  & (\cpu|Add1~13  & VCC)) # (!\cpu|Add0~10_combout  & (!\cpu|Add1~13 )))) # (!\cpu|r_opcode_E [5] & ((\cpu|Add0~10_combout  & (!\cpu|Add1~13 )) # (!\cpu|Add0~10_combout  & 
// ((\cpu|Add1~13 ) # (GND)))))
// \cpu|Add1~16  = CARRY((\cpu|r_opcode_E [5] & (!\cpu|Add0~10_combout  & !\cpu|Add1~13 )) # (!\cpu|r_opcode_E [5] & ((!\cpu|Add1~13 ) # (!\cpu|Add0~10_combout ))))

	.dataa(\cpu|r_opcode_E [5]),
	.datab(\cpu|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~13 ),
	.combout(\cpu|Add1~15_combout ),
	.cout(\cpu|Add1~16 ));
// synopsys translate_off
defparam \cpu|Add1~15 .lut_mask = 16'h9617;
defparam \cpu|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \cpu|Add1~18 (
// Equation(s):
// \cpu|Add1~18_combout  = ((\cpu|r_opcode_E [6] $ (\cpu|Add0~12_combout  $ (!\cpu|Add1~16 )))) # (GND)
// \cpu|Add1~19  = CARRY((\cpu|r_opcode_E [6] & ((\cpu|Add0~12_combout ) # (!\cpu|Add1~16 ))) # (!\cpu|r_opcode_E [6] & (\cpu|Add0~12_combout  & !\cpu|Add1~16 )))

	.dataa(\cpu|r_opcode_E [6]),
	.datab(\cpu|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add1~16 ),
	.combout(\cpu|Add1~18_combout ),
	.cout(\cpu|Add1~19 ));
// synopsys translate_off
defparam \cpu|Add1~18 .lut_mask = 16'h698E;
defparam \cpu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \cpu|Add1~21 (
// Equation(s):
// \cpu|Add1~21_combout  = \cpu|Add0~14_combout  $ (\cpu|Add1~19  $ (\cpu|r_opcode_E [7]))

	.dataa(\cpu|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|r_opcode_E [7]),
	.cin(\cpu|Add1~19 ),
	.combout(\cpu|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~21 .lut_mask = 16'hA55A;
defparam \cpu|Add1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \cpu|rf_data_1[7]~15 (
// Equation(s):
// \cpu|rf_data_1[7]~15_combout  = (\cpu|Equal1~2_combout  & ((\cpu|Add1~21_combout ) # ((\cpu|Add2~14_combout  & \cpu|Add1~26_combout )))) # (!\cpu|Equal1~2_combout  & (\cpu|Add2~14_combout  & ((\cpu|Add1~26_combout ))))

	.dataa(\cpu|Equal1~2_combout ),
	.datab(\cpu|Add2~14_combout ),
	.datac(\cpu|Add1~21_combout ),
	.datad(\cpu|Add1~26_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_1[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[7]~15 .lut_mask = 16'hECA0;
defparam \cpu|rf_data_1[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \cpu|rf_data_1[7]~17 (
// Equation(s):
// \cpu|rf_data_1[7]~17_combout  = (\cpu|rf_data_1[7]~16_combout  & (((\cpu|rf_data_1[7]~15_combout ) # (!\cpu|rf_data_1[5]~4_combout )))) # (!\cpu|rf_data_1[7]~16_combout  & (\cpu|reg_rezult_M [7] & (\cpu|rf_data_1[5]~4_combout )))

	.dataa(\cpu|rf_data_1[7]~16_combout ),
	.datab(\cpu|reg_rezult_M [7]),
	.datac(\cpu|rf_data_1[5]~4_combout ),
	.datad(\cpu|rf_data_1[7]~15_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_1[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[7]~17 .lut_mask = 16'hEA4A;
defparam \cpu|rf_data_1[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \cpu|rf_read_data_1_E[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_data_1[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_E [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_E[7] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_E[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \cpu|rf_read_data_1_M[7]~feeder (
// Equation(s):
// \cpu|rf_read_data_1_M[7]~feeder_combout  = \cpu|rf_read_data_1_E [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|rf_read_data_1_E [7]),
	.cin(gnd),
	.combout(\cpu|rf_read_data_1_M[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_read_data_1_M[7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf_read_data_1_M[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \cpu|rf_read_data_1_M[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_read_data_1_M[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_M [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_M[7] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_M[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \cpu|rf_read_data_1_W[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf_read_data_1_M [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_W [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_W[7] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_W[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \cpu|write_data_dm[7]~5 (
// Equation(s):
// \cpu|write_data_dm[7]~5_combout  = (!\cpu|r_opcode_W [27] & (\cpu|r_opcode_W [30] & \cpu|rf_read_data_1_W [7]))

	.dataa(\cpu|r_opcode_W [27]),
	.datab(\cpu|r_opcode_W [30]),
	.datac(\cpu|rf_read_data_1_W [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|write_data_dm[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|write_data_dm[7]~5 .lut_mask = 16'h4040;
defparam \cpu|write_data_dm[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \dm|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\cpu|wren_dm~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\cpu|rden_dm~combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|write_data_dm[7]~5_combout ,\cpu|write_data_dm[6]~4_combout ,\cpu|write_data_dm[5]~3_combout ,\cpu|write_data_dm[4]~2_combout ,\cpu|write_data_dm[3]~1_combout ,
\cpu|write_data_dm[2]~0_combout ,\cpu|write_data_dm[1]~7_combout ,\cpu|write_data_dm[0]~6_combout }),
	.portaaddr({\cpu|wraddress_dm[7]~7_combout ,\cpu|wraddress_dm[6]~6_combout ,\cpu|wraddress_dm[5]~5_combout ,\cpu|wraddress_dm[4]~4_combout ,\cpu|wraddress_dm[3]~3_combout ,\cpu|wraddress_dm[2]~2_combout ,\cpu|wraddress_dm[1]~1_combout ,\cpu|wraddress_dm[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu|rdaddress_dm[7]~23_combout ,\cpu|rdaddress_dm[6]~22_combout ,\cpu|rdaddress_dm[5]~21_combout ,\cpu|rdaddress_dm[4]~20_combout ,\cpu|rdaddress_dm[3]~19_combout ,\cpu|rdaddress_dm[2]~18_combout ,\cpu|rdaddress_dm[1]~17_combout ,\cpu|rdaddress_dm[0]~16_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dm|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .init_file = "data.mif";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "data:dm|altsyncram:altsyncram_component|altsyncram_dev1:auto_generated|ALTSYNCRAM";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dm|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034000000065000000058000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \cpu|reg_write_data_dm_M[7]~5 (
// Equation(s):
// \cpu|reg_write_data_dm_M[7]~5_combout  = (\cpu|r_opcode_M [27] & ((\cpu|r_opcode_M [30] & (\dm|altsyncram_component|auto_generated|q_b [7])) # (!\cpu|r_opcode_M [30] & ((\cpu|reg_rezult_M [7])))))

	.dataa(\cpu|r_opcode_M [30]),
	.datab(\cpu|r_opcode_M [27]),
	.datac(\dm|altsyncram_component|auto_generated|q_b [7]),
	.datad(\cpu|reg_rezult_M [7]),
	.cin(gnd),
	.combout(\cpu|reg_write_data_dm_M[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_write_data_dm_M[7]~5 .lut_mask = 16'hC480;
defparam \cpu|reg_write_data_dm_M[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \cpu|reg_write_data_dm_W[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|reg_write_data_dm_M[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_write_data_dm_W [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_write_data_dm_W[7] .is_wysiwyg = "true";
defparam \cpu|reg_write_data_dm_W[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \cpu|rf_write_data[7]~5 (
// Equation(s):
// \cpu|rf_write_data[7]~5_combout  = (\cpu|reg_write_data_dm_W [7] & \cpu|r_opcode_W [27])

	.dataa(\cpu|reg_write_data_dm_W [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|r_opcode_W [27]),
	.cin(gnd),
	.combout(\cpu|rf_write_data[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_write_data[7]~5 .lut_mask = 16'hAA00;
defparam \cpu|rf_write_data[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\cpu|r_opcode_W [27]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu|rf_write_data[7]~5_combout ,\cpu|rf_write_data[6]~4_combout ,\cpu|rf_write_data[5]~3_combout ,\cpu|rf_write_data[4]~2_combout ,\cpu|rf_write_data[3]~1_combout ,
\cpu|rf_write_data[2]~0_combout ,\cpu|rf_write_data[1]~7_combout ,\cpu|rf_write_data[0]~6_combout }),
	.portaaddr({\cpu|rf_write_dest[3]~3_combout ,\cpu|rf_write_dest[2]~2_combout ,\cpu|rf_write_dest[1]~1_combout ,\cpu|rf_write_dest[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\im|altsyncram_component|auto_generated|q_b [15],\im|altsyncram_component|auto_generated|q_b [14],\im|altsyncram_component|auto_generated|q_b [13],\im|altsyncram_component|auto_generated|q_b [12]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "reg_file_ram.hex";
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cpu:cpu|reg_file_ram:rfr|port_ram1:r2|altsyncram:altsyncram_component|altsyncram_4502:auto_generated|ALTSYNCRAM";
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "clear0";
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \cpu|rfr|r2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 576'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050000000004000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \cpu|rf_data_2[7]~13 (
// Equation(s):
// \cpu|rf_data_2[7]~13_combout  = (\cpu|rf_data_2[0]~0_combout  & (((\cpu|rf_data_2[0]~4_combout )))) # (!\cpu|rf_data_2[0]~0_combout  & ((\cpu|rf_data_2[0]~4_combout  & ((\cpu|reg_rezult_W [7]))) # (!\cpu|rf_data_2[0]~4_combout  & 
// (\cpu|rfr|r2|altsyncram_component|auto_generated|q_b [7]))))

	.dataa(\cpu|rfr|r2|altsyncram_component|auto_generated|q_b [7]),
	.datab(\cpu|rf_data_2[0]~0_combout ),
	.datac(\cpu|reg_rezult_W [7]),
	.datad(\cpu|rf_data_2[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_2[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[7]~13 .lut_mask = 16'hFC22;
defparam \cpu|rf_data_2[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \cpu|rf_data_2[7]~14 (
// Equation(s):
// \cpu|rf_data_2[7]~14_combout  = (\cpu|rf_data_2[7]~13_combout  & (((\cpu|rf_data_1[7]~15_combout ) # (!\cpu|rf_data_2[0]~0_combout )))) # (!\cpu|rf_data_2[7]~13_combout  & (\cpu|reg_rezult_M [7] & ((\cpu|rf_data_2[0]~0_combout ))))

	.dataa(\cpu|reg_rezult_M [7]),
	.datab(\cpu|rf_data_2[7]~13_combout ),
	.datac(\cpu|rf_data_1[7]~15_combout ),
	.datad(\cpu|rf_data_2[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_2[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[7]~14 .lut_mask = 16'hE2CC;
defparam \cpu|rf_data_2[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \cpu|rf_read_data_2_E[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_data_2[7]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_2_E [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_2_E[7] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_2_E[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \cpu|Add2~6 (
// Equation(s):
// \cpu|Add2~6_combout  = (\cpu|rf_read_data_2_E [3] & ((\cpu|r_opcode_E [3] & (\cpu|Add2~5  & VCC)) # (!\cpu|r_opcode_E [3] & (!\cpu|Add2~5 )))) # (!\cpu|rf_read_data_2_E [3] & ((\cpu|r_opcode_E [3] & (!\cpu|Add2~5 )) # (!\cpu|r_opcode_E [3] & ((\cpu|Add2~5 
// ) # (GND)))))
// \cpu|Add2~7  = CARRY((\cpu|rf_read_data_2_E [3] & (!\cpu|r_opcode_E [3] & !\cpu|Add2~5 )) # (!\cpu|rf_read_data_2_E [3] & ((!\cpu|Add2~5 ) # (!\cpu|r_opcode_E [3]))))

	.dataa(\cpu|rf_read_data_2_E [3]),
	.datab(\cpu|r_opcode_E [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~5 ),
	.combout(\cpu|Add2~6_combout ),
	.cout(\cpu|Add2~7 ));
// synopsys translate_off
defparam \cpu|Add2~6 .lut_mask = 16'h9617;
defparam \cpu|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \cpu|Add2~8 (
// Equation(s):
// \cpu|Add2~8_combout  = ((\cpu|r_opcode_E [4] $ (\cpu|rf_read_data_2_E [4] $ (!\cpu|Add2~7 )))) # (GND)
// \cpu|Add2~9  = CARRY((\cpu|r_opcode_E [4] & ((\cpu|rf_read_data_2_E [4]) # (!\cpu|Add2~7 ))) # (!\cpu|r_opcode_E [4] & (\cpu|rf_read_data_2_E [4] & !\cpu|Add2~7 )))

	.dataa(\cpu|r_opcode_E [4]),
	.datab(\cpu|rf_read_data_2_E [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~7 ),
	.combout(\cpu|Add2~8_combout ),
	.cout(\cpu|Add2~9 ));
// synopsys translate_off
defparam \cpu|Add2~8 .lut_mask = 16'h698E;
defparam \cpu|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \cpu|Add2~10 (
// Equation(s):
// \cpu|Add2~10_combout  = (\cpu|r_opcode_E [5] & ((\cpu|rf_read_data_2_E [5] & (\cpu|Add2~9  & VCC)) # (!\cpu|rf_read_data_2_E [5] & (!\cpu|Add2~9 )))) # (!\cpu|r_opcode_E [5] & ((\cpu|rf_read_data_2_E [5] & (!\cpu|Add2~9 )) # (!\cpu|rf_read_data_2_E [5] & 
// ((\cpu|Add2~9 ) # (GND)))))
// \cpu|Add2~11  = CARRY((\cpu|r_opcode_E [5] & (!\cpu|rf_read_data_2_E [5] & !\cpu|Add2~9 )) # (!\cpu|r_opcode_E [5] & ((!\cpu|Add2~9 ) # (!\cpu|rf_read_data_2_E [5]))))

	.dataa(\cpu|r_opcode_E [5]),
	.datab(\cpu|rf_read_data_2_E [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~9 ),
	.combout(\cpu|Add2~10_combout ),
	.cout(\cpu|Add2~11 ));
// synopsys translate_off
defparam \cpu|Add2~10 .lut_mask = 16'h9617;
defparam \cpu|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \cpu|Add2~12 (
// Equation(s):
// \cpu|Add2~12_combout  = ((\cpu|rf_read_data_2_E [6] $ (\cpu|r_opcode_E [6] $ (!\cpu|Add2~11 )))) # (GND)
// \cpu|Add2~13  = CARRY((\cpu|rf_read_data_2_E [6] & ((\cpu|r_opcode_E [6]) # (!\cpu|Add2~11 ))) # (!\cpu|rf_read_data_2_E [6] & (\cpu|r_opcode_E [6] & !\cpu|Add2~11 )))

	.dataa(\cpu|rf_read_data_2_E [6]),
	.datab(\cpu|r_opcode_E [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|Add2~11 ),
	.combout(\cpu|Add2~12_combout ),
	.cout(\cpu|Add2~13 ));
// synopsys translate_off
defparam \cpu|Add2~12 .lut_mask = 16'h698E;
defparam \cpu|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \cpu|Add2~14 (
// Equation(s):
// \cpu|Add2~14_combout  = \cpu|rf_read_data_2_E [7] $ (\cpu|Add2~13  $ (\cpu|r_opcode_E [7]))

	.dataa(\cpu|rf_read_data_2_E [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|r_opcode_E [7]),
	.cin(\cpu|Add2~13 ),
	.combout(\cpu|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add2~14 .lut_mask = 16'hA55A;
defparam \cpu|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \cpu|Add1~25 (
// Equation(s):
// \cpu|Add1~25_combout  = (\cpu|Equal1~2_combout  & ((\cpu|Add1~21_combout ) # ((\cpu|Add2~14_combout  & \cpu|Add1~26_combout )))) # (!\cpu|Equal1~2_combout  & (\cpu|Add2~14_combout  & ((\cpu|Add1~26_combout ))))

	.dataa(\cpu|Equal1~2_combout ),
	.datab(\cpu|Add2~14_combout ),
	.datac(\cpu|Add1~21_combout ),
	.datad(\cpu|Add1~26_combout ),
	.cin(gnd),
	.combout(\cpu|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~25 .lut_mask = 16'hECA0;
defparam \cpu|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \cpu|reg_rezult_M[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|Add1~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_rezult_M [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_rezult_M[7] .is_wysiwyg = "true";
defparam \cpu|reg_rezult_M[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \cpu|reg_rezult_W[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|reg_rezult_M [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_rezult_W [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_rezult_W[7] .is_wysiwyg = "true";
defparam \cpu|reg_rezult_W[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \cpu|wraddress_dm[7]~7 (
// Equation(s):
// \cpu|wraddress_dm[7]~7_combout  = (\cpu|r_opcode_W [30] & (\cpu|reg_rezult_W [7] & !\cpu|r_opcode_W [27]))

	.dataa(gnd),
	.datab(\cpu|r_opcode_W [30]),
	.datac(\cpu|reg_rezult_W [7]),
	.datad(\cpu|r_opcode_W [27]),
	.cin(gnd),
	.combout(\cpu|wraddress_dm[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|wraddress_dm[7]~7 .lut_mask = 16'h00C0;
defparam \cpu|wraddress_dm[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \cpu|reg_write_data_dm_M[6]~4 (
// Equation(s):
// \cpu|reg_write_data_dm_M[6]~4_combout  = (\cpu|r_opcode_M [27] & ((\cpu|r_opcode_M [30] & ((\dm|altsyncram_component|auto_generated|q_b [6]))) # (!\cpu|r_opcode_M [30] & (\cpu|reg_rezult_M [6]))))

	.dataa(\cpu|r_opcode_M [30]),
	.datab(\cpu|r_opcode_M [27]),
	.datac(\cpu|reg_rezult_M [6]),
	.datad(\dm|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\cpu|reg_write_data_dm_M[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_write_data_dm_M[6]~4 .lut_mask = 16'hC840;
defparam \cpu|reg_write_data_dm_M[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N15
dffeas \cpu|reg_write_data_dm_W[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|reg_write_data_dm_M[6]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_write_data_dm_W [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_write_data_dm_W[6] .is_wysiwyg = "true";
defparam \cpu|reg_write_data_dm_W[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \cpu|rf_write_data[6]~4 (
// Equation(s):
// \cpu|rf_write_data[6]~4_combout  = (\cpu|reg_write_data_dm_W [6] & \cpu|r_opcode_W [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|reg_write_data_dm_W [6]),
	.datad(\cpu|r_opcode_W [27]),
	.cin(gnd),
	.combout(\cpu|rf_write_data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_write_data[6]~4 .lut_mask = 16'hF000;
defparam \cpu|rf_write_data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \cpu|rf_data_2[6]~15 (
// Equation(s):
// \cpu|rf_data_2[6]~15_combout  = (\cpu|rf_data_2[0]~0_combout  & (((\cpu|reg_rezult_M [6]) # (\cpu|rf_data_2[0]~4_combout )))) # (!\cpu|rf_data_2[0]~0_combout  & (\cpu|rfr|r2|altsyncram_component|auto_generated|q_b [6] & ((!\cpu|rf_data_2[0]~4_combout ))))

	.dataa(\cpu|rfr|r2|altsyncram_component|auto_generated|q_b [6]),
	.datab(\cpu|rf_data_2[0]~0_combout ),
	.datac(\cpu|reg_rezult_M [6]),
	.datad(\cpu|rf_data_2[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_2[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[6]~15 .lut_mask = 16'hCCE2;
defparam \cpu|rf_data_2[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \cpu|rf_data_2[6]~16 (
// Equation(s):
// \cpu|rf_data_2[6]~16_combout  = (\cpu|rf_data_2[0]~4_combout  & ((\cpu|rf_data_2[6]~15_combout  & ((\cpu|Add1~20_combout ))) # (!\cpu|rf_data_2[6]~15_combout  & (\cpu|reg_rezult_W [6])))) # (!\cpu|rf_data_2[0]~4_combout  & (((\cpu|rf_data_2[6]~15_combout 
// ))))

	.dataa(\cpu|rf_data_2[0]~4_combout ),
	.datab(\cpu|reg_rezult_W [6]),
	.datac(\cpu|Add1~20_combout ),
	.datad(\cpu|rf_data_2[6]~15_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_2[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[6]~16 .lut_mask = 16'hF588;
defparam \cpu|rf_data_2[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \cpu|rf_read_data_2_E[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_data_2[6]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_2_E [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_2_E[6] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_2_E[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \cpu|Add1~20 (
// Equation(s):
// \cpu|Add1~20_combout  = (\cpu|Equal1~2_combout  & ((\cpu|Add1~18_combout ) # ((\cpu|Add1~26_combout  & \cpu|Add2~12_combout )))) # (!\cpu|Equal1~2_combout  & (\cpu|Add1~26_combout  & (\cpu|Add2~12_combout )))

	.dataa(\cpu|Equal1~2_combout ),
	.datab(\cpu|Add1~26_combout ),
	.datac(\cpu|Add2~12_combout ),
	.datad(\cpu|Add1~18_combout ),
	.cin(gnd),
	.combout(\cpu|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~20 .lut_mask = 16'hEAC0;
defparam \cpu|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \cpu|reg_rezult_M[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_rezult_M [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_rezult_M[6] .is_wysiwyg = "true";
defparam \cpu|reg_rezult_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \cpu|reg_rezult_W[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|reg_rezult_M [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_rezult_W [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_rezult_W[6] .is_wysiwyg = "true";
defparam \cpu|reg_rezult_W[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \cpu|wraddress_dm[6]~6 (
// Equation(s):
// \cpu|wraddress_dm[6]~6_combout  = (!\cpu|r_opcode_W [27] & (\cpu|reg_rezult_W [6] & \cpu|r_opcode_W [30]))

	.dataa(\cpu|r_opcode_W [27]),
	.datab(gnd),
	.datac(\cpu|reg_rezult_W [6]),
	.datad(\cpu|r_opcode_W [30]),
	.cin(gnd),
	.combout(\cpu|wraddress_dm[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|wraddress_dm[6]~6 .lut_mask = 16'h5000;
defparam \cpu|wraddress_dm[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \cpu|reg_write_data_dm_M[5]~3 (
// Equation(s):
// \cpu|reg_write_data_dm_M[5]~3_combout  = (\cpu|r_opcode_M [27] & ((\cpu|r_opcode_M [30] & ((\dm|altsyncram_component|auto_generated|q_b [5]))) # (!\cpu|r_opcode_M [30] & (\cpu|reg_rezult_M [5]))))

	.dataa(\cpu|r_opcode_M [30]),
	.datab(\cpu|r_opcode_M [27]),
	.datac(\cpu|reg_rezult_M [5]),
	.datad(\dm|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\cpu|reg_write_data_dm_M[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_write_data_dm_M[5]~3 .lut_mask = 16'hC840;
defparam \cpu|reg_write_data_dm_M[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \cpu|reg_write_data_dm_W[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|reg_write_data_dm_M[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_write_data_dm_W [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_write_data_dm_W[5] .is_wysiwyg = "true";
defparam \cpu|reg_write_data_dm_W[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \cpu|rf_write_data[5]~3 (
// Equation(s):
// \cpu|rf_write_data[5]~3_combout  = (\cpu|reg_write_data_dm_W [5] & \cpu|r_opcode_W [27])

	.dataa(gnd),
	.datab(\cpu|reg_write_data_dm_W [5]),
	.datac(gnd),
	.datad(\cpu|r_opcode_W [27]),
	.cin(gnd),
	.combout(\cpu|rf_write_data[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_write_data[5]~3 .lut_mask = 16'hCC00;
defparam \cpu|rf_write_data[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \cpu|rf_data_2[5]~9 (
// Equation(s):
// \cpu|rf_data_2[5]~9_combout  = (\cpu|rf_data_2[0]~0_combout  & (((\cpu|rf_data_2[0]~4_combout )))) # (!\cpu|rf_data_2[0]~0_combout  & ((\cpu|rf_data_2[0]~4_combout  & ((\cpu|reg_rezult_W [5]))) # (!\cpu|rf_data_2[0]~4_combout  & 
// (\cpu|rfr|r2|altsyncram_component|auto_generated|q_b [5]))))

	.dataa(\cpu|rf_data_2[0]~0_combout ),
	.datab(\cpu|rfr|r2|altsyncram_component|auto_generated|q_b [5]),
	.datac(\cpu|reg_rezult_W [5]),
	.datad(\cpu|rf_data_2[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_2[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[5]~9 .lut_mask = 16'hFA44;
defparam \cpu|rf_data_2[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \cpu|rf_data_2[5]~10 (
// Equation(s):
// \cpu|rf_data_2[5]~10_combout  = (\cpu|rf_data_2[0]~0_combout  & ((\cpu|rf_data_2[5]~9_combout  & ((\cpu|Add1~17_combout ))) # (!\cpu|rf_data_2[5]~9_combout  & (\cpu|reg_rezult_M [5])))) # (!\cpu|rf_data_2[0]~0_combout  & (\cpu|rf_data_2[5]~9_combout ))

	.dataa(\cpu|rf_data_2[0]~0_combout ),
	.datab(\cpu|rf_data_2[5]~9_combout ),
	.datac(\cpu|reg_rezult_M [5]),
	.datad(\cpu|Add1~17_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_2[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[5]~10 .lut_mask = 16'hEC64;
defparam \cpu|rf_data_2[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \cpu|rf_read_data_2_E[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_data_2[5]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_2_E [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_2_E[5] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_2_E[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \cpu|Add1~17 (
// Equation(s):
// \cpu|Add1~17_combout  = (\cpu|Add2~10_combout  & ((\cpu|Add1~26_combout ) # ((\cpu|Equal1~2_combout  & \cpu|Add1~15_combout )))) # (!\cpu|Add2~10_combout  & (((\cpu|Equal1~2_combout  & \cpu|Add1~15_combout ))))

	.dataa(\cpu|Add2~10_combout ),
	.datab(\cpu|Add1~26_combout ),
	.datac(\cpu|Equal1~2_combout ),
	.datad(\cpu|Add1~15_combout ),
	.cin(gnd),
	.combout(\cpu|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~17 .lut_mask = 16'hF888;
defparam \cpu|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \cpu|reg_rezult_M[5]~feeder (
// Equation(s):
// \cpu|reg_rezult_M[5]~feeder_combout  = \cpu|Add1~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|Add1~17_combout ),
	.cin(gnd),
	.combout(\cpu|reg_rezult_M[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_rezult_M[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|reg_rezult_M[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \cpu|reg_rezult_M[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|reg_rezult_M[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_rezult_M [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_rezult_M[5] .is_wysiwyg = "true";
defparam \cpu|reg_rezult_M[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \cpu|reg_rezult_W[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|reg_rezult_M [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_rezult_W [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_rezult_W[5] .is_wysiwyg = "true";
defparam \cpu|reg_rezult_W[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \cpu|wraddress_dm[5]~5 (
// Equation(s):
// \cpu|wraddress_dm[5]~5_combout  = (\cpu|r_opcode_W [30] & (\cpu|reg_rezult_W [5] & !\cpu|r_opcode_W [27]))

	.dataa(gnd),
	.datab(\cpu|r_opcode_W [30]),
	.datac(\cpu|reg_rezult_W [5]),
	.datad(\cpu|r_opcode_W [27]),
	.cin(gnd),
	.combout(\cpu|wraddress_dm[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|wraddress_dm[5]~5 .lut_mask = 16'h00C0;
defparam \cpu|wraddress_dm[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \cpu|reg_write_data_dm_M[4]~2 (
// Equation(s):
// \cpu|reg_write_data_dm_M[4]~2_combout  = (\cpu|r_opcode_M [27] & ((\cpu|r_opcode_M [30] & ((\dm|altsyncram_component|auto_generated|q_b [4]))) # (!\cpu|r_opcode_M [30] & (\cpu|reg_rezult_M [4]))))

	.dataa(\cpu|reg_rezult_M [4]),
	.datab(\cpu|r_opcode_M [27]),
	.datac(\cpu|r_opcode_M [30]),
	.datad(\dm|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\cpu|reg_write_data_dm_M[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_write_data_dm_M[4]~2 .lut_mask = 16'hC808;
defparam \cpu|reg_write_data_dm_M[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \cpu|reg_write_data_dm_W[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|reg_write_data_dm_M[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_write_data_dm_W [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_write_data_dm_W[4] .is_wysiwyg = "true";
defparam \cpu|reg_write_data_dm_W[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \cpu|rf_write_data[4]~2 (
// Equation(s):
// \cpu|rf_write_data[4]~2_combout  = (\cpu|r_opcode_W [27] & \cpu|reg_write_data_dm_W [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|r_opcode_W [27]),
	.datad(\cpu|reg_write_data_dm_W [4]),
	.cin(gnd),
	.combout(\cpu|rf_write_data[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_write_data[4]~2 .lut_mask = 16'hF000;
defparam \cpu|rf_write_data[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \cpu|rf_data_2[4]~11 (
// Equation(s):
// \cpu|rf_data_2[4]~11_combout  = (\cpu|rf_data_2[0]~0_combout  & (((\cpu|reg_rezult_M [4]) # (\cpu|rf_data_2[0]~4_combout )))) # (!\cpu|rf_data_2[0]~0_combout  & (\cpu|rfr|r2|altsyncram_component|auto_generated|q_b [4] & ((!\cpu|rf_data_2[0]~4_combout ))))

	.dataa(\cpu|rf_data_2[0]~0_combout ),
	.datab(\cpu|rfr|r2|altsyncram_component|auto_generated|q_b [4]),
	.datac(\cpu|reg_rezult_M [4]),
	.datad(\cpu|rf_data_2[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_2[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[4]~11 .lut_mask = 16'hAAE4;
defparam \cpu|rf_data_2[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \cpu|rf_data_2[4]~12 (
// Equation(s):
// \cpu|rf_data_2[4]~12_combout  = (\cpu|rf_data_2[4]~11_combout  & (((\cpu|Add1~14_combout )) # (!\cpu|rf_data_2[0]~4_combout ))) # (!\cpu|rf_data_2[4]~11_combout  & (\cpu|rf_data_2[0]~4_combout  & (\cpu|reg_rezult_W [4])))

	.dataa(\cpu|rf_data_2[4]~11_combout ),
	.datab(\cpu|rf_data_2[0]~4_combout ),
	.datac(\cpu|reg_rezult_W [4]),
	.datad(\cpu|Add1~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_2[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[4]~12 .lut_mask = 16'hEA62;
defparam \cpu|rf_data_2[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \cpu|rf_read_data_2_E[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_data_2[4]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_2_E [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_2_E[4] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_2_E[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \cpu|Add1~14 (
// Equation(s):
// \cpu|Add1~14_combout  = (\cpu|Equal1~2_combout  & ((\cpu|Add1~12_combout ) # ((\cpu|Add1~26_combout  & \cpu|Add2~8_combout )))) # (!\cpu|Equal1~2_combout  & (\cpu|Add1~26_combout  & (\cpu|Add2~8_combout )))

	.dataa(\cpu|Equal1~2_combout ),
	.datab(\cpu|Add1~26_combout ),
	.datac(\cpu|Add2~8_combout ),
	.datad(\cpu|Add1~12_combout ),
	.cin(gnd),
	.combout(\cpu|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~14 .lut_mask = 16'hEAC0;
defparam \cpu|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \cpu|reg_rezult_M[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_rezult_M [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_rezult_M[4] .is_wysiwyg = "true";
defparam \cpu|reg_rezult_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \cpu|reg_rezult_W[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|reg_rezult_M [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_rezult_W [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_rezult_W[4] .is_wysiwyg = "true";
defparam \cpu|reg_rezult_W[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \cpu|wraddress_dm[4]~4 (
// Equation(s):
// \cpu|wraddress_dm[4]~4_combout  = (!\cpu|r_opcode_W [27] & (\cpu|r_opcode_W [30] & \cpu|reg_rezult_W [4]))

	.dataa(\cpu|r_opcode_W [27]),
	.datab(\cpu|r_opcode_W [30]),
	.datac(\cpu|reg_rezult_W [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|wraddress_dm[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|wraddress_dm[4]~4 .lut_mask = 16'h4040;
defparam \cpu|wraddress_dm[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \cpu|reg_write_data_dm_M[3]~1 (
// Equation(s):
// \cpu|reg_write_data_dm_M[3]~1_combout  = (\cpu|r_opcode_M [27] & ((\cpu|r_opcode_M [30] & (\dm|altsyncram_component|auto_generated|q_b [3])) # (!\cpu|r_opcode_M [30] & ((\cpu|reg_rezult_M [3])))))

	.dataa(\cpu|r_opcode_M [30]),
	.datab(\cpu|r_opcode_M [27]),
	.datac(\dm|altsyncram_component|auto_generated|q_b [3]),
	.datad(\cpu|reg_rezult_M [3]),
	.cin(gnd),
	.combout(\cpu|reg_write_data_dm_M[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_write_data_dm_M[3]~1 .lut_mask = 16'hC480;
defparam \cpu|reg_write_data_dm_M[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N31
dffeas \cpu|reg_write_data_dm_W[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|reg_write_data_dm_M[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_write_data_dm_W [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_write_data_dm_W[3] .is_wysiwyg = "true";
defparam \cpu|reg_write_data_dm_W[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \cpu|rf_write_data[3]~1 (
// Equation(s):
// \cpu|rf_write_data[3]~1_combout  = (\cpu|reg_write_data_dm_W [3] & \cpu|r_opcode_W [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|reg_write_data_dm_W [3]),
	.datad(\cpu|r_opcode_W [27]),
	.cin(gnd),
	.combout(\cpu|rf_write_data[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_write_data[3]~1 .lut_mask = 16'hF000;
defparam \cpu|rf_write_data[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \cpu|rf_data_1[2]~5 (
// Equation(s):
// \cpu|rf_data_1[2]~5_combout  = (\cpu|rf_data_1[5]~3_combout  & (((\cpu|rf_data_1[5]~4_combout )))) # (!\cpu|rf_data_1[5]~3_combout  & ((\cpu|rf_data_1[5]~4_combout  & ((\cpu|reg_rezult_M [2]))) # (!\cpu|rf_data_1[5]~4_combout  & 
// (\cpu|rfr|r1|altsyncram_component|auto_generated|q_b [2]))))

	.dataa(\cpu|rfr|r1|altsyncram_component|auto_generated|q_b [2]),
	.datab(\cpu|rf_data_1[5]~3_combout ),
	.datac(\cpu|rf_data_1[5]~4_combout ),
	.datad(\cpu|reg_rezult_M [2]),
	.cin(gnd),
	.combout(\cpu|rf_data_1[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[2]~5 .lut_mask = 16'hF2C2;
defparam \cpu|rf_data_1[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \cpu|rf_data_1[2]~6 (
// Equation(s):
// \cpu|rf_data_1[2]~6_combout  = (\cpu|rf_data_1[2]~5_combout  & (((\cpu|Add1~8_combout ) # (!\cpu|rf_data_1[5]~3_combout )))) # (!\cpu|rf_data_1[2]~5_combout  & (\cpu|reg_rezult_W [2] & (\cpu|rf_data_1[5]~3_combout )))

	.dataa(\cpu|rf_data_1[2]~5_combout ),
	.datab(\cpu|reg_rezult_W [2]),
	.datac(\cpu|rf_data_1[5]~3_combout ),
	.datad(\cpu|Add1~8_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_1[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[2]~6 .lut_mask = 16'hEA4A;
defparam \cpu|rf_data_1[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N19
dffeas \cpu|rf_read_data_1_E[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_data_1[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_E [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_E[2] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_E[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \cpu|Add1~8 (
// Equation(s):
// \cpu|Add1~8_combout  = (\cpu|Add2~4_combout  & ((\cpu|Add1~26_combout ) # ((\cpu|Add1~6_combout  & \cpu|Equal1~2_combout )))) # (!\cpu|Add2~4_combout  & (\cpu|Add1~6_combout  & (\cpu|Equal1~2_combout )))

	.dataa(\cpu|Add2~4_combout ),
	.datab(\cpu|Add1~6_combout ),
	.datac(\cpu|Equal1~2_combout ),
	.datad(\cpu|Add1~26_combout ),
	.cin(gnd),
	.combout(\cpu|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~8 .lut_mask = 16'hEAC0;
defparam \cpu|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \cpu|reg_rezult_M[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Add1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_rezult_M [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_rezult_M[2] .is_wysiwyg = "true";
defparam \cpu|reg_rezult_M[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \cpu|reg_write_data_dm_M[2]~0 (
// Equation(s):
// \cpu|reg_write_data_dm_M[2]~0_combout  = (\cpu|r_opcode_M [27] & ((\cpu|r_opcode_M [30] & ((\dm|altsyncram_component|auto_generated|q_b [2]))) # (!\cpu|r_opcode_M [30] & (\cpu|reg_rezult_M [2]))))

	.dataa(\cpu|r_opcode_M [30]),
	.datab(\cpu|r_opcode_M [27]),
	.datac(\cpu|reg_rezult_M [2]),
	.datad(\dm|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\cpu|reg_write_data_dm_M[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_write_data_dm_M[2]~0 .lut_mask = 16'hC840;
defparam \cpu|reg_write_data_dm_M[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N11
dffeas \cpu|reg_write_data_dm_W[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|reg_write_data_dm_M[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_write_data_dm_W [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_write_data_dm_W[2] .is_wysiwyg = "true";
defparam \cpu|reg_write_data_dm_W[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \cpu|rf_write_data[2]~0 (
// Equation(s):
// \cpu|rf_write_data[2]~0_combout  = (\cpu|reg_write_data_dm_W [2] & \cpu|r_opcode_W [27])

	.dataa(\cpu|reg_write_data_dm_W [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|r_opcode_W [27]),
	.cin(gnd),
	.combout(\cpu|rf_write_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_write_data[2]~0 .lut_mask = 16'hAA00;
defparam \cpu|rf_write_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \cpu|rf_data_2[1]~17 (
// Equation(s):
// \cpu|rf_data_2[1]~17_combout  = (\cpu|rf_data_2[0]~4_combout  & (((\cpu|reg_rezult_W [1]) # (\cpu|rf_data_2[0]~0_combout )))) # (!\cpu|rf_data_2[0]~4_combout  & (\cpu|rfr|r2|altsyncram_component|auto_generated|q_b [1] & ((!\cpu|rf_data_2[0]~0_combout ))))

	.dataa(\cpu|rfr|r2|altsyncram_component|auto_generated|q_b [1]),
	.datab(\cpu|rf_data_2[0]~4_combout ),
	.datac(\cpu|reg_rezult_W [1]),
	.datad(\cpu|rf_data_2[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_2[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[1]~17 .lut_mask = 16'hCCE2;
defparam \cpu|rf_data_2[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \cpu|rf_data_2[1]~18 (
// Equation(s):
// \cpu|rf_data_2[1]~18_combout  = (\cpu|rf_data_2[0]~0_combout  & ((\cpu|rf_data_2[1]~17_combout  & ((\cpu|Add1~24_combout ))) # (!\cpu|rf_data_2[1]~17_combout  & (\cpu|reg_rezult_M [1])))) # (!\cpu|rf_data_2[0]~0_combout  & (((\cpu|rf_data_2[1]~17_combout 
// ))))

	.dataa(\cpu|rf_data_2[0]~0_combout ),
	.datab(\cpu|reg_rezult_M [1]),
	.datac(\cpu|rf_data_2[1]~17_combout ),
	.datad(\cpu|Add1~24_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_2[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[1]~18 .lut_mask = 16'hF858;
defparam \cpu|rf_data_2[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \cpu|rf_read_data_2_E[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_data_2[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_2_E [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_2_E[1] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_2_E[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \cpu|Add1~24 (
// Equation(s):
// \cpu|Add1~24_combout  = (\cpu|Add1~4_combout  & ((\cpu|Equal1~2_combout ) # ((\cpu|Add2~2_combout  & \cpu|Add1~26_combout )))) # (!\cpu|Add1~4_combout  & (((\cpu|Add2~2_combout  & \cpu|Add1~26_combout ))))

	.dataa(\cpu|Add1~4_combout ),
	.datab(\cpu|Equal1~2_combout ),
	.datac(\cpu|Add2~2_combout ),
	.datad(\cpu|Add1~26_combout ),
	.cin(gnd),
	.combout(\cpu|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~24 .lut_mask = 16'hF888;
defparam \cpu|Add1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N5
dffeas \cpu|reg_rezult_M[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|Add1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_rezult_M [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_rezult_M[1] .is_wysiwyg = "true";
defparam \cpu|reg_rezult_M[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \cpu|reg_write_data_dm_M[1]~7 (
// Equation(s):
// \cpu|reg_write_data_dm_M[1]~7_combout  = (\cpu|r_opcode_M [27] & ((\cpu|r_opcode_M [30] & ((\dm|altsyncram_component|auto_generated|q_b [1]))) # (!\cpu|r_opcode_M [30] & (\cpu|reg_rezult_M [1]))))

	.dataa(\cpu|r_opcode_M [30]),
	.datab(\cpu|r_opcode_M [27]),
	.datac(\cpu|reg_rezult_M [1]),
	.datad(\dm|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\cpu|reg_write_data_dm_M[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_write_data_dm_M[1]~7 .lut_mask = 16'hC840;
defparam \cpu|reg_write_data_dm_M[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \cpu|reg_write_data_dm_W[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|reg_write_data_dm_M[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_write_data_dm_W [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_write_data_dm_W[1] .is_wysiwyg = "true";
defparam \cpu|reg_write_data_dm_W[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \cpu|rf_write_data[1]~7 (
// Equation(s):
// \cpu|rf_write_data[1]~7_combout  = (\cpu|r_opcode_W [27] & \cpu|reg_write_data_dm_W [1])

	.dataa(gnd),
	.datab(\cpu|r_opcode_W [27]),
	.datac(gnd),
	.datad(\cpu|reg_write_data_dm_W [1]),
	.cin(gnd),
	.combout(\cpu|rf_write_data[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_write_data[1]~7 .lut_mask = 16'hCC00;
defparam \cpu|rf_write_data[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \cpu|rf_data_1[0]~18 (
// Equation(s):
// \cpu|rf_data_1[0]~18_combout  = (\cpu|rf_data_1[5]~4_combout  & ((\cpu|rf_data_1[5]~3_combout ) # ((\cpu|reg_rezult_M [0])))) # (!\cpu|rf_data_1[5]~4_combout  & (!\cpu|rf_data_1[5]~3_combout  & ((\cpu|rfr|r1|altsyncram_component|auto_generated|q_b [0]))))

	.dataa(\cpu|rf_data_1[5]~4_combout ),
	.datab(\cpu|rf_data_1[5]~3_combout ),
	.datac(\cpu|reg_rezult_M [0]),
	.datad(\cpu|rfr|r1|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\cpu|rf_data_1[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[0]~18 .lut_mask = 16'hB9A8;
defparam \cpu|rf_data_1[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \cpu|rf_data_1[0]~19 (
// Equation(s):
// \cpu|rf_data_1[0]~19_combout  = (\cpu|rf_data_1[0]~18_combout  & (((\cpu|Add1~23_combout )) # (!\cpu|rf_data_1[5]~3_combout ))) # (!\cpu|rf_data_1[0]~18_combout  & (\cpu|rf_data_1[5]~3_combout  & ((\cpu|reg_rezult_W [0]))))

	.dataa(\cpu|rf_data_1[0]~18_combout ),
	.datab(\cpu|rf_data_1[5]~3_combout ),
	.datac(\cpu|Add1~23_combout ),
	.datad(\cpu|reg_rezult_W [0]),
	.cin(gnd),
	.combout(\cpu|rf_data_1[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_1[0]~19 .lut_mask = 16'hE6A2;
defparam \cpu|rf_data_1[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N17
dffeas \cpu|rf_read_data_1_E[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_data_1[0]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_E [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_E[0] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_E[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N31
dffeas \cpu|rf_read_data_1_M[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf_read_data_1_E [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_M [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_M[0] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_M[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N29
dffeas \cpu|rf_read_data_1_W[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|rf_read_data_1_M [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_1_W [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_1_W[0] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_1_W[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \cpu|write_data_dm[0]~6 (
// Equation(s):
// \cpu|write_data_dm[0]~6_combout  = (!\cpu|r_opcode_W [27] & (\cpu|rf_read_data_1_W [0] & \cpu|r_opcode_W [30]))

	.dataa(\cpu|r_opcode_W [27]),
	.datab(gnd),
	.datac(\cpu|rf_read_data_1_W [0]),
	.datad(\cpu|r_opcode_W [30]),
	.cin(gnd),
	.combout(\cpu|write_data_dm[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|write_data_dm[0]~6 .lut_mask = 16'h5000;
defparam \cpu|write_data_dm[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \cpu|reg_write_data_dm_M[0]~6 (
// Equation(s):
// \cpu|reg_write_data_dm_M[0]~6_combout  = (\cpu|r_opcode_M [27] & ((\cpu|r_opcode_M [30] & ((\dm|altsyncram_component|auto_generated|q_b [0]))) # (!\cpu|r_opcode_M [30] & (\cpu|reg_rezult_M [0]))))

	.dataa(\cpu|r_opcode_M [30]),
	.datab(\cpu|r_opcode_M [27]),
	.datac(\cpu|reg_rezult_M [0]),
	.datad(\dm|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\cpu|reg_write_data_dm_M[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|reg_write_data_dm_M[0]~6 .lut_mask = 16'hC840;
defparam \cpu|reg_write_data_dm_M[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \cpu|reg_write_data_dm_W[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|reg_write_data_dm_M[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_write_data_dm_W [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_write_data_dm_W[0] .is_wysiwyg = "true";
defparam \cpu|reg_write_data_dm_W[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \cpu|rf_write_data[0]~6 (
// Equation(s):
// \cpu|rf_write_data[0]~6_combout  = (\cpu|reg_write_data_dm_W [0] & \cpu|r_opcode_W [27])

	.dataa(gnd),
	.datab(\cpu|reg_write_data_dm_W [0]),
	.datac(gnd),
	.datad(\cpu|r_opcode_W [27]),
	.cin(gnd),
	.combout(\cpu|rf_write_data[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_write_data[0]~6 .lut_mask = 16'hCC00;
defparam \cpu|rf_write_data[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \cpu|rf_data_2[2]~7 (
// Equation(s):
// \cpu|rf_data_2[2]~7_combout  = (\cpu|rf_data_2[0]~0_combout  & (((\cpu|rf_data_2[0]~4_combout ) # (\cpu|reg_rezult_M [2])))) # (!\cpu|rf_data_2[0]~0_combout  & (\cpu|rfr|r2|altsyncram_component|auto_generated|q_b [2] & (!\cpu|rf_data_2[0]~4_combout )))

	.dataa(\cpu|rfr|r2|altsyncram_component|auto_generated|q_b [2]),
	.datab(\cpu|rf_data_2[0]~0_combout ),
	.datac(\cpu|rf_data_2[0]~4_combout ),
	.datad(\cpu|reg_rezult_M [2]),
	.cin(gnd),
	.combout(\cpu|rf_data_2[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[2]~7 .lut_mask = 16'hCEC2;
defparam \cpu|rf_data_2[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \cpu|rf_data_2[2]~8 (
// Equation(s):
// \cpu|rf_data_2[2]~8_combout  = (\cpu|rf_data_2[2]~7_combout  & (((\cpu|Add1~8_combout ) # (!\cpu|rf_data_2[0]~4_combout )))) # (!\cpu|rf_data_2[2]~7_combout  & (\cpu|reg_rezult_W [2] & (\cpu|rf_data_2[0]~4_combout )))

	.dataa(\cpu|rf_data_2[2]~7_combout ),
	.datab(\cpu|reg_rezult_W [2]),
	.datac(\cpu|rf_data_2[0]~4_combout ),
	.datad(\cpu|Add1~8_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_2[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[2]~8 .lut_mask = 16'hEA4A;
defparam \cpu|rf_data_2[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N1
dffeas \cpu|rf_read_data_2_E[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|rf_data_2[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|rf_read_data_2_E [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|rf_read_data_2_E[2] .is_wysiwyg = "true";
defparam \cpu|rf_read_data_2_E[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \cpu|Add1~11 (
// Equation(s):
// \cpu|Add1~11_combout  = (\cpu|Add2~6_combout  & ((\cpu|Add1~26_combout ) # ((\cpu|Add1~9_combout  & \cpu|Equal1~2_combout )))) # (!\cpu|Add2~6_combout  & (\cpu|Add1~9_combout  & (\cpu|Equal1~2_combout )))

	.dataa(\cpu|Add2~6_combout ),
	.datab(\cpu|Add1~9_combout ),
	.datac(\cpu|Equal1~2_combout ),
	.datad(\cpu|Add1~26_combout ),
	.cin(gnd),
	.combout(\cpu|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~11 .lut_mask = 16'hEAC0;
defparam \cpu|Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \cpu|rf_data_2[3]~5 (
// Equation(s):
// \cpu|rf_data_2[3]~5_combout  = (\cpu|rf_data_2[0]~0_combout  & (((\cpu|rf_data_2[0]~4_combout )))) # (!\cpu|rf_data_2[0]~0_combout  & ((\cpu|rf_data_2[0]~4_combout  & ((\cpu|reg_rezult_W [3]))) # (!\cpu|rf_data_2[0]~4_combout  & 
// (\cpu|rfr|r2|altsyncram_component|auto_generated|q_b [3]))))

	.dataa(\cpu|rfr|r2|altsyncram_component|auto_generated|q_b [3]),
	.datab(\cpu|rf_data_2[0]~0_combout ),
	.datac(\cpu|reg_rezult_W [3]),
	.datad(\cpu|rf_data_2[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_2[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[3]~5 .lut_mask = 16'hFC22;
defparam \cpu|rf_data_2[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \cpu|rf_data_2[3]~6 (
// Equation(s):
// \cpu|rf_data_2[3]~6_combout  = (\cpu|rf_data_2[0]~0_combout  & ((\cpu|rf_data_2[3]~5_combout  & (\cpu|Add1~11_combout )) # (!\cpu|rf_data_2[3]~5_combout  & ((\cpu|reg_rezult_M [3]))))) # (!\cpu|rf_data_2[0]~0_combout  & (((\cpu|rf_data_2[3]~5_combout ))))

	.dataa(\cpu|Add1~11_combout ),
	.datab(\cpu|rf_data_2[0]~0_combout ),
	.datac(\cpu|reg_rezult_M [3]),
	.datad(\cpu|rf_data_2[3]~5_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_2[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[3]~6 .lut_mask = 16'hBBC0;
defparam \cpu|rf_data_2[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \cpu|need_jump~0 (
// Equation(s):
// \cpu|need_jump~0_combout  = (\cpu|rf_data_2[3]~6_combout  & (\cpu|rf_data_1[3]~8_combout  & (\cpu|rf_data_1[2]~6_combout  $ (!\cpu|rf_data_2[2]~8_combout )))) # (!\cpu|rf_data_2[3]~6_combout  & (!\cpu|rf_data_1[3]~8_combout  & (\cpu|rf_data_1[2]~6_combout 
//  $ (!\cpu|rf_data_2[2]~8_combout ))))

	.dataa(\cpu|rf_data_2[3]~6_combout ),
	.datab(\cpu|rf_data_1[2]~6_combout ),
	.datac(\cpu|rf_data_2[2]~8_combout ),
	.datad(\cpu|rf_data_1[3]~8_combout ),
	.cin(gnd),
	.combout(\cpu|need_jump~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|need_jump~0 .lut_mask = 16'h8241;
defparam \cpu|need_jump~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \cpu|need_jump~1 (
// Equation(s):
// \cpu|need_jump~1_combout  = (\cpu|rf_data_2[5]~10_combout  & (\cpu|rf_data_1[5]~12_combout  & (\cpu|rf_data_2[4]~12_combout  $ (!\cpu|rf_data_1[4]~10_combout )))) # (!\cpu|rf_data_2[5]~10_combout  & (!\cpu|rf_data_1[5]~12_combout  & 
// (\cpu|rf_data_2[4]~12_combout  $ (!\cpu|rf_data_1[4]~10_combout ))))

	.dataa(\cpu|rf_data_2[5]~10_combout ),
	.datab(\cpu|rf_data_2[4]~12_combout ),
	.datac(\cpu|rf_data_1[4]~10_combout ),
	.datad(\cpu|rf_data_1[5]~12_combout ),
	.cin(gnd),
	.combout(\cpu|need_jump~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|need_jump~1 .lut_mask = 16'h8241;
defparam \cpu|need_jump~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \cpu|need_jump~2 (
// Equation(s):
// \cpu|need_jump~2_combout  = (\cpu|rf_data_1[7]~17_combout  & (\cpu|rf_data_2[7]~14_combout  & (\cpu|rf_data_1[6]~14_combout  $ (!\cpu|rf_data_2[6]~16_combout )))) # (!\cpu|rf_data_1[7]~17_combout  & (!\cpu|rf_data_2[7]~14_combout  & 
// (\cpu|rf_data_1[6]~14_combout  $ (!\cpu|rf_data_2[6]~16_combout ))))

	.dataa(\cpu|rf_data_1[7]~17_combout ),
	.datab(\cpu|rf_data_2[7]~14_combout ),
	.datac(\cpu|rf_data_1[6]~14_combout ),
	.datad(\cpu|rf_data_2[6]~16_combout ),
	.cin(gnd),
	.combout(\cpu|need_jump~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|need_jump~2 .lut_mask = 16'h9009;
defparam \cpu|need_jump~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \cpu|need_jump (
// Equation(s):
// \cpu|need_jump~combout  = (\cpu|need_jump~4_combout  & (\cpu|need_jump~0_combout  & (\cpu|need_jump~1_combout  & \cpu|need_jump~2_combout )))

	.dataa(\cpu|need_jump~4_combout ),
	.datab(\cpu|need_jump~0_combout ),
	.datac(\cpu|need_jump~1_combout ),
	.datad(\cpu|need_jump~2_combout ),
	.cin(gnd),
	.combout(\cpu|need_jump~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|need_jump .lut_mask = 16'h8000;
defparam \cpu|need_jump .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \cpu|ip[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|ip[7]~22_combout ),
	.asdata(\cpu|r_opcode_D [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|need_jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip[7] .is_wysiwyg = "true";
defparam \cpu|ip[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \cpu|r_opcode_D~8 (
// Equation(s):
// \cpu|r_opcode_D~8_combout  = (\im|altsyncram_component|auto_generated|q_b [6] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [31]),
	.datac(\im|altsyncram_component|auto_generated|q_b [6]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~8 .lut_mask = 16'h70F0;
defparam \cpu|r_opcode_D~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \cpu|r_opcode_D[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[6] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \cpu|ip[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|ip[6]~20_combout ),
	.asdata(\cpu|r_opcode_D [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|need_jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip[6] .is_wysiwyg = "true";
defparam \cpu|ip[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \cpu|r_opcode_D~7 (
// Equation(s):
// \cpu|r_opcode_D~7_combout  = (\im|altsyncram_component|auto_generated|q_b [5] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [31]),
	.datac(\im|altsyncram_component|auto_generated|q_b [5]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~7 .lut_mask = 16'h70F0;
defparam \cpu|r_opcode_D~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \cpu|r_opcode_D[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[5] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \cpu|ip[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|ip[5]~18_combout ),
	.asdata(\cpu|r_opcode_D [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|need_jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip[5] .is_wysiwyg = "true";
defparam \cpu|ip[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \cpu|r_opcode_D~6 (
// Equation(s):
// \cpu|r_opcode_D~6_combout  = (\im|altsyncram_component|auto_generated|q_b [4] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [31]),
	.datac(\im|altsyncram_component|auto_generated|q_b [4]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~6 .lut_mask = 16'h70F0;
defparam \cpu|r_opcode_D~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \cpu|r_opcode_D[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[4] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \cpu|ip[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|ip[4]~16_combout ),
	.asdata(\cpu|r_opcode_D [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|need_jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip[4] .is_wysiwyg = "true";
defparam \cpu|ip[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \cpu|r_opcode_D~5 (
// Equation(s):
// \cpu|r_opcode_D~5_combout  = (\im|altsyncram_component|auto_generated|q_b [3] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [31]),
	.datac(\im|altsyncram_component|auto_generated|q_b [3]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~5 .lut_mask = 16'h70F0;
defparam \cpu|r_opcode_D~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \cpu|r_opcode_D[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[3] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \cpu|ip[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|ip[3]~14_combout ),
	.asdata(\cpu|r_opcode_D [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|need_jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip[3] .is_wysiwyg = "true";
defparam \cpu|ip[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \cpu|r_opcode_D~1 (
// Equation(s):
// \cpu|r_opcode_D~1_combout  = (\im|altsyncram_component|auto_generated|q_b [31] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\im|altsyncram_component|auto_generated|q_b [31]),
	.datac(\cpu|r_opcode_D [31]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~1 .lut_mask = 16'h4CCC;
defparam \cpu|r_opcode_D~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \cpu|r_opcode_D[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[31] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \cpu|r_opcode_D~4 (
// Equation(s):
// \cpu|r_opcode_D~4_combout  = (\im|altsyncram_component|auto_generated|q_b [2] & (((!\cpu|need_jump~5_combout ) # (!\cpu|r_opcode_D [24])) # (!\cpu|r_opcode_D [31])))

	.dataa(\cpu|r_opcode_D [31]),
	.datab(\cpu|r_opcode_D [24]),
	.datac(\im|altsyncram_component|auto_generated|q_b [2]),
	.datad(\cpu|need_jump~5_combout ),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~4 .lut_mask = 16'h70F0;
defparam \cpu|r_opcode_D~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \cpu|r_opcode_D[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[2] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \cpu|ip[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|ip[2]~12_combout ),
	.asdata(\cpu|r_opcode_D [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|need_jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip[2] .is_wysiwyg = "true";
defparam \cpu|ip[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \cpu|r_opcode_D~3 (
// Equation(s):
// \cpu|r_opcode_D~3_combout  = (\im|altsyncram_component|auto_generated|q_b [1] & (((!\cpu|r_opcode_D [31]) # (!\cpu|r_opcode_D [24])) # (!\cpu|need_jump~5_combout )))

	.dataa(\im|altsyncram_component|auto_generated|q_b [1]),
	.datab(\cpu|need_jump~5_combout ),
	.datac(\cpu|r_opcode_D [24]),
	.datad(\cpu|r_opcode_D [31]),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~3 .lut_mask = 16'h2AAA;
defparam \cpu|r_opcode_D~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \cpu|r_opcode_D[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[1] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \cpu|ip[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|ip[1]~10_combout ),
	.asdata(\cpu|r_opcode_D [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|need_jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip[1] .is_wysiwyg = "true";
defparam \cpu|ip[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \cpu|r_opcode_D~18 (
// Equation(s):
// \cpu|r_opcode_D~18_combout  = (\im|altsyncram_component|auto_generated|q_b [27] & (((!\cpu|need_jump~5_combout ) # (!\cpu|r_opcode_D [31])) # (!\cpu|r_opcode_D [24])))

	.dataa(\im|altsyncram_component|auto_generated|q_b [27]),
	.datab(\cpu|r_opcode_D [24]),
	.datac(\cpu|r_opcode_D [31]),
	.datad(\cpu|need_jump~5_combout ),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~18 .lut_mask = 16'h2AAA;
defparam \cpu|r_opcode_D~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \cpu|r_opcode_D[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[27] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \cpu|r_opcode_E~10 (
// Equation(s):
// \cpu|r_opcode_E~10_combout  = (\cpu|r_opcode_D [27] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [27]),
	.datac(\cpu|r_opcode_D [31]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_E~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_E~10 .lut_mask = 16'h4CCC;
defparam \cpu|r_opcode_E~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \cpu|r_opcode_E[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_E~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_E [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_E[27] .is_wysiwyg = "true";
defparam \cpu|r_opcode_E[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \cpu|Equal1~1 (
// Equation(s):
// \cpu|Equal1~1_combout  = (\cpu|r_opcode_E [25] & (\cpu|Equal1~0_combout  & \cpu|r_opcode_E [24]))

	.dataa(gnd),
	.datab(\cpu|r_opcode_E [25]),
	.datac(\cpu|Equal1~0_combout ),
	.datad(\cpu|r_opcode_E [24]),
	.cin(gnd),
	.combout(\cpu|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal1~1 .lut_mask = 16'hC000;
defparam \cpu|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \cpu|Equal1~2 (
// Equation(s):
// \cpu|Equal1~2_combout  = (\cpu|r_opcode_E [27] & (\cpu|Equal1~1_combout  & !\cpu|r_opcode_E [30]))

	.dataa(\cpu|r_opcode_E [27]),
	.datab(gnd),
	.datac(\cpu|Equal1~1_combout ),
	.datad(\cpu|r_opcode_E [30]),
	.cin(gnd),
	.combout(\cpu|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal1~2 .lut_mask = 16'h00A0;
defparam \cpu|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \cpu|Add1~23 (
// Equation(s):
// \cpu|Add1~23_combout  = (\cpu|Equal1~2_combout  & ((\cpu|Add1~2_combout ) # ((\cpu|Add1~26_combout  & \cpu|Add2~0_combout )))) # (!\cpu|Equal1~2_combout  & (\cpu|Add1~26_combout  & (\cpu|Add2~0_combout )))

	.dataa(\cpu|Equal1~2_combout ),
	.datab(\cpu|Add1~26_combout ),
	.datac(\cpu|Add2~0_combout ),
	.datad(\cpu|Add1~2_combout ),
	.cin(gnd),
	.combout(\cpu|Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add1~23 .lut_mask = 16'hEAC0;
defparam \cpu|Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N27
dffeas \cpu|reg_rezult_M[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|Add1~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_rezult_M [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_rezult_M[0] .is_wysiwyg = "true";
defparam \cpu|reg_rezult_M[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N9
dffeas \cpu|reg_rezult_W[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|reg_rezult_M [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_rezult_W [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_rezult_W[0] .is_wysiwyg = "true";
defparam \cpu|reg_rezult_W[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \cpu|rf_data_2[0]~19 (
// Equation(s):
// \cpu|rf_data_2[0]~19_combout  = (\cpu|rf_data_2[0]~4_combout  & (((\cpu|rf_data_2[0]~0_combout )))) # (!\cpu|rf_data_2[0]~4_combout  & ((\cpu|rf_data_2[0]~0_combout  & ((\cpu|reg_rezult_M [0]))) # (!\cpu|rf_data_2[0]~0_combout  & 
// (\cpu|rfr|r2|altsyncram_component|auto_generated|q_b [0]))))

	.dataa(\cpu|rfr|r2|altsyncram_component|auto_generated|q_b [0]),
	.datab(\cpu|rf_data_2[0]~4_combout ),
	.datac(\cpu|reg_rezult_M [0]),
	.datad(\cpu|rf_data_2[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_2[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[0]~19 .lut_mask = 16'hFC22;
defparam \cpu|rf_data_2[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \cpu|rf_data_2[0]~20 (
// Equation(s):
// \cpu|rf_data_2[0]~20_combout  = (\cpu|rf_data_2[0]~4_combout  & ((\cpu|rf_data_2[0]~19_combout  & ((\cpu|Add1~23_combout ))) # (!\cpu|rf_data_2[0]~19_combout  & (\cpu|reg_rezult_W [0])))) # (!\cpu|rf_data_2[0]~4_combout  & (((\cpu|rf_data_2[0]~19_combout 
// ))))

	.dataa(\cpu|reg_rezult_W [0]),
	.datab(\cpu|rf_data_2[0]~4_combout ),
	.datac(\cpu|Add1~23_combout ),
	.datad(\cpu|rf_data_2[0]~19_combout ),
	.cin(gnd),
	.combout(\cpu|rf_data_2[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf_data_2[0]~20 .lut_mask = 16'hF388;
defparam \cpu|rf_data_2[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \cpu|need_jump~3 (
// Equation(s):
// \cpu|need_jump~3_combout  = (\cpu|rf_data_2[0]~20_combout  & (\cpu|rf_data_1[0]~19_combout  & (\cpu|rf_data_2[1]~18_combout  $ (!\cpu|rf_data_1[1]~21_combout )))) # (!\cpu|rf_data_2[0]~20_combout  & (!\cpu|rf_data_1[0]~19_combout  & 
// (\cpu|rf_data_2[1]~18_combout  $ (!\cpu|rf_data_1[1]~21_combout ))))

	.dataa(\cpu|rf_data_2[0]~20_combout ),
	.datab(\cpu|rf_data_2[1]~18_combout ),
	.datac(\cpu|rf_data_1[1]~21_combout ),
	.datad(\cpu|rf_data_1[0]~19_combout ),
	.cin(gnd),
	.combout(\cpu|need_jump~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|need_jump~3 .lut_mask = 16'h8241;
defparam \cpu|need_jump~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \cpu|need_jump~5 (
// Equation(s):
// \cpu|need_jump~5_combout  = (\cpu|need_jump~3_combout  & (\cpu|need_jump~0_combout  & (\cpu|need_jump~1_combout  & \cpu|need_jump~2_combout )))

	.dataa(\cpu|need_jump~3_combout ),
	.datab(\cpu|need_jump~0_combout ),
	.datac(\cpu|need_jump~1_combout ),
	.datad(\cpu|need_jump~2_combout ),
	.cin(gnd),
	.combout(\cpu|need_jump~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|need_jump~5 .lut_mask = 16'h8000;
defparam \cpu|need_jump~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \cpu|r_opcode_D~0 (
// Equation(s):
// \cpu|r_opcode_D~0_combout  = (\im|altsyncram_component|auto_generated|q_b [0] & (((!\cpu|r_opcode_D [24]) # (!\cpu|r_opcode_D [31])) # (!\cpu|need_jump~5_combout )))

	.dataa(\cpu|need_jump~5_combout ),
	.datab(\cpu|r_opcode_D [31]),
	.datac(\im|altsyncram_component|auto_generated|q_b [0]),
	.datad(\cpu|r_opcode_D [24]),
	.cin(gnd),
	.combout(\cpu|r_opcode_D~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|r_opcode_D~0 .lut_mask = 16'h70F0;
defparam \cpu|r_opcode_D~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \cpu|r_opcode_D[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|r_opcode_D~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|r_opcode_D [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|r_opcode_D[0] .is_wysiwyg = "true";
defparam \cpu|r_opcode_D[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \cpu|ip[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|ip[0]~8_combout ),
	.asdata(\cpu|r_opcode_D [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|need_jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|ip [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|ip[0] .is_wysiwyg = "true";
defparam \cpu|ip[0] .power_up = "low";
// synopsys translate_on

assign command[0] = \command[0]~output_o ;

assign command[1] = \command[1]~output_o ;

assign command[2] = \command[2]~output_o ;

assign command[3] = \command[3]~output_o ;

assign command[4] = \command[4]~output_o ;

assign command[5] = \command[5]~output_o ;

assign command[6] = \command[6]~output_o ;

assign command[7] = \command[7]~output_o ;

assign command[8] = \command[8]~output_o ;

assign command[9] = \command[9]~output_o ;

assign command[10] = \command[10]~output_o ;

assign command[11] = \command[11]~output_o ;

assign command[12] = \command[12]~output_o ;

assign command[13] = \command[13]~output_o ;

assign command[14] = \command[14]~output_o ;

assign command[15] = \command[15]~output_o ;

assign command[16] = \command[16]~output_o ;

assign command[17] = \command[17]~output_o ;

assign command[18] = \command[18]~output_o ;

assign command[19] = \command[19]~output_o ;

assign command[20] = \command[20]~output_o ;

assign command[21] = \command[21]~output_o ;

assign command[22] = \command[22]~output_o ;

assign command[23] = \command[23]~output_o ;

assign command[24] = \command[24]~output_o ;

assign command[25] = \command[25]~output_o ;

assign command[26] = \command[26]~output_o ;

assign command[27] = \command[27]~output_o ;

assign command[28] = \command[28]~output_o ;

assign command[29] = \command[29]~output_o ;

assign command[30] = \command[30]~output_o ;

assign command[31] = \command[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
