<stg><name>merge_trio_streams</name>


<trans_list>

<trans id="136" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
entry:0 %dist_1_V_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="dist_1_V_1_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
entry:1 %dist_2_V_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="dist_2_V_1_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
entry:2 %dist_3_V_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="dist_3_V_1_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %id_3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="id_3_1_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %id_2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="id_2_1_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %id_1_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="id_1_1_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %stream1_read_count_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stream1_read_count_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %stream2_read_count_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stream2_read_count_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %stream3_read_count_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stream3_read_count_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:44 %empty = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %hiermerge_dist_istream_1_s, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:45 %empty_12 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %hiermerge_dist_istream_1_peek, i32 1

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:46 %empty_13 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hiermerge_id_istream_1_s, i32 1

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:47 %empty_14 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hiermerge_id_istream_1_peek, i32 1

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:48 %empty_15 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %hiermerge_dist_istream_2_s, i32 1

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:49 %empty_16 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %hiermerge_dist_istream_2_peek, i32 1

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:50 %empty_17 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hiermerge_id_istream_2_s, i32 1

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:51 %empty_18 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hiermerge_id_istream_2_peek, i32 1

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:52 %empty_19 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %hiermerge_dist_istream_3_s, i32 1

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:53 %empty_20 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %hiermerge_dist_istream_3_peek, i32 1

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:54 %empty_21 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hiermerge_id_istream_3_s, i32 1

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:55 %empty_22 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %hiermerge_id_istream_3_peek, i32 1

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
entry:56 %empty_23 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i9P0A, i9 %hiermerge_dist_ostream, i32 1

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:57 %empty_24 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %hiermerge_id_ostream, i32 1

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
entry:58 %hiermerge_dist_istream_1_s_read = read i9 @_ssdm_op_Read.ap_fifo.volatile.i9P0A, i9 %hiermerge_dist_istream_1_s

]]></Node>
<StgValue><ssdm name="hiermerge_dist_istream_1_s_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="9">
<![CDATA[
entry:59 %dist_1_V = trunc i9 %hiermerge_dist_istream_1_s_read

]]></Node>
<StgValue><ssdm name="dist_1_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
entry:60 %hiermerge_dist_istream_2_s_read = read i9 @_ssdm_op_Read.ap_fifo.volatile.i9P0A, i9 %hiermerge_dist_istream_2_s

]]></Node>
<StgValue><ssdm name="hiermerge_dist_istream_2_s_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="9">
<![CDATA[
entry:61 %dist_2_V = trunc i9 %hiermerge_dist_istream_2_s_read

]]></Node>
<StgValue><ssdm name="dist_2_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="0">
<![CDATA[
entry:62 %hiermerge_dist_istream_3_s_read = read i9 @_ssdm_op_Read.ap_fifo.volatile.i9P0A, i9 %hiermerge_dist_istream_3_s

]]></Node>
<StgValue><ssdm name="hiermerge_dist_istream_3_s_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="9">
<![CDATA[
entry:63 %dist_3_V = trunc i9 %hiermerge_dist_istream_3_s_read

]]></Node>
<StgValue><ssdm name="dist_3_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
entry:64 %hiermerge_id_istream_1_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_istream_1_s

]]></Node>
<StgValue><ssdm name="hiermerge_id_istream_1_s_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="33">
<![CDATA[
entry:65 %id_1 = trunc i33 %hiermerge_id_istream_1_s_read

]]></Node>
<StgValue><ssdm name="id_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
entry:66 %hiermerge_id_istream_2_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_istream_2_s

]]></Node>
<StgValue><ssdm name="hiermerge_id_istream_2_s_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="33">
<![CDATA[
entry:67 %id_2 = trunc i33 %hiermerge_id_istream_2_s_read

]]></Node>
<StgValue><ssdm name="id_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
entry:68 %hiermerge_id_istream_3_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_istream_3_s

]]></Node>
<StgValue><ssdm name="hiermerge_id_istream_3_s_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="33">
<![CDATA[
entry:69 %id_3 = trunc i33 %hiermerge_id_istream_3_s_read

]]></Node>
<StgValue><ssdm name="id_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
entry:70 %empty_25 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="9" op_8_bw="33" op_9_bw="9" op_10_bw="33" op_11_bw="9" op_12_bw="33" op_13_bw="9" op_14_bw="33" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
entry:71 %call_ln85 = call void @merge_trio_streams_Pipeline_VITIS_LOOP_179_1, i32 %id_1, i32 %id_2, i32 %id_3, i8 %dist_3_V, i8 %dist_2_V, i8 %dist_1_V, i9 %hiermerge_dist_ostream, i33 %hiermerge_id_ostream, i9 %hiermerge_dist_istream_1_s, i33 %hiermerge_id_istream_1_s, i9 %hiermerge_dist_istream_2_s, i33 %hiermerge_id_istream_2_s, i9 %hiermerge_dist_istream_3_s, i33 %hiermerge_id_istream_3_s, i32 %stream3_read_count_loc, i32 %stream2_read_count_loc, i32 %stream1_read_count_loc, i32 %id_1_1_loc, i32 %id_2_1_loc, i32 %id_3_1_loc, i8 %dist_3_V_1_loc, i8 %dist_2_V_1_loc, i8 %dist_1_V_1_loc

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="9" op_8_bw="33" op_9_bw="9" op_10_bw="33" op_11_bw="9" op_12_bw="33" op_13_bw="9" op_14_bw="33" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
entry:71 %call_ln85 = call void @merge_trio_streams_Pipeline_VITIS_LOOP_179_1, i32 %id_1, i32 %id_2, i32 %id_3, i8 %dist_3_V, i8 %dist_2_V, i8 %dist_1_V, i9 %hiermerge_dist_ostream, i33 %hiermerge_id_ostream, i9 %hiermerge_dist_istream_1_s, i33 %hiermerge_id_istream_1_s, i9 %hiermerge_dist_istream_2_s, i33 %hiermerge_id_istream_2_s, i9 %hiermerge_dist_istream_3_s, i33 %hiermerge_id_istream_3_s, i32 %stream3_read_count_loc, i32 %stream2_read_count_loc, i32 %stream1_read_count_loc, i32 %id_1_1_loc, i32 %id_2_1_loc, i32 %id_3_1_loc, i8 %dist_3_V_1_loc, i8 %dist_2_V_1_loc, i8 %dist_1_V_1_loc

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:81 %empty_26 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:9 %spectopmodule_ln95 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln95"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %debug_PE_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_PE_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %debug_seg_d2l_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_seg_d2l_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %debug_stage_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_stage_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %hiermerge_dist_istream_1_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %hiermerge_dist_istream_1_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %hiermerge_dist_istream_1_peek, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %hiermerge_dist_istream_1_peek

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_istream_1_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_id_istream_1_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_istream_1_peek, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_id_istream_1_peek

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %hiermerge_dist_istream_2_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %hiermerge_dist_istream_2_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %hiermerge_dist_istream_2_peek, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %hiermerge_dist_istream_2_peek

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_istream_2_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_id_istream_2_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_istream_2_peek, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_id_istream_2_peek

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %hiermerge_dist_istream_3_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
entry:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %hiermerge_dist_istream_3_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %hiermerge_dist_istream_3_peek, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
entry:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %hiermerge_dist_istream_3_peek

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_istream_3_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_id_istream_3_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_istream_3_peek, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_id_istream_3_peek

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %hiermerge_dist_ostream, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
entry:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %hiermerge_dist_ostream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_ostream, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %hiermerge_id_ostream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:72 %stream3_read_count_loc_load = load i32 %stream3_read_count_loc

]]></Node>
<StgValue><ssdm name="stream3_read_count_loc_load"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:73 %stream2_read_count_loc_load = load i32 %stream2_read_count_loc

]]></Node>
<StgValue><ssdm name="stream2_read_count_loc_load"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:74 %stream1_read_count_loc_load = load i32 %stream1_read_count_loc

]]></Node>
<StgValue><ssdm name="stream1_read_count_loc_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:75 %id_1_1_loc_load = load i32 %id_1_1_loc

]]></Node>
<StgValue><ssdm name="id_1_1_loc_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:76 %id_2_1_loc_load = load i32 %id_2_1_loc

]]></Node>
<StgValue><ssdm name="id_2_1_loc_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:77 %id_3_1_loc_load = load i32 %id_3_1_loc

]]></Node>
<StgValue><ssdm name="id_3_1_loc_load"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:78 %dist_3_V_1_loc_load = load i8 %dist_3_V_1_loc

]]></Node>
<StgValue><ssdm name="dist_3_V_1_loc_load"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:79 %dist_2_V_1_loc_load = load i8 %dist_2_V_1_loc

]]></Node>
<StgValue><ssdm name="dist_2_V_1_loc_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:80 %dist_1_V_1_loc_load = load i8 %dist_1_V_1_loc

]]></Node>
<StgValue><ssdm name="dist_1_V_1_loc_load"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:82 %icmp_ln1652 = icmp_slt  i8 %dist_2_V_1_loc_load, i8 %dist_1_V_1_loc_load

]]></Node>
<StgValue><ssdm name="icmp_ln1652"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:83 %xor_ln1652 = xor i1 %icmp_ln1652, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1652"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:84 %icmp_ln1652_4 = icmp_slt  i8 %dist_3_V_1_loc_load, i8 %dist_1_V_1_loc_load

]]></Node>
<StgValue><ssdm name="icmp_ln1652_4"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:85 %xor_ln1652_4 = xor i1 %icmp_ln1652_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1652_4"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:86 %and_ln216 = and i1 %xor_ln1652, i1 %xor_ln1652_4

]]></Node>
<StgValue><ssdm name="and_ln216"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:87 %br_ln216 = br i1 %and_ln216, void %if.else57, void %if.then56

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else57:0 %icmp_ln1652_5 = icmp_slt  i8 %dist_3_V_1_loc_load, i8 %dist_2_V_1_loc_load

]]></Node>
<StgValue><ssdm name="icmp_ln1652_5"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else57:1 %xor_ln1652_5 = xor i1 %icmp_ln1652_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1652_5"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else57:2 %icmp_ln1652_6 = icmp_slt  i8 %dist_1_V_1_loc_load, i8 %dist_2_V_1_loc_load

]]></Node>
<StgValue><ssdm name="icmp_ln1652_6"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else57:3 %xor_ln1652_6 = xor i1 %icmp_ln1652_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1652_6"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else57:4 %and_ln220 = and i1 %xor_ln1652_5, i1 %xor_ln1652_6

]]></Node>
<StgValue><ssdm name="and_ln220"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else57:5 %br_ln220 = br i1 %and_ln220, void %if.else62, void %if.then61

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
<literal name="and_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
if.else62:0 %p_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %dist_3_V_1_loc_load

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
<literal name="and_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.else62:1 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i9P0A, i9 %hiermerge_dist_ostream, i9 %p_7

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
<literal name="and_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.else62:2 %p_8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %id_3_1_loc_load

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
<literal name="and_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.else62:3 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_ostream, i33 %p_8

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
<literal name="and_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
if.else62:4 %br_ln0 = br void %if.end63

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
<literal name="and_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
if.then61:0 %p_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %dist_2_V_1_loc_load

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
<literal name="and_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then61:1 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i9P0A, i9 %hiermerge_dist_ostream, i9 %p_5

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
<literal name="and_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then61:2 %p_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %id_2_1_loc_load

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
<literal name="and_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then61:3 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_ostream, i33 %p_6

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
<literal name="and_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
if.then61:4 %br_ln223 = br void %if.end63

]]></Node>
<StgValue><ssdm name="br_ln223"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
if.end63:0 %br_ln0 = br void %VITIS_LOOP_230_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
if.then56:0 %p_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %dist_1_V_1_loc_load

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then56:1 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i9P0A, i9 %hiermerge_dist_ostream, i9 %p_s

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then56:2 %p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %id_1_1_loc_load

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then56:3 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_ostream, i33 %p_0

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
if.then56:4 %br_ln219 = br void %VITIS_LOOP_230_2

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_230_2:0 %empty_27 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="9" op_3_bw="33" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_230_2:1 %call_ln0 = call void @merge_trio_streams_Pipeline_VITIS_LOOP_230_2, i32 %stream1_read_count_loc_load, i9 %hiermerge_dist_istream_1_s, i33 %hiermerge_id_istream_1_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="126" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="9" op_3_bw="33" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_230_2:1 %call_ln0 = call void @merge_trio_streams_Pipeline_VITIS_LOOP_230_2, i32 %stream1_read_count_loc_load, i9 %hiermerge_dist_istream_1_s, i33 %hiermerge_id_istream_1_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_230_2:2 %empty_28 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_230_2:3 %empty_29 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="9" op_3_bw="33" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_230_2:4 %call_ln0 = call void @merge_trio_streams_Pipeline_VITIS_LOOP_237_3, i32 %stream2_read_count_loc_load, i9 %hiermerge_dist_istream_2_s, i33 %hiermerge_id_istream_2_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="130" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="9" op_3_bw="33" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_230_2:4 %call_ln0 = call void @merge_trio_streams_Pipeline_VITIS_LOOP_237_3, i32 %stream2_read_count_loc_load, i9 %hiermerge_dist_istream_2_s, i33 %hiermerge_id_istream_2_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_230_2:5 %empty_30 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_230_2:6 %empty_31 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="9" op_3_bw="33" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_230_2:7 %call_ln0 = call void @merge_trio_streams_Pipeline_VITIS_LOOP_244_4, i32 %stream3_read_count_loc_load, i9 %hiermerge_dist_istream_3_s, i33 %hiermerge_id_istream_3_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="134" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="9" op_3_bw="33" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_230_2:7 %call_ln0 = call void @merge_trio_streams_Pipeline_VITIS_LOOP_244_4, i32 %stream3_read_count_loc_load, i9 %hiermerge_dist_istream_3_s, i33 %hiermerge_id_istream_3_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0">
<![CDATA[
VITIS_LOOP_230_2:8 %ret_ln251 = ret

]]></Node>
<StgValue><ssdm name="ret_ln251"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
