

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_scale_outp_i19_l_j18'
================================================================
* Date:           Wed Sep  6 08:36:16 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.413 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36877|    36877|  0.369 ms|  0.369 ms|  36877|  36877|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_scale_outp_i19_l_j18  |    36875|    36875|        13|          1|          1|  36864|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.94>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j18 = alloca i32 1"   --->   Operation 16 'alloca' 'j18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i19 = alloca i32 1"   --->   Operation 17 'alloca' 'i19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten29 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v349, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten29"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i19"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %j18"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38.i40"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten29_load = load i16 %indvar_flatten29" [bert_layer.cpp:393]   --->   Operation 24 'load' 'indvar_flatten29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.42ns)   --->   "%icmp_ln393 = icmp_eq  i16 %indvar_flatten29_load, i16 36864" [bert_layer.cpp:393]   --->   Operation 25 'icmp' 'icmp_ln393' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.07ns)   --->   "%add_ln393_1 = add i16 %indvar_flatten29_load, i16 1" [bert_layer.cpp:393]   --->   Operation 26 'add' 'add_ln393_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln393 = br i1 %icmp_ln393, void %for.inc41.i43, void %for.inc.i51.preheader.exitStub" [bert_layer.cpp:393]   --->   Operation 27 'br' 'br_ln393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j18_load = load i12 %j18" [bert_layer.cpp:394]   --->   Operation 28 'load' 'j18_load' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.99ns)   --->   "%icmp_ln394 = icmp_eq  i12 %j18_load, i12 3072" [bert_layer.cpp:394]   --->   Operation 29 'icmp' 'icmp_ln394' <Predicate = (!icmp_ln393)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.69ns)   --->   "%select_ln393 = select i1 %icmp_ln394, i12 0, i12 %j18_load" [bert_layer.cpp:393]   --->   Operation 30 'select' 'select_ln393' <Predicate = (!icmp_ln393)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln394 = zext i12 %select_ln393" [bert_layer.cpp:394]   --->   Operation 31 'zext' 'zext_ln394' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%acc_outp4_V_addr = getelementptr i24 %acc_outp4_V, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 32 'getelementptr' 'acc_outp4_V_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%acc_outp4_V_1_addr = getelementptr i24 %acc_outp4_V_1, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 33 'getelementptr' 'acc_outp4_V_1_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%acc_outp4_V_2_addr = getelementptr i24 %acc_outp4_V_2, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 34 'getelementptr' 'acc_outp4_V_2_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%acc_outp4_V_3_addr = getelementptr i24 %acc_outp4_V_3, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 35 'getelementptr' 'acc_outp4_V_3_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%acc_outp4_V_4_addr = getelementptr i24 %acc_outp4_V_4, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 36 'getelementptr' 'acc_outp4_V_4_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%acc_outp4_V_5_addr = getelementptr i24 %acc_outp4_V_5, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 37 'getelementptr' 'acc_outp4_V_5_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%acc_outp4_V_6_addr = getelementptr i24 %acc_outp4_V_6, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 38 'getelementptr' 'acc_outp4_V_6_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%acc_outp4_V_7_addr = getelementptr i24 %acc_outp4_V_7, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 39 'getelementptr' 'acc_outp4_V_7_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%acc_outp4_V_8_addr = getelementptr i24 %acc_outp4_V_8, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 40 'getelementptr' 'acc_outp4_V_8_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%acc_outp4_V_9_addr = getelementptr i24 %acc_outp4_V_9, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 41 'getelementptr' 'acc_outp4_V_9_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%acc_outp4_V_10_addr = getelementptr i24 %acc_outp4_V_10, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 42 'getelementptr' 'acc_outp4_V_10_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%acc_outp4_V_11_addr = getelementptr i24 %acc_outp4_V_11, i64 0, i64 %zext_ln394" [bert_layer.cpp:396]   --->   Operation 43 'getelementptr' 'acc_outp4_V_11_addr' <Predicate = (!icmp_ln393)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%acc_outp4_V_load = load i12 %acc_outp4_V_addr" [bert_layer.cpp:396]   --->   Operation 44 'load' 'acc_outp4_V_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%acc_outp4_V_1_load = load i12 %acc_outp4_V_1_addr" [bert_layer.cpp:396]   --->   Operation 45 'load' 'acc_outp4_V_1_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%acc_outp4_V_2_load = load i12 %acc_outp4_V_2_addr" [bert_layer.cpp:396]   --->   Operation 46 'load' 'acc_outp4_V_2_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%acc_outp4_V_3_load = load i12 %acc_outp4_V_3_addr" [bert_layer.cpp:396]   --->   Operation 47 'load' 'acc_outp4_V_3_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%acc_outp4_V_4_load = load i12 %acc_outp4_V_4_addr" [bert_layer.cpp:396]   --->   Operation 48 'load' 'acc_outp4_V_4_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%acc_outp4_V_5_load = load i12 %acc_outp4_V_5_addr" [bert_layer.cpp:396]   --->   Operation 49 'load' 'acc_outp4_V_5_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%acc_outp4_V_6_load = load i12 %acc_outp4_V_6_addr" [bert_layer.cpp:396]   --->   Operation 50 'load' 'acc_outp4_V_6_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%acc_outp4_V_7_load = load i12 %acc_outp4_V_7_addr" [bert_layer.cpp:396]   --->   Operation 51 'load' 'acc_outp4_V_7_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%acc_outp4_V_8_load = load i12 %acc_outp4_V_8_addr" [bert_layer.cpp:396]   --->   Operation 52 'load' 'acc_outp4_V_8_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%acc_outp4_V_9_load = load i12 %acc_outp4_V_9_addr" [bert_layer.cpp:396]   --->   Operation 53 'load' 'acc_outp4_V_9_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%acc_outp4_V_10_load = load i12 %acc_outp4_V_10_addr" [bert_layer.cpp:396]   --->   Operation 54 'load' 'acc_outp4_V_10_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 55 [2/2] (3.25ns)   --->   "%acc_outp4_V_11_load = load i12 %acc_outp4_V_11_addr" [bert_layer.cpp:396]   --->   Operation 55 'load' 'acc_outp4_V_11_load' <Predicate = (!icmp_ln393)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 56 [1/1] (1.54ns)   --->   "%add_ln394 = add i12 %select_ln393, i12 1" [bert_layer.cpp:394]   --->   Operation 56 'add' 'add_ln394' <Predicate = (!icmp_ln393)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln394 = store i16 %add_ln393_1, i16 %indvar_flatten29" [bert_layer.cpp:394]   --->   Operation 57 'store' 'store_ln394' <Predicate = (!icmp_ln393)> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln394 = store i12 %add_ln394, i12 %j18" [bert_layer.cpp:394]   --->   Operation 58 'store' 'store_ln394' <Predicate = (!icmp_ln393)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.03>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%i19_load = load i4 %i19" [bert_layer.cpp:393]   --->   Operation 59 'load' 'i19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.73ns)   --->   "%add_ln393 = add i4 %i19_load, i4 1" [bert_layer.cpp:393]   --->   Operation 60 'add' 'add_ln393' <Predicate = (icmp_ln394)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.02ns)   --->   "%select_ln393_1 = select i1 %icmp_ln394, i4 %add_ln393, i4 %i19_load" [bert_layer.cpp:393]   --->   Operation 61 'select' 'select_ln393_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/2] (3.25ns)   --->   "%acc_outp4_V_load = load i12 %acc_outp4_V_addr" [bert_layer.cpp:396]   --->   Operation 62 'load' 'acc_outp4_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%acc_outp4_V_1_load = load i12 %acc_outp4_V_1_addr" [bert_layer.cpp:396]   --->   Operation 63 'load' 'acc_outp4_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 64 [1/2] (3.25ns)   --->   "%acc_outp4_V_2_load = load i12 %acc_outp4_V_2_addr" [bert_layer.cpp:396]   --->   Operation 64 'load' 'acc_outp4_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 65 [1/2] (3.25ns)   --->   "%acc_outp4_V_3_load = load i12 %acc_outp4_V_3_addr" [bert_layer.cpp:396]   --->   Operation 65 'load' 'acc_outp4_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 66 [1/2] (3.25ns)   --->   "%acc_outp4_V_4_load = load i12 %acc_outp4_V_4_addr" [bert_layer.cpp:396]   --->   Operation 66 'load' 'acc_outp4_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 67 [1/2] (3.25ns)   --->   "%acc_outp4_V_5_load = load i12 %acc_outp4_V_5_addr" [bert_layer.cpp:396]   --->   Operation 67 'load' 'acc_outp4_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 68 [1/2] (3.25ns)   --->   "%acc_outp4_V_6_load = load i12 %acc_outp4_V_6_addr" [bert_layer.cpp:396]   --->   Operation 68 'load' 'acc_outp4_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 69 [1/2] (3.25ns)   --->   "%acc_outp4_V_7_load = load i12 %acc_outp4_V_7_addr" [bert_layer.cpp:396]   --->   Operation 69 'load' 'acc_outp4_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 70 [1/2] (3.25ns)   --->   "%acc_outp4_V_8_load = load i12 %acc_outp4_V_8_addr" [bert_layer.cpp:396]   --->   Operation 70 'load' 'acc_outp4_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 71 [1/2] (3.25ns)   --->   "%acc_outp4_V_9_load = load i12 %acc_outp4_V_9_addr" [bert_layer.cpp:396]   --->   Operation 71 'load' 'acc_outp4_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 72 [1/2] (3.25ns)   --->   "%acc_outp4_V_10_load = load i12 %acc_outp4_V_10_addr" [bert_layer.cpp:396]   --->   Operation 72 'load' 'acc_outp4_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 73 [1/2] (3.25ns)   --->   "%acc_outp4_V_11_load = load i12 %acc_outp4_V_11_addr" [bert_layer.cpp:396]   --->   Operation 73 'load' 'acc_outp4_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 74 [1/1] (2.78ns)   --->   "%v227_V = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %acc_outp4_V_load, i24 %acc_outp4_V_1_load, i24 %acc_outp4_V_2_load, i24 %acc_outp4_V_3_load, i24 %acc_outp4_V_4_load, i24 %acc_outp4_V_5_load, i24 %acc_outp4_V_6_load, i24 %acc_outp4_V_7_load, i24 %acc_outp4_V_8_load, i24 %acc_outp4_V_9_load, i24 %acc_outp4_V_10_load, i24 %acc_outp4_V_11_load, i4 %select_ln393_1" [bert_layer.cpp:396]   --->   Operation 74 'mux' 'v227_V' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.95ns)   --->   "%switch_ln400 = switch i4 %select_ln393_1, void %arrayidx372.i37165.case.11, i4 0, void %arrayidx372.i37165.case.0, i4 1, void %arrayidx372.i37165.case.1, i4 2, void %arrayidx372.i37165.case.2, i4 3, void %arrayidx372.i37165.case.3, i4 4, void %arrayidx372.i37165.case.4, i4 5, void %arrayidx372.i37165.case.5, i4 6, void %arrayidx372.i37165.case.6, i4 7, void %arrayidx372.i37165.case.7, i4 8, void %arrayidx372.i37165.case.8, i4 9, void %arrayidx372.i37165.case.9, i4 10, void %arrayidx372.i37165.case.10" [bert_layer.cpp:400]   --->   Operation 75 'switch' 'switch_ln400' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln394 = store i4 %select_ln393_1, i4 %i19" [bert_layer.cpp:394]   --->   Operation 76 'store' 'store_ln394' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln394 = br void %for.inc38.i40" [bert_layer.cpp:394]   --->   Operation 77 'br' 'br_ln394' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln398 = sext i24 %v227_V" [bert_layer.cpp:398]   --->   Operation 78 'sext' 'sext_ln398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [6/6] (6.41ns)   --->   "%v229 = sitofp i32 %sext_ln398" [bert_layer.cpp:398]   --->   Operation 79 'sitofp' 'v229' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 80 [5/6] (6.41ns)   --->   "%v229 = sitofp i32 %sext_ln398" [bert_layer.cpp:398]   --->   Operation 80 'sitofp' 'v229' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 81 [4/6] (6.41ns)   --->   "%v229 = sitofp i32 %sext_ln398" [bert_layer.cpp:398]   --->   Operation 81 'sitofp' 'v229' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 82 [3/6] (6.41ns)   --->   "%v229 = sitofp i32 %sext_ln398" [bert_layer.cpp:398]   --->   Operation 82 'sitofp' 'v229' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln393 = zext i4 %select_ln393_1" [bert_layer.cpp:393]   --->   Operation 83 'zext' 'zext_ln393' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%v349_addr = getelementptr i32 %v349, i64 0, i64 %zext_ln393" [bert_layer.cpp:393]   --->   Operation 84 'getelementptr' 'v349_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (2.32ns)   --->   "%v349_load = load i4 %v349_addr" [bert_layer.cpp:393]   --->   Operation 85 'load' 'v349_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 86 [2/6] (6.41ns)   --->   "%v229 = sitofp i32 %sext_ln398" [bert_layer.cpp:398]   --->   Operation 86 'sitofp' 'v229' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 87 [1/2] (2.32ns)   --->   "%v349_load = load i4 %v349_addr" [bert_layer.cpp:393]   --->   Operation 87 'load' 'v349_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 88 [1/6] (6.41ns)   --->   "%v229 = sitofp i32 %sext_ln398" [bert_layer.cpp:398]   --->   Operation 88 'sitofp' 'v229' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln393 = bitcast i32 %v349_load" [bert_layer.cpp:393]   --->   Operation 89 'bitcast' 'bitcast_ln393' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [4/4] (5.70ns)   --->   "%v230 = fmul i32 %v229, i32 %bitcast_ln393" [bert_layer.cpp:399]   --->   Operation 90 'fmul' 'v230' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 91 [3/4] (5.70ns)   --->   "%v230 = fmul i32 %v229, i32 %bitcast_ln393" [bert_layer.cpp:399]   --->   Operation 91 'fmul' 'v230' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 92 [2/4] (5.70ns)   --->   "%v230 = fmul i32 %v229, i32 %bitcast_ln393" [bert_layer.cpp:399]   --->   Operation 92 'fmul' 'v230' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 93 [1/4] (5.70ns)   --->   "%v230 = fmul i32 %v229, i32 %bitcast_ln393" [bert_layer.cpp:399]   --->   Operation 93 'fmul' 'v230' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 134 'ret' 'ret_ln0' <Predicate = (icmp_ln393)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_scale_outp_i19_l_j18_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864"   --->   Operation 95 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln395 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [bert_layer.cpp:395]   --->   Operation 96 'specpipeline' 'specpipeline_ln395' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln394 = specloopname void @_ssdm_op_SpecLoopName, void @empty_48" [bert_layer.cpp:394]   --->   Operation 97 'specloopname' 'specloopname_ln394' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%v362_addr = getelementptr i32 %v362, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 98 'getelementptr' 'v362_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%v362_1_addr = getelementptr i32 %v362_1, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 99 'getelementptr' 'v362_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%v362_2_addr = getelementptr i32 %v362_2, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 100 'getelementptr' 'v362_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%v362_3_addr = getelementptr i32 %v362_3, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 101 'getelementptr' 'v362_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%v362_4_addr = getelementptr i32 %v362_4, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 102 'getelementptr' 'v362_4_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%v362_5_addr = getelementptr i32 %v362_5, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 103 'getelementptr' 'v362_5_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%v362_6_addr = getelementptr i32 %v362_6, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 104 'getelementptr' 'v362_6_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%v362_7_addr = getelementptr i32 %v362_7, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 105 'getelementptr' 'v362_7_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%v362_8_addr = getelementptr i32 %v362_8, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 106 'getelementptr' 'v362_8_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%v362_9_addr = getelementptr i32 %v362_9, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 107 'getelementptr' 'v362_9_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%v362_10_addr = getelementptr i32 %v362_10, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 108 'getelementptr' 'v362_10_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%v362_11_addr = getelementptr i32 %v362_11, i64 0, i64 %zext_ln394" [bert_layer.cpp:400]   --->   Operation 109 'getelementptr' 'v362_11_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_10_addr" [bert_layer.cpp:400]   --->   Operation 110 'store' 'store_ln400' <Predicate = (select_ln393_1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 111 'br' 'br_ln400' <Predicate = (select_ln393_1 == 10)> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_9_addr" [bert_layer.cpp:400]   --->   Operation 112 'store' 'store_ln400' <Predicate = (select_ln393_1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 113 'br' 'br_ln400' <Predicate = (select_ln393_1 == 9)> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_8_addr" [bert_layer.cpp:400]   --->   Operation 114 'store' 'store_ln400' <Predicate = (select_ln393_1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 115 'br' 'br_ln400' <Predicate = (select_ln393_1 == 8)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_7_addr" [bert_layer.cpp:400]   --->   Operation 116 'store' 'store_ln400' <Predicate = (select_ln393_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 117 'br' 'br_ln400' <Predicate = (select_ln393_1 == 7)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_6_addr" [bert_layer.cpp:400]   --->   Operation 118 'store' 'store_ln400' <Predicate = (select_ln393_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 119 'br' 'br_ln400' <Predicate = (select_ln393_1 == 6)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_5_addr" [bert_layer.cpp:400]   --->   Operation 120 'store' 'store_ln400' <Predicate = (select_ln393_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 121 'br' 'br_ln400' <Predicate = (select_ln393_1 == 5)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_4_addr" [bert_layer.cpp:400]   --->   Operation 122 'store' 'store_ln400' <Predicate = (select_ln393_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 123 'br' 'br_ln400' <Predicate = (select_ln393_1 == 4)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_3_addr" [bert_layer.cpp:400]   --->   Operation 124 'store' 'store_ln400' <Predicate = (select_ln393_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 125 'br' 'br_ln400' <Predicate = (select_ln393_1 == 3)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_2_addr" [bert_layer.cpp:400]   --->   Operation 126 'store' 'store_ln400' <Predicate = (select_ln393_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 127 'br' 'br_ln400' <Predicate = (select_ln393_1 == 2)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_1_addr" [bert_layer.cpp:400]   --->   Operation 128 'store' 'store_ln400' <Predicate = (select_ln393_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 129 'br' 'br_ln400' <Predicate = (select_ln393_1 == 1)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_addr" [bert_layer.cpp:400]   --->   Operation 130 'store' 'store_ln400' <Predicate = (select_ln393_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 131 'br' 'br_ln400' <Predicate = (select_ln393_1 == 0)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln400 = store i32 %v230, i12 %v362_11_addr" [bert_layer.cpp:400]   --->   Operation 132 'store' 'store_ln400' <Predicate = (select_ln393_1 == 15) | (select_ln393_1 == 14) | (select_ln393_1 == 13) | (select_ln393_1 == 12) | (select_ln393_1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln400 = br void %arrayidx372.i37165.exit" [bert_layer.cpp:400]   --->   Operation 133 'br' 'br_ln400' <Predicate = (select_ln393_1 == 15) | (select_ln393_1 == 14) | (select_ln393_1 == 13) | (select_ln393_1 == 12) | (select_ln393_1 == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.94ns
The critical path consists of the following:
	'alloca' operation ('j18') [26]  (0 ns)
	'load' operation ('j18_load', bert_layer.cpp:394) on local variable 'j18' [40]  (0 ns)
	'icmp' operation ('icmp_ln394', bert_layer.cpp:394) [45]  (1.99 ns)
	'select' operation ('select_ln393', bert_layer.cpp:393) [46]  (0.697 ns)
	'getelementptr' operation ('acc_outp4_V_addr', bert_layer.cpp:396) [55]  (0 ns)
	'load' operation ('acc_outp4_V_load', bert_layer.cpp:396) on array 'acc_outp4_V' [67]  (3.25 ns)

 <State 2>: 6.04ns
The critical path consists of the following:
	'load' operation ('acc_outp4_V_load', bert_layer.cpp:396) on array 'acc_outp4_V' [67]  (3.25 ns)
	'mux' operation ('v227.V', bert_layer.cpp:396) [79]  (2.78 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v229', bert_layer.cpp:398) [81]  (6.41 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v229', bert_layer.cpp:398) [81]  (6.41 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v229', bert_layer.cpp:398) [81]  (6.41 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v229', bert_layer.cpp:398) [81]  (6.41 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v229', bert_layer.cpp:398) [81]  (6.41 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v229', bert_layer.cpp:398) [81]  (6.41 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v230', bert_layer.cpp:399) [82]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v230', bert_layer.cpp:399) [82]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v230', bert_layer.cpp:399) [82]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v230', bert_layer.cpp:399) [82]  (5.7 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v362_8_addr', bert_layer.cpp:400) [91]  (0 ns)
	'store' operation ('store_ln400', bert_layer.cpp:400) of variable 'v230', bert_layer.cpp:399 on array 'v362_8' [103]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
