// Seed: 2125603690
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input tri0 id_2,
    input tri id_3,
    input supply0 id_4,
    input wor id_5,
    input uwire id_6
);
  assign id_1 = id_5;
  assign module_2.id_4 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd33
) (
    output supply0 id_0,
    input  supply0 _id_1,
    input  supply1 id_2,
    input  supply0 id_3
    , id_6,
    input  supply0 id_4
);
  logic [id_1 : -1] id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_2,
      id_3,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd37
) (
    input supply0 _id_0,
    input tri1 id_1,
    input supply1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wand id_5,
    output tri1 id_6,
    output tri id_7
);
  parameter [1 : 1] id_9 = 1'h0;
  parameter [1 : id_0] id_10 = id_9[-1] ? -1 : id_9;
  assign id_6 = -1;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_4,
      id_1,
      id_5,
      id_5,
      id_5
  );
  logic [-1 : 1] id_11;
endmodule
