# Chapter 2.5: Channel Length Modulation

## ğŸ“‹ Chapter Overview

**Channel Length Modulation (CLM)** is a secondary effect in MOS transistors that causes the drain current to increase slightly with drain voltage in the saturation region. This effect becomes more pronounced in short-channel devices and affects the output resistance of transistors.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Explain the physical mechanism of channel length modulation
- Apply the modified saturation current equation with Î» parameter
- Calculate output resistance due to CLM
- Understand the impact on analog and digital circuit design

---

## 2.5.1 Physical Mechanism

### Channel Pinch-off Point Movement

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CHANNEL LENGTH MODULATION MECHANISM               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   AT SATURATION ONSET (V_DS = V_GS - V_th):                        â”‚
â”‚                                                                      â”‚
â”‚          G                                                           â”‚
â”‚     â•â•â•â•â•â•ªâ•â•â•â•â•                                                      â”‚
â”‚   â–ˆâ–ˆâ–ˆâ–ˆâ•â•â•â•â•â•â•â–¶â–ˆâ–ˆâ–ˆâ–ˆ    Pinch-off at drain edge                       â”‚
â”‚   â–ˆ S â–ˆâ•â•â•â•â•â•â•â–ˆ D â–ˆ   Effective channel length = L                  â”‚
â”‚   â–ˆâ–ˆâ–ˆâ–ˆâ•â•â•â•â•â•â•â–¶â–ˆâ–ˆâ–ˆâ–ˆ                                                  â”‚
â”‚      â”‚â–“â–“â–“â–“â–“â–“â–“â–“â”‚                                                     â”‚
â”‚      â”‚â†â”€â”€Lâ”€â”€â”€â†’â”‚                                                      â”‚
â”‚          â†‘                                                           â”‚
â”‚     Pinch-off point                                                 â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   WITH HIGHER V_DS (V_DS > V_GS - V_th):                           â”‚
â”‚                                                                      â”‚
â”‚          G                                                           â”‚
â”‚     â•â•â•â•â•â•ªâ•â•â•â•â•                                                      â”‚
â”‚   â–ˆâ–ˆâ–ˆâ–ˆâ•â•â•â•â•â–¶â–‘â–‘â–ˆâ–ˆâ–ˆâ–ˆ    Pinch-off point moves toward source           â”‚
â”‚   â–ˆ S â–ˆâ•â•â•â•â•â–‘â–‘â–ˆ D â–ˆ   Effective channel length = L - Î”L            â”‚
â”‚   â–ˆâ–ˆâ–ˆâ–ˆâ•â•â•â•â•â–¶â–‘â–‘â–ˆâ–ˆâ–ˆâ–ˆ    Depletion region (â–‘) extends                  â”‚
â”‚      â”‚â–“â–“â–“â–“â–“â”‚â–‘â–‘â”‚                                                     â”‚
â”‚      â”‚â†L-Î”Lâ†’â”‚â†Î”L                                                    â”‚
â”‚          â†‘                                                           â”‚
â”‚     Pinch-off moves left                                            â”‚
â”‚                                                                      â”‚
â”‚   Result:                                                           â”‚
â”‚   â€¢ Effective L decreases â†’ Current increases                       â”‚
â”‚   â€¢ I_D = f(1/(L-Î”L)) instead of f(1/L)                            â”‚
â”‚   â€¢ Î”L increases with V_DS                                          â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2.5.2 Modified Current Equation

### Saturation Current with CLM

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    MODIFIED SATURATION CURRENT                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Without CLM (ideal):                                              â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚         1      W                                             â”‚   â”‚
â”‚   â”‚   I_D = â”€â”€ k'nÂ·â”€â”€ Â· (V_GS - V_th)Â²                           â”‚   â”‚
â”‚   â”‚         2      L                                             â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   With CLM:                                                         â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚         1      W                                             â”‚   â”‚
â”‚   â”‚   I_D = â”€â”€ k'nÂ·â”€â”€ Â· (V_GS - V_th)Â² Â· (1 + Î»V_DS)            â”‚   â”‚
â”‚   â”‚         2      L                                             â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Or more precisely:                                         â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚         1      W                                             â”‚   â”‚
â”‚   â”‚   I_D = â”€â”€ k'nÂ·â”€â”€ Â· (V_GS - V_th)Â² Â· (1 + Î»(V_DS - V_DSsat))â”‚   â”‚
â”‚   â”‚         2      L                                             â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Where:                                                            â”‚
â”‚   â€¢ Î» = Channel length modulation parameter (Vâ»Â¹)                  â”‚
â”‚   â€¢ Î» â‰ˆ 0.05 to 0.3 Vâ»Â¹ (technology dependent)                    â”‚
â”‚   â€¢ Î» âˆ 1/L (inversely proportional to channel length)            â”‚
â”‚   â€¢ Short channels have larger Î»                                   â”‚
â”‚                                                                      â”‚
â”‚   Physical interpretation:                                          â”‚
â”‚   Î» = Î”L/(L Ã— Î”V_DS) â‰ˆ 1/V_A                                       â”‚
â”‚   V_A = Early voltage (from analog design)                         â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2.5.3 Output Characteristics with CLM

### I-V Curves

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    OUTPUT CURVES WITH CLM                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   I_D                                                               â”‚
â”‚      â”‚                                                              â”‚
â”‚      â”‚                               WITH CLM (Î» > 0)               â”‚
â”‚      â”‚                                   â•±                          â”‚
â”‚      â”‚                              â•±â”€â”€â”€â•±                           â”‚
â”‚      â”‚                         â•±â”€â”€â”€â•±         V_GS = 2.5V           â”‚
â”‚      â”‚                    â•±â”€â”€â”€â•±  â†— Slight slope                    â”‚
â”‚      â”‚               â•±â”€â”€â”€â•±                                          â”‚
â”‚      â”‚          ____â•±                                               â”‚
â”‚      â”‚     ____â•±â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  (Î» = 0, ideal)            â”‚
â”‚      â”‚____â•±                              No slope                   â”‚
â”‚      â”‚                         V_GS = 2.0V                         â”‚
â”‚      â”‚     ____â•±â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                             â”‚
â”‚      â”‚____â•±   â•²                                                     â”‚
â”‚      â”‚         â•²                                                    â”‚
â”‚      â”‚          WITH CLM                V_GS = 1.5V                â”‚
â”‚      â”‚    ____â•±â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                             â”‚
â”‚      â”‚___â•±                                                          â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º V_DS         â”‚
â”‚              V_DSsat                                                â”‚
â”‚                                                                      â”‚
â”‚   Key Observations:                                                 â”‚
â”‚   â€¢ Curves have positive slope in saturation                        â”‚
â”‚   â€¢ Slope = âˆ‚I_D/âˆ‚V_DS = Î»I_D (at each V_GS)                       â”‚
â”‚   â€¢ Higher I_D â†’ Higher slope                                       â”‚
â”‚   â€¢ Extrapolate lines backward â†’ intercept at V_A = -1/Î»           â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Early Voltage

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    EARLY VOLTAGE CONCEPT                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   I_D                                                               â”‚
â”‚      â”‚                                                              â”‚
â”‚      â”‚                            â—â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                 â”‚
â”‚      â”‚                         â—Â´                                   â”‚
â”‚      â”‚                      â—Â´                                      â”‚
â”‚      â”‚                   â—Â´                                         â”‚
â”‚      â”‚                â—Â´                                            â”‚
â”‚      â”‚             â—Â´                                               â”‚
â”‚      â”‚          â—Â´                                                  â”‚
â”‚      â”‚       â—Â´    Extrapolate backward                             â”‚
â”‚      â”‚    â—Â´                                                        â”‚
â”‚      â”‚ â—Â´                                                           â”‚
â”‚    â”€â”€â—â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º V_DS     â”‚
â”‚      â”‚                                                              â”‚
â”‚      â”‚                                                              â”‚
â”‚   â†â”€â”€â”¼â”€â”€â†’                                                           â”‚
â”‚   -V_A = -1/Î»                                                       â”‚
â”‚                                                                      â”‚
â”‚   Relationship:                                                     â”‚
â”‚   â€¢ All saturation curves extrapolate to same point: -V_A          â”‚
â”‚   â€¢ V_A = 1/Î» = Early voltage                                      â”‚
â”‚   â€¢ Larger V_A â†’ More ideal current source behavior                â”‚
â”‚                                                                      â”‚
â”‚   Typical Values:                                                   â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                    â”‚
â”‚   â”‚ Technology â”‚  Î» (Vâ»Â¹)   â”‚  V_A (V)       â”‚                    â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                    â”‚
â”‚   â”‚ Long L     â”‚  0.01-0.05  â”‚  100-20        â”‚                    â”‚
â”‚   â”‚ Medium L   â”‚  0.05-0.1   â”‚  20-10         â”‚                    â”‚
â”‚   â”‚ Short L    â”‚  0.1-0.3    â”‚  10-3          â”‚                    â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                    â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2.5.4 Output Resistance

### Definition and Calculation

$$r_o = \frac{\partial V_{DS}}{\partial I_D} = \frac{1}{\lambda I_D} = \frac{V_A}{I_D}$$

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    OUTPUT RESISTANCE                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   In saturation, the transistor acts as a non-ideal current source:â”‚
â”‚                                                                      â”‚
â”‚           IDEAL                        WITH CLM                     â”‚
â”‚                                                                      â”‚
â”‚        â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€                  â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€                     â”‚
â”‚             â”‚                            â”‚                          â”‚
â”‚         â”Œâ”€â”€â”€â”´â”€â”€â”€â”                    â”Œâ”€â”€â”€â”´â”€â”€â”€â”                      â”‚
â”‚         â”‚       â”‚                    â”‚   â”Œâ”€â”€â”€â”´â”€â”€â”€â”                  â”‚
â”‚         â”‚  I_D  â”‚                    â”‚I_Dâ”‚  r_o  â”‚                  â”‚
â”‚         â”‚   â†“   â”‚                    â”‚ â†“ â”‚       â”‚                  â”‚
â”‚         â””â”€â”€â”€â”¬â”€â”€â”€â”˜                    â””â”€â”€â”€â”¤       â”‚                  â”‚
â”‚             â”‚                            â””â”€â”€â”€â”¬â”€â”€â”€â”˜                  â”‚
â”‚        â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€                  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€                 â”‚
â”‚                                                                      â”‚
â”‚        r_o = âˆ                       r_o = 1/(Î»I_D) = V_A/I_D       â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Output Resistance Formula:                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚              âˆ‚V_DS        1        V_A                       â”‚   â”‚
â”‚   â”‚   r_o  =  â”€â”€â”€â”€â”€â”€â”€â”€  =  â”€â”€â”€â”€â”€â”€  =  â”€â”€â”€â”€â”€                     â”‚   â”‚
â”‚   â”‚              âˆ‚I_D       Î»Â·I_D      I_D                       â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Where: g_ds = 1/r_o = Î»Â·I_D (output conductance)          â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Important Observations:                                           â”‚
â”‚   â€¢ r_o is inversely proportional to I_D                           â”‚
â”‚   â€¢ Higher current â†’ Lower output resistance                        â”‚
â”‚   â€¢ Longer channel â†’ Higher r_o (better current source)            â”‚
â”‚   â€¢ Critical for analog amplifier design                           â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2.5.5 Impact on Circuit Design

### Analog Design Implications

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    IMPACT ON AMPLIFIER GAIN                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Common-Source Amplifier:                                          â”‚
â”‚                                                                      â”‚
â”‚                     VDD                                              â”‚
â”‚                      â”‚                                               â”‚
â”‚                  â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                           â”‚
â”‚                  â”‚  R_D  â”‚                                           â”‚
â”‚                  â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                           â”‚
â”‚                      â”‚                                               â”‚
â”‚                      â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º V_out                       â”‚
â”‚                      â”‚                                               â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”¤                                               â”‚
â”‚   V_in â”€â”€â”¬â”€â”€â”€â”¤ NMOS  â”‚                                               â”‚
â”‚          â”‚   â”‚       â”‚                                               â”‚
â”‚          â”‚   â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                               â”‚
â”‚          â”‚       â”‚                                                   â”‚
â”‚          â”‚      GND                                                  â”‚
â”‚          â”‚                                                           â”‚
â”‚                                                                      â”‚
â”‚   Voltage Gain:                                                     â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   A_v = -g_m Ã— (R_D âˆ¥ r_o) = -g_m Ã— R_D Ã— r_o/(R_D + r_o)   â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   If r_o >> R_D:  A_v â‰ˆ -g_m Ã— R_D   (ideal case)           â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   If r_o comparable to R_D: Gain is reduced!                â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   For current source load (no R_D):                         â”‚   â”‚
â”‚   â”‚   A_v = -g_m Ã— (r_o1 âˆ¥ r_o2)                                â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Design Strategy:                                                  â”‚
â”‚   â€¢ Use longer L for higher r_o                                     â”‚
â”‚   â€¢ Lower I_D increases r_o but reduces g_m                        â”‚
â”‚   â€¢ Trade-off: g_m Ã— r_o = intrinsic gain                          â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Digital Design Implications

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    IMPACT ON DIGITAL CIRCUITS                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   1. STATIC BEHAVIOR (VTC):                                         â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                             â”‚
â”‚                                                                      â”‚
â”‚   V_out                                                             â”‚
â”‚      â”‚                                                              â”‚
â”‚  VDD â”¤â—â—â—â—                                                          â”‚
â”‚      â”‚    â—â—                                                        â”‚
â”‚      â”‚      â—                                                       â”‚
â”‚      â”‚       â—        With CLM:                                     â”‚
â”‚      â”‚        â—       â€¢ VOL slightly higher                         â”‚
â”‚      â”‚         â—      â€¢ Transition region affected                  â”‚
â”‚      â”‚          â—â—                                                  â”‚
â”‚      â”‚            â—â—â—â—â—â—                                            â”‚
â”‚    0 â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º V_in          â”‚
â”‚      0                VDD                                           â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   2. LOGIC VOLTAGE LEVELS:                                          â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                             â”‚
â”‚                                                                      â”‚
â”‚   With CLM, V_OL is not exactly 0V:                                â”‚
â”‚                                                                      â”‚
â”‚   When NMOS pulls down, PMOS still has finite r_o                  â”‚
â”‚   V_OL = V_DD Ã— R_NMOS/(R_NMOS + r_o,PMOS) â‰ˆ small positive value  â”‚
â”‚                                                                      â”‚
â”‚   Similarly for V_OH (not exactly V_DD)                            â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   3. GENERALLY NOT A MAJOR CONCERN:                                 â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                 â”‚
â”‚                                                                      â”‚
â”‚   In digital design:                                                â”‚
â”‚   â€¢ Transistors operate fully ON or OFF                             â”‚
â”‚   â€¢ CLM effect is second-order                                      â”‚
â”‚   â€¢ Main concern is in analog circuits                             â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2.5.6 Worked Example

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CLM CALCULATION EXAMPLE                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Given NMOS transistor:                                            â”‚
â”‚   â€¢ W/L = 10/1 Î¼m                                                  â”‚
â”‚   â€¢ k'n = 100 Î¼A/VÂ²                                                â”‚
â”‚   â€¢ V_th = 0.5 V                                                   â”‚
â”‚   â€¢ Î» = 0.1 Vâ»Â¹                                                    â”‚
â”‚   â€¢ V_GS = 2 V                                                     â”‚
â”‚                                                                      â”‚
â”‚   Calculate:                                                        â”‚
â”‚   (a) I_D at V_DS = 2V (with and without CLM)                      â”‚
â”‚   (b) Output resistance r_o                                        â”‚
â”‚   (c) I_D at V_DS = 4V                                             â”‚
â”‚                                                                      â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  â”‚
â”‚                                                                      â”‚
â”‚   SOLUTION:                                                         â”‚
â”‚                                                                      â”‚
â”‚   First check region: V_DSsat = V_GS - V_th = 2 - 0.5 = 1.5V       â”‚
â”‚   V_DS = 2V > V_DSsat â†’ SATURATION                                  â”‚
â”‚                                                                      â”‚
â”‚   (a) Drain current at V_DS = 2V:                                  â”‚
â”‚                                                                      â”‚
â”‚   Without CLM:                                                      â”‚
â”‚   I_D = (1/2) Ã— k'n Ã— (W/L) Ã— (V_GS - V_th)Â²                       â”‚
â”‚       = (1/2) Ã— 100Î¼ Ã— 10 Ã— (1.5)Â²                                 â”‚
â”‚       = 500Î¼ Ã— 2.25                                                â”‚
â”‚       = 1.125 mA                                                    â”‚
â”‚                                                                      â”‚
â”‚   With CLM:                                                         â”‚
â”‚   I_D = (1/2) Ã— k'n Ã— (W/L) Ã— (V_GS - V_th)Â² Ã— (1 + Î»V_DS)         â”‚
â”‚       = 1.125 mA Ã— (1 + 0.1 Ã— 2)                                   â”‚
â”‚       = 1.125 mA Ã— 1.2                                             â”‚
â”‚       = 1.35 mA                                                     â”‚
â”‚                                                                      â”‚
â”‚   (b) Output resistance:                                            â”‚
â”‚   r_o = 1/(Î» Ã— I_D) = 1/(0.1 Ã— 1.35mA)                             â”‚
â”‚       = 1/(0.135 mA)                                                â”‚
â”‚       = 7.4 kÎ©                                                      â”‚
â”‚                                                                      â”‚
â”‚   (c) I_D at V_DS = 4V:                                            â”‚
â”‚   I_D = 1.125 mA Ã— (1 + 0.1 Ã— 4)                                   â”‚
â”‚       = 1.125 mA Ã— 1.4                                             â”‚
â”‚       = 1.575 mA                                                    â”‚
â”‚                                                                      â”‚
â”‚   Observation: I_D increased by 17% when V_DS went from 2V to 4V   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Concept | Key Points |
|---------|------------|
| Cause | Pinch-off point moves toward source as V_DS increases |
| Effect | I_D increases with V_DS in saturation |
| Parameter | Î» = channel length modulation coefficient (Vâ»Â¹) |
| Current Equation | I_D = (1/2)k'(W/L)(V_GS - V_th)Â²(1 + Î»V_DS) |
| Output Resistance | r_o = 1/(Î»I_D) = V_A/I_D |
| Early Voltage | V_A = 1/Î» |
| Î» vs L | Î» âˆ 1/L (worse for short channels) |
| Design Impact | Reduces amplifier gain, affects current mirrors |

---

## â“ Quick Revision Questions

1. **Explain the physical mechanism that causes channel length modulation.**

2. **An NMOS has Î» = 0.05 Vâ»Â¹ and operates at I_D = 500 Î¼A. Calculate r_o.**

3. **Why does CLM become more significant in short-channel devices?**

4. **How does CLM affect the gain of a common-source amplifier?**

5. **What is Early voltage and how is it related to Î»?**

6. **If I_D doubles, what happens to r_o? Explain why.**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Body Effect](04-body-effect.md) | [Unit 2 Home](README.md) | [Transistor Sizing â†’](06-transistor-sizing.md) |
