{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1446871592438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1446871592438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 22:46:32 2015 " "Processing started: Fri Nov 06 22:46:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1446871592438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1446871592438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1446871592438 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1446871592582 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1446871592606 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1446871592636 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1446871592636 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1446871592705 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1446871592714 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1446871593166 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1446871593166 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1446871593166 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1446871593166 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 4300 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1446871593170 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 4301 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1446871593170 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 4302 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1446871593170 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1446871593170 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "115 115 " "No exact pin location assignment(s) for 115 pins of 115 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name1 " "Pin pin_name1 not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { pin_name1 } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -576 696 872 -560 "pin_name1" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 241 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name2 " "Pin pin_name2 not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { pin_name2 } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -808 688 864 -792 "pin_name2" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 242 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name7 " "Pin pin_name7 not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { pin_name7 } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 1016 920 1096 1032 "pin_name7" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 243 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name8 " "Pin pin_name8 not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { pin_name8 } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 1320 944 1120 1336 "pin_name8" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 244 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ncvz " "Pin ncvz not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ncvz } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -192 848 1024 -176 "ncvz" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ncvz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 245 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rfwrite " "Pin rfwrite not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rfwrite } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -96 856 1032 -80 "rfwrite" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rfwrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 246 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[15\] " "Pin dataD\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[15] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 135 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[14\] " "Pin dataD\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[14] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 136 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[13\] " "Pin dataD\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[13] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 137 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[12\] " "Pin dataD\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[12] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 138 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[11\] " "Pin dataD\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[11] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 139 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[10\] " "Pin dataD\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[10] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 140 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[9\] " "Pin dataD\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[9] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 141 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[8\] " "Pin dataD\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[8] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 142 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[7\] " "Pin dataD\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[7] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 143 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[6\] " "Pin dataD\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[6] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 144 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[5\] " "Pin dataD\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[5] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 145 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[4\] " "Pin dataD\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[4] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 146 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[3\] " "Pin dataD\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[3] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 147 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[2\] " "Pin dataD\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[2] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 148 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[1\] " "Pin dataD\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[1] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 149 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataD\[0\] " "Pin dataD\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { dataD[0] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -704 704 880 -688 "dataD" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 150 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[15\] " "Pin rzout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[15] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 151 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[14\] " "Pin rzout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[14] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 152 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[13\] " "Pin rzout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[13] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 153 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[12\] " "Pin rzout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[12] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 154 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[11\] " "Pin rzout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[11] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 155 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[10\] " "Pin rzout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[10] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 156 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[9\] " "Pin rzout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[9] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 157 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[8\] " "Pin rzout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[8] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 158 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[7\] " "Pin rzout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[7] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 159 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[6\] " "Pin rzout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[6] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 160 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[5\] " "Pin rzout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[5] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 161 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[4\] " "Pin rzout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[4] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 162 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[3\] " "Pin rzout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[3] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 163 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[2\] " "Pin rzout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[2] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 164 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[1\] " "Pin rzout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[1] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 165 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rzout\[0\] " "Pin rzout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rzout[0] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -456 672 848 -440 "rzout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rzout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 166 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[15\] " "Pin aluout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[15] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 167 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[14\] " "Pin aluout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[14] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 168 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[13\] " "Pin aluout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[13] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 169 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[12\] " "Pin aluout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[12] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 170 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[11\] " "Pin aluout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[11] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 171 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[10\] " "Pin aluout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[10] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 172 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[9\] " "Pin aluout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[9] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 173 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[8\] " "Pin aluout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[8] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 174 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[7\] " "Pin aluout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[7] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 175 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[6\] " "Pin aluout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[6] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 176 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[5\] " "Pin aluout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[5] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 177 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[4\] " "Pin aluout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[4] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 178 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[3\] " "Pin aluout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[3] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 179 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[2\] " "Pin aluout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[2] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 180 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[1\] " "Pin aluout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[1] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 181 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluout\[0\] " "Pin aluout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluout[0] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 408 864 1040 424 "aluout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 182 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[19\] " "Pin irin\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[19] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 187 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[18\] " "Pin irin\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[18] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 188 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[17\] " "Pin irin\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[17] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 189 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[16\] " "Pin irin\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[16] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 190 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[15\] " "Pin irin\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[15] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 191 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluop\[1\] " "Pin aluop\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluop[1] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -240 840 1016 -224 "aluop" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluop[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 207 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluop\[0\] " "Pin aluop\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { aluop[0] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -240 840 1016 -224 "aluop" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluop[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 208 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b_select " "Pin b_select not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { b_select } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 24 856 1032 40 "b_select" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { b_select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 249 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[15\] " "Pin rbout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[15] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 209 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[14\] " "Pin rbout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[14] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 210 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[13\] " "Pin rbout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[13] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 211 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[12\] " "Pin rbout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[12] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 212 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[11\] " "Pin rbout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[11] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 213 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[10\] " "Pin rbout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[10] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 214 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[9\] " "Pin rbout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[9] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 215 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[8\] " "Pin rbout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[8] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 216 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[7\] " "Pin rbout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[7] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 217 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[6\] " "Pin rbout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[6] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 218 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[5\] " "Pin rbout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[5] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 219 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[4\] " "Pin rbout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[4] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 220 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[3\] " "Pin rbout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[3] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 221 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[2\] " "Pin rbout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[2] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 222 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[1\] " "Pin rbout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[1] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 223 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rbout\[0\] " "Pin rbout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { rbout[0] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -352 672 848 -336 "rbout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rbout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 224 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[15\] " "Pin raout\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[15] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 225 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[14\] " "Pin raout\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[14] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 226 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[13\] " "Pin raout\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[13] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 227 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[12\] " "Pin raout\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[12] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 228 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[11\] " "Pin raout\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[11] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 229 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[10\] " "Pin raout\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[10] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 230 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[9\] " "Pin raout\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[9] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 231 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[8\] " "Pin raout\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[8] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 232 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[7\] " "Pin raout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[7] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 233 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[6\] " "Pin raout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[6] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 234 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[5\] " "Pin raout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[5] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 235 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[4\] " "Pin raout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[4] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 236 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[3\] " "Pin raout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[3] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 237 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[2\] " "Pin raout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[2] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 238 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[1\] " "Pin raout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[1] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 239 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "raout\[0\] " "Pin raout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { raout[0] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { raout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 240 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "res " "Pin res not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { res } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 688 -144 24 704 "res" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { res } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 247 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { clk } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 624 -144 24 640 "clk" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 248 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[4\] " "Pin irin\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[4] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 202 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[5\] " "Pin irin\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[5] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 201 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[6\] " "Pin irin\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[6] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 200 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[7\] " "Pin irin\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[7] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 199 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[0\] " "Pin irin\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[0] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 206 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[1\] " "Pin irin\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[1] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 205 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[2\] " "Pin irin\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[2] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 204 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[3\] " "Pin irin\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[3] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 203 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[23\] " "Pin irin\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[23] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 183 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[22\] " "Pin irin\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[22] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 184 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[21\] " "Pin irin\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[21] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 185 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[20\] " "Pin irin\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[20] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 186 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[13\] " "Pin irin\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[13] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 193 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[12\] " "Pin irin\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[12] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 194 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[14\] " "Pin irin\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[14] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 192 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[11\] " "Pin irin\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[11] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 195 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[10\] " "Pin irin\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[10] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 196 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[8\] " "Pin irin\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[8] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 198 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irin\[9\] " "Pin irin\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { irin[9] } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 736 -144 24 752 "irin" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { irin[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 197 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1446871593214 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1446871593214 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project.sdc " "Synopsys Design Constraints File file not found: 'project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1446871593389 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1446871593389 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1446871593405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1446871593518 ""}  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { clk } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 624 -144 24 640 "clk" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 248 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1446871593518 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "res (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node res (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1446871593518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~0 " "Destination node ControlUnit:inst2\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~0" {  } { { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 3116 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1446871593518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~2 " "Destination node ControlUnit:inst2\|stage~2" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 1426 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1446871593518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~3 " "Destination node ControlUnit:inst2\|stage~3" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 1427 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1446871593518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~4 " "Destination node ControlUnit:inst2\|stage~4" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 1428 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1446871593518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~5 " "Destination node ControlUnit:inst2\|stage~5" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 1429 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1446871593518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~6 " "Destination node ControlUnit:inst2\|stage~6" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 1430 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1446871593518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~7 " "Destination node ControlUnit:inst2\|stage~7" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 1431 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1446871593518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~8 " "Destination node ControlUnit:inst2\|stage~8" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 1432 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1446871593518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~9 " "Destination node ControlUnit:inst2\|stage~9" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 1433 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1446871593518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:inst2\|stage~10 " "Destination node ControlUnit:inst2\|stage~10" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 40 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlUnit:inst2|stage~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 1434 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1446871593518 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1446871593518 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1446871593518 ""}  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { res } } } { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 688 -144 24 704 "res" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { res } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/github/csce230/" { { 0 { 0 ""} 0 247 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1446871593518 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1446871593691 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1446871593692 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1446871593692 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1 1446871593694 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1 1446871593696 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1 1446871593697 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1 1446871593765 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1446871593766 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1446871593766 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "113 unused 3.3V 24 89 0 " "Number of I/O pins in group: 113 (unused VREF, 3.3V VCCIO, 24 input, 89 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1446871593767 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1446871593767 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1446871593767 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1446871593768 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1446871593768 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1446871593768 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1446871593768 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1446871593768 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1446871593768 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1446871593768 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1446871593768 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1446871593768 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1446871593768 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1446871593807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1446871594627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1446871595313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1446871595321 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1446871599522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1446871599522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1446871599928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "D:/github/csce230/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1446871601191 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1446871601191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1446871604417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1446871604419 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1446871604419 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1446871604454 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "89 " "Found 89 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name1 0 " "Pin \"pin_name1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name2 0 " "Pin \"pin_name2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name7 0 " "Pin \"pin_name7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name8 0 " "Pin \"pin_name8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ncvz 0 " "Pin \"ncvz\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rfwrite 0 " "Pin \"rfwrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[15\] 0 " "Pin \"dataD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[14\] 0 " "Pin \"dataD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[13\] 0 " "Pin \"dataD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[12\] 0 " "Pin \"dataD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[11\] 0 " "Pin \"dataD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[10\] 0 " "Pin \"dataD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[9\] 0 " "Pin \"dataD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[8\] 0 " "Pin \"dataD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[7\] 0 " "Pin \"dataD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[6\] 0 " "Pin \"dataD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[5\] 0 " "Pin \"dataD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[4\] 0 " "Pin \"dataD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[3\] 0 " "Pin \"dataD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[2\] 0 " "Pin \"dataD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[1\] 0 " "Pin \"dataD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataD\[0\] 0 " "Pin \"dataD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[15\] 0 " "Pin \"rzout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[14\] 0 " "Pin \"rzout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[13\] 0 " "Pin \"rzout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[12\] 0 " "Pin \"rzout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[11\] 0 " "Pin \"rzout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[10\] 0 " "Pin \"rzout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[9\] 0 " "Pin \"rzout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[8\] 0 " "Pin \"rzout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[7\] 0 " "Pin \"rzout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[6\] 0 " "Pin \"rzout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[5\] 0 " "Pin \"rzout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[4\] 0 " "Pin \"rzout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[3\] 0 " "Pin \"rzout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[2\] 0 " "Pin \"rzout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[1\] 0 " "Pin \"rzout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rzout\[0\] 0 " "Pin \"rzout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[15\] 0 " "Pin \"aluout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[14\] 0 " "Pin \"aluout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[13\] 0 " "Pin \"aluout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[12\] 0 " "Pin \"aluout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[11\] 0 " "Pin \"aluout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[10\] 0 " "Pin \"aluout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[9\] 0 " "Pin \"aluout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[8\] 0 " "Pin \"aluout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[7\] 0 " "Pin \"aluout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[6\] 0 " "Pin \"aluout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[5\] 0 " "Pin \"aluout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[4\] 0 " "Pin \"aluout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[3\] 0 " "Pin \"aluout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[2\] 0 " "Pin \"aluout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[1\] 0 " "Pin \"aluout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluout\[0\] 0 " "Pin \"aluout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluop\[1\] 0 " "Pin \"aluop\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluop\[0\] 0 " "Pin \"aluop\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b_select 0 " "Pin \"b_select\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[15\] 0 " "Pin \"rbout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[14\] 0 " "Pin \"rbout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[13\] 0 " "Pin \"rbout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[12\] 0 " "Pin \"rbout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[11\] 0 " "Pin \"rbout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[10\] 0 " "Pin \"rbout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[9\] 0 " "Pin \"rbout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[8\] 0 " "Pin \"rbout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[7\] 0 " "Pin \"rbout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[6\] 0 " "Pin \"rbout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[5\] 0 " "Pin \"rbout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[4\] 0 " "Pin \"rbout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[3\] 0 " "Pin \"rbout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[2\] 0 " "Pin \"rbout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[1\] 0 " "Pin \"rbout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rbout\[0\] 0 " "Pin \"rbout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[15\] 0 " "Pin \"raout\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[14\] 0 " "Pin \"raout\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[13\] 0 " "Pin \"raout\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[12\] 0 " "Pin \"raout\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[11\] 0 " "Pin \"raout\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[10\] 0 " "Pin \"raout\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[9\] 0 " "Pin \"raout\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[8\] 0 " "Pin \"raout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[7\] 0 " "Pin \"raout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[6\] 0 " "Pin \"raout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[5\] 0 " "Pin \"raout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[4\] 0 " "Pin \"raout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[3\] 0 " "Pin \"raout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[2\] 0 " "Pin \"raout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[1\] 0 " "Pin \"raout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "raout\[0\] 0 " "Pin \"raout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1446871604505 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1446871604505 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1446871605026 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1446871605116 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1446871605669 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1446871605938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1446871606466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 22:46:46 2015 " "Processing ended: Fri Nov 06 22:46:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1446871606466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1446871606466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1446871606466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1446871606466 ""}
