var g_data = {"4":{"st":"inst","pa":0,"n":"/majority_n_bit_tb/uut","l":"Verilog","sn":1,"du":{"n":"work.majority_n_bit","s":2,"b":1},"bc":[{"n":"majority_n_bit_tb","s":3,"b":1},{"n":"uut","s":4,"z":1}],"loc":{"cp":87.50,"data":{"s":[5,5],"fe":[1,1],"t":[16,10]}}},"3":{"st":"inst","pa":0,"n":"/majority_n_bit_tb","l":"Verilog","sn":1,"du":{"n":"work.majority_n_bit_tb","s":1,"b":1},"bc":[{"n":"majority_n_bit_tb","s":3,"z":1}],"children":[{"n":"uut","id":4,"zf":1,"tc":87.50,"s":100.00,"fe":100.00,"t":62.50}],"rec":{"cp":86.11,"data":{"s":[18,18],"fe":[1,1],"t":[24,14]}},"loc":{"cp":75.00,"data":{"s":[13,13],"t":[10,5]}}},"2":{"st":"du","pa":0,"n":"work.majority_n_bit","l":"Verilog","sn":2,"one_inst":4,"loc":{"cp":87.50,"data":{"s":[5,5],"fe":[1,1],"t":[16,10]}}},"1":{"st":"du","pa":0,"n":"work.majority_n_bit_tb","l":"Verilog","sn":1,"one_inst":3,"loc":{"cp":75.00,"data":{"s":[13,13],"t":[10,5]}}}};
processSummaryData(g_data);