<html>
  <body>
    <h1>Robin</h1>
    <h2>A risc cpu in verilog targeted at the iCEbreaker board.</h2>
    <p>These pages document the various aspects of the CPU implementation.
    <p>Ongoing work is documented in the <a href="https://github.com/varkenvarken/robin/wiki">Wiki</a>
    and the <a href="https://fpga.michelanders.nl/">Blog</a>
    <ul>
    <li><a href="Isa_alu_opcodes.html">Instruction Set Architecture: ALU operations</a></li>
    <li><a href="Isa_design_decisions.html">Instruction Set Achitecture: design decisions</a></li>
    <li><a href="Isa_fields_special_registers.html">Instruction Set Architecture: fields and special registers</a></li>
    <li><a href="Execution_fetching_two_bytes.html">Fetch-Decode-Exec: fetching two bytes</a></li>
    <li><a href="Execution_decoding_signals.html">Fetch-Decode-Exec: decoding signals</a></li>
    <li><a href="Execution_execution.html">Fetch-Decode-Exec: execution</a></li>
    <li><a href="Execution_pipelining.html">Fetch-Decode-Exec: the beginning of a pipeline</a></li>
    <li><a href="Execution_reading_vs_writing.html">Fetch-Decode-Exec: why writing is faster than reading</a></li>
    <li><a href="Alu_design.html">ALU: Which operations to implement</a></li>
    <li><a href="Alu_combinatorial.html">ALU: A fully combinatorial implementation</a></li>
    <li><a href="Alu_dsps.html">ALU: the role of DSPs</a></li>
    <li><a href="Alu_shifts_multiplications.html">ALU: implementing shifts with multiplications</a></li>
    <li><a href="Divider_algorithm.html">A divider: the algorithm</a></li>
    <li><a href="Divider_implementation.html">A divider: a multicycle implementation</a></li>
    <li><a href="Varia_conditional_verilog.html">Odds and ends: conditional Verilog</a></li>
    <li><a href="Varia_memory_mapped_io.html">Odds and ends: memory mapped io</a></li>
    <li><a href="Varia_speed.html">Odds and ends: clock cycles per instruction</a></li>
    <li><a href="Varia_mysteries.html">Odds and ends: mysteries</a></li>
    </ul>
  </body>
</html>
