<subsystem_definition>

    <ports>
        <in alias="b_st"    type="velma_core_cs_ve_body_msgs::Status"     side="bottom"   ipc="true" >
            <trigger min="0.0008" avg="0.001" max="0.002" />
        </in>
        <in alias="rh_st"   type="velma_core_cs_ve_hand_msgs::Status"     side="bottom"   ipc="true" />
        <in alias="lh_st"   type="velma_core_cs_ve_hand_msgs::Status"     side="bottom"   ipc="true" />
        <in alias="h_st"    type="velma_core_ve_head_re_head_msgs::Status"    side="bottom"   ipc="true"/>

        <out alias="b_cmd"  type="velma_core_cs_ve_body_msgs::Command"    side="bottom"   ipc="true"/>
        <out alias="rh_cmd" type="velma_core_cs_ve_hand_msgs::Command"    side="bottom"   ipc="true"/>
        <out alias="lh_cmd" type="velma_core_cs_ve_hand_msgs::Command"    side="bottom"   ipc="true"/>
        <out alias="h_cmd"  type="velma_core_ve_head_re_head_msgs::Command"    side="bottom"   ipc="true"/>

        <in alias="cmd"     type="velma_core_cs_task_cs_msgs::Command"    side="top"      ipc="true" />
        <out alias="st"     type="velma_core_cs_task_cs_msgs::Status"     side="top"      ipc="true"/>
    </ports>

    <errors>
        <err name="COMPONENT" />
        <err name="VE_BODY_SAFE" />
        <err name="VE_BODY_ST_INV" />
    </errors>

    <states>
        <state name="state_velma_core_cs_safe" />
        <state name="state_velma_core_cs_cart_imp" />
        <state name="state_velma_core_cs_jnt_imp" />
        <initial_state name="state_velma_core_cs_idle" />
    </states>

    <simulation use_ros_sim_clock="true" use_sim_clock="true" />

</subsystem_definition>
