// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "06/17/2020 03:49:33"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	count,
	Address,
	Bus_out,
	Mem_out,
	curr,
	on,
	sel,
	in,
	CLK,
	RESET,
	en,
	go,
	OE,
	WE,
	load,
	HLT,
	SUB);
output 	[3:0] count;
output 	[3:0] Address;
output 	[7:0] Bus_out;
output 	[7:0] Mem_out;
output 	[7:0] curr;
output 	on;
input 	[3:0] sel;
input 	[7:0] in;
input 	CLK;
input 	RESET;
input 	en;
input 	go;
input 	OE;
input 	WE;
input 	load;
input 	HLT;
input 	SUB;

// Design Ports Information
// count[0]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[1]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[2]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[3]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[0]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[1]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[2]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Address[3]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_out[0]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_out[1]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_out[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_out[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_out[4]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_out[5]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_out[6]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus_out[7]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Mem_out[0]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Mem_out[1]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Mem_out[2]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Mem_out[3]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Mem_out[4]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Mem_out[5]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Mem_out[6]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Mem_out[7]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// curr[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// curr[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// curr[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// curr[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// curr[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// curr[5]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// curr[6]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// curr[7]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// on	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[2]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[0]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[1]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[3]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HLT	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[4]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// load	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[5]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[6]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[7]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// go	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[2]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[3]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SUB	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \count[0]~output_o ;
wire \count[1]~output_o ;
wire \count[2]~output_o ;
wire \count[3]~output_o ;
wire \Address[0]~output_o ;
wire \Address[1]~output_o ;
wire \Address[2]~output_o ;
wire \Address[3]~output_o ;
wire \Bus_out[0]~output_o ;
wire \Bus_out[1]~output_o ;
wire \Bus_out[2]~output_o ;
wire \Bus_out[3]~output_o ;
wire \Bus_out[4]~output_o ;
wire \Bus_out[5]~output_o ;
wire \Bus_out[6]~output_o ;
wire \Bus_out[7]~output_o ;
wire \Mem_out[0]~output_o ;
wire \Mem_out[1]~output_o ;
wire \Mem_out[2]~output_o ;
wire \Mem_out[3]~output_o ;
wire \Mem_out[4]~output_o ;
wire \Mem_out[5]~output_o ;
wire \Mem_out[6]~output_o ;
wire \Mem_out[7]~output_o ;
wire \curr[0]~output_o ;
wire \curr[1]~output_o ;
wire \curr[2]~output_o ;
wire \curr[3]~output_o ;
wire \curr[4]~output_o ;
wire \curr[5]~output_o ;
wire \curr[6]~output_o ;
wire \curr[7]~output_o ;
wire \on~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \WE~input_o ;
wire \cnt[0]~16_combout ;
wire \go~input_o ;
wire \always1~0_combout ;
wire \cnt[0]~17 ;
wire \cnt[1]~18_combout ;
wire \cnt[1]~19 ;
wire \cnt[2]~20_combout ;
wire \cnt[2]~21 ;
wire \cnt[3]~22_combout ;
wire \cnt[3]~23 ;
wire \cnt[4]~24_combout ;
wire \cnt[4]~25 ;
wire \cnt[5]~26_combout ;
wire \cnt[5]~27 ;
wire \cnt[6]~28_combout ;
wire \cnt[6]~29 ;
wire \cnt[7]~30_combout ;
wire \cnt[7]~31 ;
wire \cnt[8]~32_combout ;
wire \cnt[8]~33 ;
wire \cnt[9]~34_combout ;
wire \cnt[9]~35 ;
wire \cnt[10]~36_combout ;
wire \cnt[10]~37 ;
wire \cnt[11]~38_combout ;
wire \cnt[11]~39 ;
wire \cnt[12]~40_combout ;
wire \cnt[12]~41 ;
wire \cnt[13]~42_combout ;
wire \cnt[13]~43 ;
wire \cnt[14]~44_combout ;
wire \cnt[14]~45 ;
wire \cnt[15]~46_combout ;
wire \go_db~2_combout ;
wire \go_db~0_combout ;
wire \go_db~1_combout ;
wire \go_db~3_combout ;
wire \go_db~4_combout ;
wire \go_db~5_combout ;
wire \go_db~q ;
wire \sel[0]~input_o ;
wire \sel[1]~input_o ;
wire \HLT~input_o ;
wire \load_PC~2_combout ;
wire \sel[3]~input_o ;
wire \sel[2]~input_o ;
wire \OE_ALU~2_combout ;
wire \load_PC~3_combout ;
wire \WE_PC~0_combout ;
wire \WE_PC~q ;
wire \load~input_o ;
wire \load_PC~5_combout ;
wire \load_PC~q ;
wire \ProgramCounter_1|always0~0_combout ;
wire \ProgramCounter_1|counter[0]~_wirecell_combout ;
wire \RESET~input_o ;
wire \rs_PC~0_combout ;
wire \rs_PC~1_combout ;
wire \rs_PC~q ;
wire \en~input_o ;
wire \en_PC~combout ;
wire \in[4]~input_o ;
wire \OE~input_o ;
wire \OE_Breg~q ;
wire \OE_ALU~3_combout ;
wire \OE_Breg~3_combout ;
wire \OE_Breg~2_combout ;
wire \OE_Acc~q ;
wire \OE_Acc~0_combout ;
wire \OE_Acc~1_combout ;
wire \Bus_data[4]~8_combout ;
wire \WE_Breg~q ;
wire \WE_Breg~0_combout ;
wire \Breg_in~5_combout ;
wire \load_Breg~q ;
wire \load_Breg~2_combout ;
wire \Breg_in[7]~1_combout ;
wire \rs_Breg~0_combout ;
wire \rs_Breg~q ;
wire \Breg_1|always1~0_combout ;
wire \OE_Breg~clkctrl_outclk ;
wire \OE_PC~q ;
wire \OE_PC~0_combout ;
wire \Bus_data[4]~9_combout ;
wire \OE_PC~clkctrl_outclk ;
wire \Bus_data~10_combout ;
wire \WE_Acc~q ;
wire \WE_Acc~0_combout ;
wire \Acc_in~5_combout ;
wire \load_Acc~2_combout ;
wire \load_Acc~q ;
wire \load_PC~4_combout ;
wire \Acc_in[7]~1_combout ;
wire \rs_Bus~0_combout ;
wire \rs_Acc~0_combout ;
wire \rs_Acc~q ;
wire \Accumulator_1|always1~0_combout ;
wire \OE_Acc~clkctrl_outclk ;
wire \Bus_data~11_combout ;
wire \OE_ALU~q ;
wire \OE_ALU~5_combout ;
wire \OE_ALU~4_combout ;
wire \OE_ALU~clkctrl_outclk ;
wire \SUB~input_o ;
wire \AddSubtract_1|Add0~4_combout ;
wire \in[3]~input_o ;
wire \WE_Mem~q ;
wire \OE_Mem~0_combout ;
wire \WE_Mem~0_combout ;
wire \Mem_in~5_combout ;
wire \Mem_in[2]~10_combout ;
wire \rs_Mem~q ;
wire \load_Mem~q ;
wire \Mem_1|always0~0_combout ;
wire \Mem_1|Memory.we_a~q ;
wire \Mem_1|Memory.we_a~clkctrl_outclk ;
wire \Mem_1|Memory~3_combout ;
wire \OE_Mem~1_combout ;
wire \OE_Mem~feeder_combout ;
wire \OE_Mem~q ;
wire \Mem_1|Mem_out[0]~0_combout ;
wire \Bus_data[0]~35_combout ;
wire \Bus_data[0]~36_combout ;
wire \Bus_data[0]~20_combout ;
wire \Bus_data[0]~21_combout ;
wire \Bus_data~24_combout ;
wire \Acc_in~4_combout ;
wire \Bus_data~32_combout ;
wire \in[2]~input_o ;
wire \Acc_in~3_combout ;
wire \Bus_data~29_combout ;
wire \in[1]~input_o ;
wire \Mem_in~3_combout ;
wire \Mem_1|Memory~1_combout ;
wire \Bus_data~26_combout ;
wire \Acc_in~2_combout ;
wire \in[0]~input_o ;
wire \Bus_data~22_combout ;
wire \Acc_in~0_combout ;
wire \AddSubtract_1|ALU_data[0]~9_cout ;
wire \AddSubtract_1|ALU_data[0]~10_combout ;
wire \Bus_data~23_combout ;
wire \Mem_in~2_combout ;
wire \Mem_1|Memory~0_combout ;
wire \Mem_1|Mem_out[0]~feeder_combout ;
wire \Bus_data~25_combout ;
wire \load_Bus~q ;
wire \rs_Bus~1_combout ;
wire \load_Bus~0_combout ;
wire \Bus_data[4]~12_combout ;
wire \Bus_data[4]~13_combout ;
wire \Breg_in~0_combout ;
wire \AddSubtract_1|Add0~0_combout ;
wire \AddSubtract_1|ALU_data[0]~11 ;
wire \AddSubtract_1|ALU_data[1]~12_combout ;
wire \Bus_data~27_combout ;
wire \Bus_data~28_combout ;
wire \Breg_in~2_combout ;
wire \AddSubtract_1|Add0~1_combout ;
wire \AddSubtract_1|ALU_data[1]~13 ;
wire \AddSubtract_1|ALU_data[2]~14_combout ;
wire \Bus_data~30_combout ;
wire \Mem_in~4_combout ;
wire \Mem_1|Memory~2_combout ;
wire \Mem_1|Mem_out[2]~feeder_combout ;
wire \Bus_data~31_combout ;
wire \Breg_in~3_combout ;
wire \AddSubtract_1|Add0~2_combout ;
wire \AddSubtract_1|ALU_data[2]~15 ;
wire \AddSubtract_1|ALU_data[3]~16_combout ;
wire \Bus_data~33_combout ;
wire \Bus_data~34_combout ;
wire \Breg_in~4_combout ;
wire \AddSubtract_1|Add0~3_combout ;
wire \AddSubtract_1|ALU_data[3]~17 ;
wire \AddSubtract_1|ALU_data[4]~18_combout ;
wire \Bus_data[4]~0_combout ;
wire \Mem_in~6_combout ;
wire \Mem_1|Memory~4_combout ;
wire \PC_in~0_combout ;
wire \PC_in[3]~1_combout ;
wire \ProgramCounter_1|counter[0]~0_combout ;
wire \ProgramCounter_1|Add0~0_combout ;
wire \in[5]~input_o ;
wire \Acc_in~6_combout ;
wire \Bus_data~14_combout ;
wire \Breg_in~6_combout ;
wire \Bus_data~15_combout ;
wire \AddSubtract_1|Add0~5_combout ;
wire \AddSubtract_1|ALU_data[4]~19 ;
wire \AddSubtract_1|ALU_data[5]~20_combout ;
wire \Bus_data[5]~1_combout ;
wire \Mem_in~7_combout ;
wire \Mem_1|Memory~5_combout ;
wire \Mem_1|Mem_out[5]~feeder_combout ;
wire \PC_in~2_combout ;
wire \ProgramCounter_1|counter[1]~1_combout ;
wire \ProgramCounter_1|Add0~1_combout ;
wire \in[6]~input_o ;
wire \Bus_data~16_combout ;
wire \Breg_in~7_combout ;
wire \Acc_in~7_combout ;
wire \Bus_data~17_combout ;
wire \AddSubtract_1|Add0~6_combout ;
wire \AddSubtract_1|ALU_data[5]~21 ;
wire \AddSubtract_1|ALU_data[6]~22_combout ;
wire \Bus_data[6]~2_combout ;
wire \Mem_in~8_combout ;
wire \Mem_1|Memory~6_combout ;
wire \Mem_1|Mem_out[6]~feeder_combout ;
wire \PC_in~3_combout ;
wire \ProgramCounter_1|counter[2]~2_combout ;
wire \ProgramCounter_1|Add0~2_combout ;
wire \in[7]~input_o ;
wire \Acc_in~8_combout ;
wire \Breg_in~8_combout ;
wire \AddSubtract_1|Add0~7_combout ;
wire \AddSubtract_1|ALU_data[6]~23 ;
wire \AddSubtract_1|ALU_data[7]~24_combout ;
wire \Bus_data~18_combout ;
wire \Bus_data~19_combout ;
wire \Bus_data[7]~3_combout ;
wire \Mem_in~9_combout ;
wire \Mem_1|Memory~7_combout ;
wire \Mem_1|Mem_out[7]~feeder_combout ;
wire \PC_in~4_combout ;
wire \ProgramCounter_1|counter[3]~3_combout ;
wire \Bus_1|Bus_out[0]~feeder_combout ;
wire \rs_Bus~2_combout ;
wire \rs_Bus~q ;
wire \Bus_1|Bus_out[1]~feeder_combout ;
wire \Bus_1|Bus_out[3]~feeder_combout ;
wire \Bus_1|Bus_out[4]~feeder_combout ;
wire \Bus_1|Bus_out[5]~feeder_combout ;
wire \Bus_1|Bus_out[6]~feeder_combout ;
wire \Bus_1|Bus_out[7]~feeder_combout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \Mux7~2_combout ;
wire \Mux7~3_combout ;
wire \Mux6~1_combout ;
wire \Mux6~2_combout ;
wire \Mux6~0_combout ;
wire \Mux6~3_combout ;
wire \Mux5~1_combout ;
wire \Mux5~2_combout ;
wire \Mux5~0_combout ;
wire \Mux5~3_combout ;
wire \Mux4~1_combout ;
wire \Mux4~2_combout ;
wire \Mux4~0_combout ;
wire \Mux4~3_combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \Mux3~0_combout ;
wire \Mux0~2_combout ;
wire \Mux3~1_combout ;
wire \Mux3~2_combout ;
wire \Mux3~3_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \Mux2~2_combout ;
wire \Mux2~3_combout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \Mux1~2_combout ;
wire \Mux1~3_combout ;
wire \Mux0~3_combout ;
wire \Mux0~4_combout ;
wire \Mux0~5_combout ;
wire \Mux0~6_combout ;
wire [3:0] \ProgramCounter_1|PC_out ;
wire [7:0] \Breg_1|Breg_out ;
wire [7:0] \AddSubtract_1|ALU_out ;
wire [7:0] Breg_in;
wire [3:0] \ProgramCounter_1|counter ;
wire [7:0] \Accumulator_1|Acc_out ;
wire [7:0] \Bus_1|Bus_out ;
wire [7:0] \Accumulator_1|Acc ;
wire [7:0] Acc_in;
wire [7:0] \AddSubtract_1|ALU_data ;
wire [15:0] cnt;
wire [7:0] \Breg_1|Breg ;
wire [3:0] PC_in;
wire [7:0] Bus_data;
wire [7:0] \Mem_1|Mem_out ;
wire [7:0] Mem_in;
wire [7:0] \Mem_1|Memory.data_a ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \count[0]~output (
	.i(\ProgramCounter_1|counter[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[0]~output .bus_hold = "false";
defparam \count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \count[1]~output (
	.i(\ProgramCounter_1|counter[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[1]~output .bus_hold = "false";
defparam \count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \count[2]~output (
	.i(\ProgramCounter_1|counter[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[2]~output .bus_hold = "false";
defparam \count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \count[3]~output (
	.i(\ProgramCounter_1|counter[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\count[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \count[3]~output .bus_hold = "false";
defparam \count[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \Address[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[0]~output .bus_hold = "false";
defparam \Address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Address[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[1]~output .bus_hold = "false";
defparam \Address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \Address[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[2]~output .bus_hold = "false";
defparam \Address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Address[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[3]~output .bus_hold = "false";
defparam \Address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \Bus_out[0]~output (
	.i(\Bus_1|Bus_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus_out[0]~output .bus_hold = "false";
defparam \Bus_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \Bus_out[1]~output (
	.i(\Bus_1|Bus_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus_out[1]~output .bus_hold = "false";
defparam \Bus_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \Bus_out[2]~output (
	.i(\Bus_1|Bus_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus_out[2]~output .bus_hold = "false";
defparam \Bus_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \Bus_out[3]~output (
	.i(\Bus_1|Bus_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus_out[3]~output .bus_hold = "false";
defparam \Bus_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \Bus_out[4]~output (
	.i(\Bus_1|Bus_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus_out[4]~output .bus_hold = "false";
defparam \Bus_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \Bus_out[5]~output (
	.i(\Bus_1|Bus_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus_out[5]~output .bus_hold = "false";
defparam \Bus_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \Bus_out[6]~output (
	.i(\Bus_1|Bus_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus_out[6]~output .bus_hold = "false";
defparam \Bus_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \Bus_out[7]~output (
	.i(\Bus_1|Bus_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus_out[7]~output .bus_hold = "false";
defparam \Bus_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \Mem_out[0]~output (
	.i(\Mem_1|Mem_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_out[0]~output .bus_hold = "false";
defparam \Mem_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \Mem_out[1]~output (
	.i(\Mem_1|Mem_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_out[1]~output .bus_hold = "false";
defparam \Mem_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \Mem_out[2]~output (
	.i(\Mem_1|Mem_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_out[2]~output .bus_hold = "false";
defparam \Mem_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Mem_out[3]~output (
	.i(\Mem_1|Mem_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_out[3]~output .bus_hold = "false";
defparam \Mem_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \Mem_out[4]~output (
	.i(\Mem_1|Mem_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_out[4]~output .bus_hold = "false";
defparam \Mem_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \Mem_out[5]~output (
	.i(\Mem_1|Mem_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_out[5]~output .bus_hold = "false";
defparam \Mem_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \Mem_out[6]~output (
	.i(\Mem_1|Mem_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_out[6]~output .bus_hold = "false";
defparam \Mem_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \Mem_out[7]~output (
	.i(\Mem_1|Mem_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Mem_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Mem_out[7]~output .bus_hold = "false";
defparam \Mem_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \curr[0]~output (
	.i(\Mux7~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\curr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \curr[0]~output .bus_hold = "false";
defparam \curr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \curr[1]~output (
	.i(\Mux6~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\curr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \curr[1]~output .bus_hold = "false";
defparam \curr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \curr[2]~output (
	.i(\Mux5~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\curr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \curr[2]~output .bus_hold = "false";
defparam \curr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \curr[3]~output (
	.i(\Mux4~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\curr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \curr[3]~output .bus_hold = "false";
defparam \curr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \curr[4]~output (
	.i(\Mux3~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\curr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \curr[4]~output .bus_hold = "false";
defparam \curr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \curr[5]~output (
	.i(\Mux2~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\curr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \curr[5]~output .bus_hold = "false";
defparam \curr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \curr[6]~output (
	.i(\Mux1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\curr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \curr[6]~output .bus_hold = "false";
defparam \curr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \curr[7]~output (
	.i(\Mux0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\curr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \curr[7]~output .bus_hold = "false";
defparam \curr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \on~output (
	.i(\en_PC~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\on~output_o ),
	.obar());
// synopsys translate_off
defparam \on~output .bus_hold = "false";
defparam \on~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N8
cycloneive_io_ibuf \WE~input (
	.i(WE),
	.ibar(gnd),
	.o(\WE~input_o ));
// synopsys translate_off
defparam \WE~input .bus_hold = "false";
defparam \WE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N0
cycloneive_lcell_comb \cnt[0]~16 (
// Equation(s):
// \cnt[0]~16_combout  = cnt[0] $ (VCC)
// \cnt[0]~17  = CARRY(cnt[0])

	.dataa(gnd),
	.datab(cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cnt[0]~16_combout ),
	.cout(\cnt[0]~17 ));
// synopsys translate_off
defparam \cnt[0]~16 .lut_mask = 16'h33CC;
defparam \cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N15
cycloneive_io_ibuf \go~input (
	.i(go),
	.ibar(gnd),
	.o(\go~input_o ));
// synopsys translate_off
defparam \go~input .bus_hold = "false";
defparam \go~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N24
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = \go_db~q  $ (\go~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\go_db~q ),
	.datad(\go~input_o ),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h0FF0;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y30_N1
dffeas \cnt[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cnt[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[0] .is_wysiwyg = "true";
defparam \cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N2
cycloneive_lcell_comb \cnt[1]~18 (
// Equation(s):
// \cnt[1]~18_combout  = (cnt[1] & (!\cnt[0]~17 )) # (!cnt[1] & ((\cnt[0]~17 ) # (GND)))
// \cnt[1]~19  = CARRY((!\cnt[0]~17 ) # (!cnt[1]))

	.dataa(gnd),
	.datab(cnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[0]~17 ),
	.combout(\cnt[1]~18_combout ),
	.cout(\cnt[1]~19 ));
// synopsys translate_off
defparam \cnt[1]~18 .lut_mask = 16'h3C3F;
defparam \cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y30_N3
dffeas \cnt[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cnt[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[1] .is_wysiwyg = "true";
defparam \cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N4
cycloneive_lcell_comb \cnt[2]~20 (
// Equation(s):
// \cnt[2]~20_combout  = (cnt[2] & (\cnt[1]~19  $ (GND))) # (!cnt[2] & (!\cnt[1]~19  & VCC))
// \cnt[2]~21  = CARRY((cnt[2] & !\cnt[1]~19 ))

	.dataa(gnd),
	.datab(cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[1]~19 ),
	.combout(\cnt[2]~20_combout ),
	.cout(\cnt[2]~21 ));
// synopsys translate_off
defparam \cnt[2]~20 .lut_mask = 16'hC30C;
defparam \cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y30_N5
dffeas \cnt[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cnt[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[2] .is_wysiwyg = "true";
defparam \cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N6
cycloneive_lcell_comb \cnt[3]~22 (
// Equation(s):
// \cnt[3]~22_combout  = (cnt[3] & (!\cnt[2]~21 )) # (!cnt[3] & ((\cnt[2]~21 ) # (GND)))
// \cnt[3]~23  = CARRY((!\cnt[2]~21 ) # (!cnt[3]))

	.dataa(cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[2]~21 ),
	.combout(\cnt[3]~22_combout ),
	.cout(\cnt[3]~23 ));
// synopsys translate_off
defparam \cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y30_N7
dffeas \cnt[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[3] .is_wysiwyg = "true";
defparam \cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N8
cycloneive_lcell_comb \cnt[4]~24 (
// Equation(s):
// \cnt[4]~24_combout  = (cnt[4] & (\cnt[3]~23  $ (GND))) # (!cnt[4] & (!\cnt[3]~23  & VCC))
// \cnt[4]~25  = CARRY((cnt[4] & !\cnt[3]~23 ))

	.dataa(gnd),
	.datab(cnt[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[3]~23 ),
	.combout(\cnt[4]~24_combout ),
	.cout(\cnt[4]~25 ));
// synopsys translate_off
defparam \cnt[4]~24 .lut_mask = 16'hC30C;
defparam \cnt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y30_N9
dffeas \cnt[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cnt[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[4] .is_wysiwyg = "true";
defparam \cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N10
cycloneive_lcell_comb \cnt[5]~26 (
// Equation(s):
// \cnt[5]~26_combout  = (cnt[5] & (!\cnt[4]~25 )) # (!cnt[5] & ((\cnt[4]~25 ) # (GND)))
// \cnt[5]~27  = CARRY((!\cnt[4]~25 ) # (!cnt[5]))

	.dataa(cnt[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[4]~25 ),
	.combout(\cnt[5]~26_combout ),
	.cout(\cnt[5]~27 ));
// synopsys translate_off
defparam \cnt[5]~26 .lut_mask = 16'h5A5F;
defparam \cnt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y30_N11
dffeas \cnt[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cnt[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[5] .is_wysiwyg = "true";
defparam \cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N12
cycloneive_lcell_comb \cnt[6]~28 (
// Equation(s):
// \cnt[6]~28_combout  = (cnt[6] & (\cnt[5]~27  $ (GND))) # (!cnt[6] & (!\cnt[5]~27  & VCC))
// \cnt[6]~29  = CARRY((cnt[6] & !\cnt[5]~27 ))

	.dataa(cnt[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[5]~27 ),
	.combout(\cnt[6]~28_combout ),
	.cout(\cnt[6]~29 ));
// synopsys translate_off
defparam \cnt[6]~28 .lut_mask = 16'hA50A;
defparam \cnt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y30_N13
dffeas \cnt[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cnt[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[6] .is_wysiwyg = "true";
defparam \cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N14
cycloneive_lcell_comb \cnt[7]~30 (
// Equation(s):
// \cnt[7]~30_combout  = (cnt[7] & (!\cnt[6]~29 )) # (!cnt[7] & ((\cnt[6]~29 ) # (GND)))
// \cnt[7]~31  = CARRY((!\cnt[6]~29 ) # (!cnt[7]))

	.dataa(gnd),
	.datab(cnt[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[6]~29 ),
	.combout(\cnt[7]~30_combout ),
	.cout(\cnt[7]~31 ));
// synopsys translate_off
defparam \cnt[7]~30 .lut_mask = 16'h3C3F;
defparam \cnt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y30_N15
dffeas \cnt[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cnt[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[7] .is_wysiwyg = "true";
defparam \cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N16
cycloneive_lcell_comb \cnt[8]~32 (
// Equation(s):
// \cnt[8]~32_combout  = (cnt[8] & (\cnt[7]~31  $ (GND))) # (!cnt[8] & (!\cnt[7]~31  & VCC))
// \cnt[8]~33  = CARRY((cnt[8] & !\cnt[7]~31 ))

	.dataa(gnd),
	.datab(cnt[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[7]~31 ),
	.combout(\cnt[8]~32_combout ),
	.cout(\cnt[8]~33 ));
// synopsys translate_off
defparam \cnt[8]~32 .lut_mask = 16'hC30C;
defparam \cnt[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y30_N17
dffeas \cnt[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cnt[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[8] .is_wysiwyg = "true";
defparam \cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N18
cycloneive_lcell_comb \cnt[9]~34 (
// Equation(s):
// \cnt[9]~34_combout  = (cnt[9] & (!\cnt[8]~33 )) # (!cnt[9] & ((\cnt[8]~33 ) # (GND)))
// \cnt[9]~35  = CARRY((!\cnt[8]~33 ) # (!cnt[9]))

	.dataa(gnd),
	.datab(cnt[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[8]~33 ),
	.combout(\cnt[9]~34_combout ),
	.cout(\cnt[9]~35 ));
// synopsys translate_off
defparam \cnt[9]~34 .lut_mask = 16'h3C3F;
defparam \cnt[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y30_N19
dffeas \cnt[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cnt[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[9] .is_wysiwyg = "true";
defparam \cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N20
cycloneive_lcell_comb \cnt[10]~36 (
// Equation(s):
// \cnt[10]~36_combout  = (cnt[10] & (\cnt[9]~35  $ (GND))) # (!cnt[10] & (!\cnt[9]~35  & VCC))
// \cnt[10]~37  = CARRY((cnt[10] & !\cnt[9]~35 ))

	.dataa(gnd),
	.datab(cnt[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[9]~35 ),
	.combout(\cnt[10]~36_combout ),
	.cout(\cnt[10]~37 ));
// synopsys translate_off
defparam \cnt[10]~36 .lut_mask = 16'hC30C;
defparam \cnt[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y30_N21
dffeas \cnt[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cnt[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[10] .is_wysiwyg = "true";
defparam \cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N22
cycloneive_lcell_comb \cnt[11]~38 (
// Equation(s):
// \cnt[11]~38_combout  = (cnt[11] & (!\cnt[10]~37 )) # (!cnt[11] & ((\cnt[10]~37 ) # (GND)))
// \cnt[11]~39  = CARRY((!\cnt[10]~37 ) # (!cnt[11]))

	.dataa(cnt[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[10]~37 ),
	.combout(\cnt[11]~38_combout ),
	.cout(\cnt[11]~39 ));
// synopsys translate_off
defparam \cnt[11]~38 .lut_mask = 16'h5A5F;
defparam \cnt[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y30_N23
dffeas \cnt[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cnt[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[11] .is_wysiwyg = "true";
defparam \cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N24
cycloneive_lcell_comb \cnt[12]~40 (
// Equation(s):
// \cnt[12]~40_combout  = (cnt[12] & (\cnt[11]~39  $ (GND))) # (!cnt[12] & (!\cnt[11]~39  & VCC))
// \cnt[12]~41  = CARRY((cnt[12] & !\cnt[11]~39 ))

	.dataa(gnd),
	.datab(cnt[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[11]~39 ),
	.combout(\cnt[12]~40_combout ),
	.cout(\cnt[12]~41 ));
// synopsys translate_off
defparam \cnt[12]~40 .lut_mask = 16'hC30C;
defparam \cnt[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y30_N25
dffeas \cnt[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cnt[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[12] .is_wysiwyg = "true";
defparam \cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N26
cycloneive_lcell_comb \cnt[13]~42 (
// Equation(s):
// \cnt[13]~42_combout  = (cnt[13] & (!\cnt[12]~41 )) # (!cnt[13] & ((\cnt[12]~41 ) # (GND)))
// \cnt[13]~43  = CARRY((!\cnt[12]~41 ) # (!cnt[13]))

	.dataa(cnt[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[12]~41 ),
	.combout(\cnt[13]~42_combout ),
	.cout(\cnt[13]~43 ));
// synopsys translate_off
defparam \cnt[13]~42 .lut_mask = 16'h5A5F;
defparam \cnt[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y30_N27
dffeas \cnt[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cnt[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[13] .is_wysiwyg = "true";
defparam \cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N28
cycloneive_lcell_comb \cnt[14]~44 (
// Equation(s):
// \cnt[14]~44_combout  = (cnt[14] & (\cnt[13]~43  $ (GND))) # (!cnt[14] & (!\cnt[13]~43  & VCC))
// \cnt[14]~45  = CARRY((cnt[14] & !\cnt[13]~43 ))

	.dataa(gnd),
	.datab(cnt[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[13]~43 ),
	.combout(\cnt[14]~44_combout ),
	.cout(\cnt[14]~45 ));
// synopsys translate_off
defparam \cnt[14]~44 .lut_mask = 16'hC30C;
defparam \cnt[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y30_N29
dffeas \cnt[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cnt[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[14] .is_wysiwyg = "true";
defparam \cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N30
cycloneive_lcell_comb \cnt[15]~46 (
// Equation(s):
// \cnt[15]~46_combout  = cnt[15] $ (\cnt[14]~45 )

	.dataa(cnt[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cnt[14]~45 ),
	.combout(\cnt[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[15]~46 .lut_mask = 16'h5A5A;
defparam \cnt[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y30_N31
dffeas \cnt[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cnt[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[15] .is_wysiwyg = "true";
defparam \cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N12
cycloneive_lcell_comb \go_db~2 (
// Equation(s):
// \go_db~2_combout  = (cnt[8] & (cnt[7] & (cnt[9] & cnt[6])))

	.dataa(cnt[8]),
	.datab(cnt[7]),
	.datac(cnt[9]),
	.datad(cnt[6]),
	.cin(gnd),
	.combout(\go_db~2_combout ),
	.cout());
// synopsys translate_off
defparam \go_db~2 .lut_mask = 16'h8000;
defparam \go_db~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N28
cycloneive_lcell_comb \go_db~0 (
// Equation(s):
// \go_db~0_combout  = (cnt[4] & (cnt[5] & (cnt[2] & cnt[3])))

	.dataa(cnt[4]),
	.datab(cnt[5]),
	.datac(cnt[2]),
	.datad(cnt[3]),
	.cin(gnd),
	.combout(\go_db~0_combout ),
	.cout());
// synopsys translate_off
defparam \go_db~0 .lut_mask = 16'h8000;
defparam \go_db~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N30
cycloneive_lcell_comb \go_db~1 (
// Equation(s):
// \go_db~1_combout  = (cnt[0] & (\go_db~0_combout  & (cnt[1] & !\always1~0_combout )))

	.dataa(cnt[0]),
	.datab(\go_db~0_combout ),
	.datac(cnt[1]),
	.datad(\always1~0_combout ),
	.cin(gnd),
	.combout(\go_db~1_combout ),
	.cout());
// synopsys translate_off
defparam \go_db~1 .lut_mask = 16'h0080;
defparam \go_db~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N26
cycloneive_lcell_comb \go_db~3 (
// Equation(s):
// \go_db~3_combout  = (cnt[11] & (cnt[10] & (cnt[13] & cnt[12])))

	.dataa(cnt[11]),
	.datab(cnt[10]),
	.datac(cnt[13]),
	.datad(cnt[12]),
	.cin(gnd),
	.combout(\go_db~3_combout ),
	.cout());
// synopsys translate_off
defparam \go_db~3 .lut_mask = 16'h8000;
defparam \go_db~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y30_N18
cycloneive_lcell_comb \go_db~4 (
// Equation(s):
// \go_db~4_combout  = (\go_db~2_combout  & (\go_db~1_combout  & \go_db~3_combout ))

	.dataa(\go_db~2_combout ),
	.datab(gnd),
	.datac(\go_db~1_combout ),
	.datad(\go_db~3_combout ),
	.cin(gnd),
	.combout(\go_db~4_combout ),
	.cout());
// synopsys translate_off
defparam \go_db~4 .lut_mask = 16'hA000;
defparam \go_db~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N0
cycloneive_lcell_comb \go_db~5 (
// Equation(s):
// \go_db~5_combout  = \go_db~q  $ (((cnt[14] & (cnt[15] & \go_db~4_combout ))))

	.dataa(cnt[14]),
	.datab(cnt[15]),
	.datac(\go_db~q ),
	.datad(\go_db~4_combout ),
	.cin(gnd),
	.combout(\go_db~5_combout ),
	.cout());
// synopsys translate_off
defparam \go_db~5 .lut_mask = 16'h78F0;
defparam \go_db~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N1
dffeas go_db(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\go_db~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\go_db~q ),
	.prn(vcc));
// synopsys translate_off
defparam go_db.is_wysiwyg = "true";
defparam go_db.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y34_N1
cycloneive_io_ibuf \sel[0]~input (
	.i(sel[0]),
	.ibar(gnd),
	.o(\sel[0]~input_o ));
// synopsys translate_off
defparam \sel[0]~input .bus_hold = "false";
defparam \sel[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N8
cycloneive_io_ibuf \sel[1]~input (
	.i(sel[1]),
	.ibar(gnd),
	.o(\sel[1]~input_o ));
// synopsys translate_off
defparam \sel[1]~input .bus_hold = "false";
defparam \sel[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N15
cycloneive_io_ibuf \HLT~input (
	.i(HLT),
	.ibar(gnd),
	.o(\HLT~input_o ));
// synopsys translate_off
defparam \HLT~input .bus_hold = "false";
defparam \HLT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N14
cycloneive_lcell_comb \load_PC~2 (
// Equation(s):
// \load_PC~2_combout  = (\HLT~input_o  & !\go_db~q )

	.dataa(\HLT~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\go_db~q ),
	.cin(gnd),
	.combout(\load_PC~2_combout ),
	.cout());
// synopsys translate_off
defparam \load_PC~2 .lut_mask = 16'h00AA;
defparam \load_PC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N15
cycloneive_io_ibuf \sel[3]~input (
	.i(sel[3]),
	.ibar(gnd),
	.o(\sel[3]~input_o ));
// synopsys translate_off
defparam \sel[3]~input .bus_hold = "false";
defparam \sel[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N22
cycloneive_io_ibuf \sel[2]~input (
	.i(sel[2]),
	.ibar(gnd),
	.o(\sel[2]~input_o ));
// synopsys translate_off
defparam \sel[2]~input .bus_hold = "false";
defparam \sel[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N28
cycloneive_lcell_comb \OE_ALU~2 (
// Equation(s):
// \OE_ALU~2_combout  = (!\sel[3]~input_o  & (!\sel[2]~input_o  & \go_db~q ))

	.dataa(\sel[3]~input_o ),
	.datab(\sel[2]~input_o ),
	.datac(gnd),
	.datad(\go_db~q ),
	.cin(gnd),
	.combout(\OE_ALU~2_combout ),
	.cout());
// synopsys translate_off
defparam \OE_ALU~2 .lut_mask = 16'h1100;
defparam \OE_ALU~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N20
cycloneive_lcell_comb \load_PC~3 (
// Equation(s):
// \load_PC~3_combout  = (\load_PC~2_combout ) # ((!\sel[0]~input_o  & (!\sel[1]~input_o  & \OE_ALU~2_combout )))

	.dataa(\sel[0]~input_o ),
	.datab(\sel[1]~input_o ),
	.datac(\load_PC~2_combout ),
	.datad(\OE_ALU~2_combout ),
	.cin(gnd),
	.combout(\load_PC~3_combout ),
	.cout());
// synopsys translate_off
defparam \load_PC~3 .lut_mask = 16'hF1F0;
defparam \load_PC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N28
cycloneive_lcell_comb \WE_PC~0 (
// Equation(s):
// \WE_PC~0_combout  = (\load_PC~3_combout  & (\WE~input_o  & (\go_db~q ))) # (!\load_PC~3_combout  & (((\WE_PC~q ))))

	.dataa(\WE~input_o ),
	.datab(\go_db~q ),
	.datac(\WE_PC~q ),
	.datad(\load_PC~3_combout ),
	.cin(gnd),
	.combout(\WE_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \WE_PC~0 .lut_mask = 16'h88F0;
defparam \WE_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N29
dffeas WE_PC(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\WE_PC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\WE_PC~q ),
	.prn(vcc));
// synopsys translate_off
defparam WE_PC.is_wysiwyg = "true";
defparam WE_PC.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N22
cycloneive_io_ibuf \load~input (
	.i(load),
	.ibar(gnd),
	.o(\load~input_o ));
// synopsys translate_off
defparam \load~input .bus_hold = "false";
defparam \load~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N18
cycloneive_lcell_comb \load_PC~5 (
// Equation(s):
// \load_PC~5_combout  = (\load_PC~3_combout  & (\go_db~q  & ((\load~input_o )))) # (!\load_PC~3_combout  & (((\load_PC~q ))))

	.dataa(\load_PC~3_combout ),
	.datab(\go_db~q ),
	.datac(\load_PC~q ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\load_PC~5_combout ),
	.cout());
// synopsys translate_off
defparam \load_PC~5 .lut_mask = 16'hD850;
defparam \load_PC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N19
dffeas load_PC(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\load_PC~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\load_PC~q ),
	.prn(vcc));
// synopsys translate_off
defparam load_PC.is_wysiwyg = "true";
defparam load_PC.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N22
cycloneive_lcell_comb \ProgramCounter_1|always0~0 (
// Equation(s):
// \ProgramCounter_1|always0~0_combout  = (\WE_PC~q ) # (\load_PC~q )

	.dataa(gnd),
	.datab(\WE_PC~q ),
	.datac(gnd),
	.datad(\load_PC~q ),
	.cin(gnd),
	.combout(\ProgramCounter_1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter_1|always0~0 .lut_mask = 16'hFFCC;
defparam \ProgramCounter_1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N24
cycloneive_lcell_comb \ProgramCounter_1|counter[0]~_wirecell (
// Equation(s):
// \ProgramCounter_1|counter[0]~_wirecell_combout  = !\ProgramCounter_1|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter_1|counter [0]),
	.cin(gnd),
	.combout(\ProgramCounter_1|counter[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter_1|counter[0]~_wirecell .lut_mask = 16'h00FF;
defparam \ProgramCounter_1|counter[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N22
cycloneive_io_ibuf \RESET~input (
	.i(RESET),
	.ibar(gnd),
	.o(\RESET~input_o ));
// synopsys translate_off
defparam \RESET~input .bus_hold = "false";
defparam \RESET~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N28
cycloneive_lcell_comb \rs_PC~0 (
// Equation(s):
// \rs_PC~0_combout  = (\go_db~q  & (!\sel[0]~input_o  & (!\sel[2]~input_o  & !\sel[3]~input_o )))

	.dataa(\go_db~q ),
	.datab(\sel[0]~input_o ),
	.datac(\sel[2]~input_o ),
	.datad(\sel[3]~input_o ),
	.cin(gnd),
	.combout(\rs_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \rs_PC~0 .lut_mask = 16'h0002;
defparam \rs_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N20
cycloneive_lcell_comb \rs_PC~1 (
// Equation(s):
// \rs_PC~1_combout  = (\rs_PC~0_combout  & ((\sel[1]~input_o  & ((\rs_PC~q ))) # (!\sel[1]~input_o  & (\RESET~input_o )))) # (!\rs_PC~0_combout  & (((\rs_PC~q ))))

	.dataa(\RESET~input_o ),
	.datab(\rs_PC~0_combout ),
	.datac(\rs_PC~q ),
	.datad(\sel[1]~input_o ),
	.cin(gnd),
	.combout(\rs_PC~1_combout ),
	.cout());
// synopsys translate_off
defparam \rs_PC~1 .lut_mask = 16'hF0B8;
defparam \rs_PC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N21
dffeas rs_PC(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\rs_PC~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_PC~q ),
	.prn(vcc));
// synopsys translate_off
defparam rs_PC.is_wysiwyg = "true";
defparam rs_PC.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N22
cycloneive_io_ibuf \en~input (
	.i(en),
	.ibar(gnd),
	.o(\en~input_o ));
// synopsys translate_off
defparam \en~input .bus_hold = "false";
defparam \en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N20
cycloneive_lcell_comb en_PC(
// Equation(s):
// \en_PC~combout  = (\en~input_o  & !\HLT~input_o )

	.dataa(\en~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\HLT~input_o ),
	.cin(gnd),
	.combout(\en_PC~combout ),
	.cout());
// synopsys translate_off
defparam en_PC.lut_mask = 16'h00AA;
defparam en_PC.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N13
dffeas \ProgramCounter_1|counter[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ProgramCounter_1|counter[0]~0_combout ),
	.asdata(\ProgramCounter_1|counter[0]~_wirecell_combout ),
	.clrn(!\rs_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\en_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter_1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter_1|counter[0] .is_wysiwyg = "true";
defparam \ProgramCounter_1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N1
cycloneive_io_ibuf \in[4]~input (
	.i(in[4]),
	.ibar(gnd),
	.o(\in[4]~input_o ));
// synopsys translate_off
defparam \in[4]~input .bus_hold = "false";
defparam \in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N1
cycloneive_io_ibuf \OE~input (
	.i(OE),
	.ibar(gnd),
	.o(\OE~input_o ));
// synopsys translate_off
defparam \OE~input .bus_hold = "false";
defparam \OE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y30_N23
dffeas OE_Breg(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\OE_Breg~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OE_Breg~q ),
	.prn(vcc));
// synopsys translate_off
defparam OE_Breg.is_wysiwyg = "true";
defparam OE_Breg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N16
cycloneive_lcell_comb \OE_ALU~3 (
// Equation(s):
// \OE_ALU~3_combout  = (!\sel[2]~input_o  & (\sel[1]~input_o  & (!\sel[3]~input_o  & \go_db~q )))

	.dataa(\sel[2]~input_o ),
	.datab(\sel[1]~input_o ),
	.datac(\sel[3]~input_o ),
	.datad(\go_db~q ),
	.cin(gnd),
	.combout(\OE_ALU~3_combout ),
	.cout());
// synopsys translate_off
defparam \OE_ALU~3 .lut_mask = 16'h0400;
defparam \OE_ALU~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N10
cycloneive_lcell_comb \OE_Breg~3 (
// Equation(s):
// \OE_Breg~3_combout  = (\HLT~input_o  & (((!\sel[0]~input_o  & \OE_ALU~3_combout )) # (!\go_db~q ))) # (!\HLT~input_o  & (((!\sel[0]~input_o  & \OE_ALU~3_combout ))))

	.dataa(\HLT~input_o ),
	.datab(\go_db~q ),
	.datac(\sel[0]~input_o ),
	.datad(\OE_ALU~3_combout ),
	.cin(gnd),
	.combout(\OE_Breg~3_combout ),
	.cout());
// synopsys translate_off
defparam \OE_Breg~3 .lut_mask = 16'h2F22;
defparam \OE_Breg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N2
cycloneive_lcell_comb \OE_Breg~2 (
// Equation(s):
// \OE_Breg~2_combout  = (\OE_Breg~3_combout  & (\OE~input_o  & (\go_db~q ))) # (!\OE_Breg~3_combout  & (((\OE_Breg~q ))))

	.dataa(\OE~input_o ),
	.datab(\go_db~q ),
	.datac(\OE_Breg~q ),
	.datad(\OE_Breg~3_combout ),
	.cin(gnd),
	.combout(\OE_Breg~2_combout ),
	.cout());
// synopsys translate_off
defparam \OE_Breg~2 .lut_mask = 16'h88F0;
defparam \OE_Breg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N29
dffeas OE_Acc(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\OE_Acc~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OE_Acc~q ),
	.prn(vcc));
// synopsys translate_off
defparam OE_Acc.is_wysiwyg = "true";
defparam OE_Acc.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N30
cycloneive_lcell_comb \OE_Acc~0 (
// Equation(s):
// \OE_Acc~0_combout  = (\load_PC~2_combout ) # ((\sel[0]~input_o  & (!\sel[1]~input_o  & \OE_ALU~2_combout )))

	.dataa(\sel[0]~input_o ),
	.datab(\sel[1]~input_o ),
	.datac(\load_PC~2_combout ),
	.datad(\OE_ALU~2_combout ),
	.cin(gnd),
	.combout(\OE_Acc~0_combout ),
	.cout());
// synopsys translate_off
defparam \OE_Acc~0 .lut_mask = 16'hF2F0;
defparam \OE_Acc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N24
cycloneive_lcell_comb \OE_Acc~1 (
// Equation(s):
// \OE_Acc~1_combout  = (\OE_Acc~0_combout  & (((\OE~input_o  & \go_db~q )))) # (!\OE_Acc~0_combout  & (\OE_Acc~q ))

	.dataa(\OE_Acc~q ),
	.datab(\OE~input_o ),
	.datac(\OE_Acc~0_combout ),
	.datad(\go_db~q ),
	.cin(gnd),
	.combout(\OE_Acc~1_combout ),
	.cout());
// synopsys translate_off
defparam \OE_Acc~1 .lut_mask = 16'hCA0A;
defparam \OE_Acc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N4
cycloneive_lcell_comb \Bus_data[4]~8 (
// Equation(s):
// \Bus_data[4]~8_combout  = (!\OE_Breg~2_combout  & !\OE_Acc~1_combout )

	.dataa(\OE_Breg~2_combout ),
	.datab(\OE_Acc~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bus_data[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data[4]~8 .lut_mask = 16'h1111;
defparam \Bus_data[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N11
dffeas WE_Breg(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\WE_Breg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\WE_Breg~q ),
	.prn(vcc));
// synopsys translate_off
defparam WE_Breg.is_wysiwyg = "true";
defparam WE_Breg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N10
cycloneive_lcell_comb \WE_Breg~0 (
// Equation(s):
// \WE_Breg~0_combout  = (\OE_Breg~3_combout  & (\WE~input_o  & (\go_db~q ))) # (!\OE_Breg~3_combout  & (((\WE_Breg~q ))))

	.dataa(\WE~input_o ),
	.datab(\go_db~q ),
	.datac(\WE_Breg~q ),
	.datad(\OE_Breg~3_combout ),
	.cin(gnd),
	.combout(\WE_Breg~0_combout ),
	.cout());
// synopsys translate_off
defparam \WE_Breg~0 .lut_mask = 16'h88F0;
defparam \WE_Breg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y32_N24
cycloneive_lcell_comb \Breg_in~5 (
// Equation(s):
// \Breg_in~5_combout  = (\WE_Breg~0_combout  & (Bus_data[4])) # (!\WE_Breg~0_combout  & ((\in[4]~input_o )))

	.dataa(Bus_data[4]),
	.datab(\in[4]~input_o ),
	.datac(gnd),
	.datad(\WE_Breg~0_combout ),
	.cin(gnd),
	.combout(\Breg_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \Breg_in~5 .lut_mask = 16'hAACC;
defparam \Breg_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N9
dffeas load_Breg(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\load_Breg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\load_Breg~q ),
	.prn(vcc));
// synopsys translate_off
defparam load_Breg.is_wysiwyg = "true";
defparam load_Breg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N8
cycloneive_lcell_comb \load_Breg~2 (
// Equation(s):
// \load_Breg~2_combout  = (\OE_Breg~3_combout  & (\load~input_o  & (\go_db~q ))) # (!\OE_Breg~3_combout  & (((\load_Breg~q ))))

	.dataa(\load~input_o ),
	.datab(\go_db~q ),
	.datac(\load_Breg~q ),
	.datad(\OE_Breg~3_combout ),
	.cin(gnd),
	.combout(\load_Breg~2_combout ),
	.cout());
// synopsys translate_off
defparam \load_Breg~2 .lut_mask = 16'h88F0;
defparam \load_Breg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y32_N4
cycloneive_lcell_comb \Breg_in[7]~1 (
// Equation(s):
// \Breg_in[7]~1_combout  = (\WE_Breg~0_combout ) # (\load_Breg~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\WE_Breg~0_combout ),
	.datad(\load_Breg~2_combout ),
	.cin(gnd),
	.combout(\Breg_in[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Breg_in[7]~1 .lut_mask = 16'hFFF0;
defparam \Breg_in[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y32_N25
dffeas \Breg_in[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Breg_in~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Breg_in[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg_in[4] .is_wysiwyg = "true";
defparam \Breg_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N20
cycloneive_lcell_comb \rs_Breg~0 (
// Equation(s):
// \rs_Breg~0_combout  = (\sel[0]~input_o  & (((\rs_Breg~q )))) # (!\sel[0]~input_o  & ((\OE_ALU~3_combout  & (\RESET~input_o )) # (!\OE_ALU~3_combout  & ((\rs_Breg~q )))))

	.dataa(\RESET~input_o ),
	.datab(\sel[0]~input_o ),
	.datac(\rs_Breg~q ),
	.datad(\OE_ALU~3_combout ),
	.cin(gnd),
	.combout(\rs_Breg~0_combout ),
	.cout());
// synopsys translate_off
defparam \rs_Breg~0 .lut_mask = 16'hE2F0;
defparam \rs_Breg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y32_N21
dffeas rs_Breg(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\rs_Breg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_Breg~q ),
	.prn(vcc));
// synopsys translate_off
defparam rs_Breg.is_wysiwyg = "true";
defparam rs_Breg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N0
cycloneive_lcell_comb \Breg_1|always1~0 (
// Equation(s):
// \Breg_1|always1~0_combout  = (\WE_Breg~q ) # (\load_Breg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\WE_Breg~q ),
	.datad(\load_Breg~q ),
	.cin(gnd),
	.combout(\Breg_1|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Breg_1|always1~0 .lut_mask = 16'hFFF0;
defparam \Breg_1|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y32_N13
dffeas \Breg_1|Breg[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Breg_in[4]),
	.clrn(!\rs_Breg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg_1|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg_1|Breg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg_1|Breg[4] .is_wysiwyg = "true";
defparam \Breg_1|Breg[4] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \OE_Breg~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\OE_Breg~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\OE_Breg~clkctrl_outclk ));
// synopsys translate_off
defparam \OE_Breg~clkctrl .clock_type = "global clock";
defparam \OE_Breg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N12
cycloneive_lcell_comb \Breg_1|Breg_out[4] (
// Equation(s):
// \Breg_1|Breg_out [4] = (GLOBAL(\OE_Breg~clkctrl_outclk ) & ((\Breg_1|Breg [4]))) # (!GLOBAL(\OE_Breg~clkctrl_outclk ) & (\Breg_1|Breg_out [4]))

	.dataa(\Breg_1|Breg_out [4]),
	.datab(gnd),
	.datac(\Breg_1|Breg [4]),
	.datad(\OE_Breg~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Breg_1|Breg_out [4]),
	.cout());
// synopsys translate_off
defparam \Breg_1|Breg_out[4] .lut_mask = 16'hF0AA;
defparam \Breg_1|Breg_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y30_N5
dffeas OE_PC(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\OE_PC~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OE_PC~q ),
	.prn(vcc));
// synopsys translate_off
defparam OE_PC.is_wysiwyg = "true";
defparam OE_PC.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N26
cycloneive_lcell_comb \OE_PC~0 (
// Equation(s):
// \OE_PC~0_combout  = (\load_PC~3_combout  & (((\go_db~q  & \OE~input_o )))) # (!\load_PC~3_combout  & (\OE_PC~q ))

	.dataa(\OE_PC~q ),
	.datab(\go_db~q ),
	.datac(\OE~input_o ),
	.datad(\load_PC~3_combout ),
	.cin(gnd),
	.combout(\OE_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \OE_PC~0 .lut_mask = 16'hC0AA;
defparam \OE_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N22
cycloneive_lcell_comb \Bus_data[4]~9 (
// Equation(s):
// \Bus_data[4]~9_combout  = (\OE_Breg~2_combout ) # ((\OE_PC~0_combout  & !\OE_Acc~1_combout ))

	.dataa(\OE_Breg~2_combout ),
	.datab(\OE_PC~0_combout ),
	.datac(gnd),
	.datad(\OE_Acc~1_combout ),
	.cin(gnd),
	.combout(\Bus_data[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data[4]~9 .lut_mask = 16'hAAEE;
defparam \Bus_data[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \OE_PC~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\OE_PC~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\OE_PC~clkctrl_outclk ));
// synopsys translate_off
defparam \OE_PC~clkctrl .clock_type = "global clock";
defparam \OE_PC~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N12
cycloneive_lcell_comb \ProgramCounter_1|PC_out[0] (
// Equation(s):
// \ProgramCounter_1|PC_out [0] = (GLOBAL(\OE_PC~clkctrl_outclk ) & ((\ProgramCounter_1|counter [0]))) # (!GLOBAL(\OE_PC~clkctrl_outclk ) & (\ProgramCounter_1|PC_out [0]))

	.dataa(\ProgramCounter_1|PC_out [0]),
	.datab(gnd),
	.datac(\OE_PC~clkctrl_outclk ),
	.datad(\ProgramCounter_1|counter [0]),
	.cin(gnd),
	.combout(\ProgramCounter_1|PC_out [0]),
	.cout());
// synopsys translate_off
defparam \ProgramCounter_1|PC_out[0] .lut_mask = 16'hFA0A;
defparam \ProgramCounter_1|PC_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N6
cycloneive_lcell_comb \Bus_data~10 (
// Equation(s):
// \Bus_data~10_combout  = (\Bus_data[4]~9_combout  & (((\ProgramCounter_1|PC_out [0]) # (!\Bus_data[4]~8_combout )))) # (!\Bus_data[4]~9_combout  & (\in[4]~input_o  & (\Bus_data[4]~8_combout )))

	.dataa(\in[4]~input_o ),
	.datab(\Bus_data[4]~9_combout ),
	.datac(\Bus_data[4]~8_combout ),
	.datad(\ProgramCounter_1|PC_out [0]),
	.cin(gnd),
	.combout(\Bus_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~10 .lut_mask = 16'hEC2C;
defparam \Bus_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y31_N11
dffeas WE_Acc(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\WE_Acc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\WE_Acc~q ),
	.prn(vcc));
// synopsys translate_off
defparam WE_Acc.is_wysiwyg = "true";
defparam WE_Acc.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N10
cycloneive_lcell_comb \WE_Acc~0 (
// Equation(s):
// \WE_Acc~0_combout  = (\OE_Acc~0_combout  & (\WE~input_o  & (\go_db~q ))) # (!\OE_Acc~0_combout  & (((\WE_Acc~q ))))

	.dataa(\WE~input_o ),
	.datab(\go_db~q ),
	.datac(\WE_Acc~q ),
	.datad(\OE_Acc~0_combout ),
	.cin(gnd),
	.combout(\WE_Acc~0_combout ),
	.cout());
// synopsys translate_off
defparam \WE_Acc~0 .lut_mask = 16'h88F0;
defparam \WE_Acc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N28
cycloneive_lcell_comb \Acc_in~5 (
// Equation(s):
// \Acc_in~5_combout  = (\WE_Acc~0_combout  & (Bus_data[4])) # (!\WE_Acc~0_combout  & ((\in[4]~input_o )))

	.dataa(\WE_Acc~0_combout ),
	.datab(Bus_data[4]),
	.datac(\in[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Acc_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \Acc_in~5 .lut_mask = 16'hD8D8;
defparam \Acc_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N0
cycloneive_lcell_comb \load_Acc~2 (
// Equation(s):
// \load_Acc~2_combout  = (\OE_Acc~0_combout  & (\load~input_o  & (\go_db~q ))) # (!\OE_Acc~0_combout  & (((\load_Acc~q ))))

	.dataa(\load~input_o ),
	.datab(\go_db~q ),
	.datac(\load_Acc~q ),
	.datad(\OE_Acc~0_combout ),
	.cin(gnd),
	.combout(\load_Acc~2_combout ),
	.cout());
// synopsys translate_off
defparam \load_Acc~2 .lut_mask = 16'h88F0;
defparam \load_Acc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y31_N1
dffeas load_Acc(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\load_Acc~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\load_Acc~q ),
	.prn(vcc));
// synopsys translate_off
defparam load_Acc.is_wysiwyg = "true";
defparam load_Acc.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N16
cycloneive_lcell_comb \load_PC~4 (
// Equation(s):
// \load_PC~4_combout  = (\load~input_o  & \go_db~q )

	.dataa(gnd),
	.datab(\load~input_o ),
	.datac(gnd),
	.datad(\go_db~q ),
	.cin(gnd),
	.combout(\load_PC~4_combout ),
	.cout());
// synopsys translate_off
defparam \load_PC~4 .lut_mask = 16'hCC00;
defparam \load_PC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N12
cycloneive_lcell_comb \Acc_in[7]~1 (
// Equation(s):
// \Acc_in[7]~1_combout  = (\WE_Acc~0_combout ) # ((\OE_Acc~0_combout  & ((\load_PC~4_combout ))) # (!\OE_Acc~0_combout  & (\load_Acc~q )))

	.dataa(\OE_Acc~0_combout ),
	.datab(\load_Acc~q ),
	.datac(\load_PC~4_combout ),
	.datad(\WE_Acc~0_combout ),
	.cin(gnd),
	.combout(\Acc_in[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Acc_in[7]~1 .lut_mask = 16'hFFE4;
defparam \Acc_in[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y31_N29
dffeas \Acc_in[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Acc_in~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Acc_in[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc_in[4] .is_wysiwyg = "true";
defparam \Acc_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N20
cycloneive_lcell_comb \rs_Bus~0 (
// Equation(s):
// \rs_Bus~0_combout  = (!\sel[1]~input_o  & \sel[0]~input_o )

	.dataa(gnd),
	.datab(\sel[1]~input_o ),
	.datac(gnd),
	.datad(\sel[0]~input_o ),
	.cin(gnd),
	.combout(\rs_Bus~0_combout ),
	.cout());
// synopsys translate_off
defparam \rs_Bus~0 .lut_mask = 16'h3300;
defparam \rs_Bus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N26
cycloneive_lcell_comb \rs_Acc~0 (
// Equation(s):
// \rs_Acc~0_combout  = (\rs_Bus~0_combout  & ((\OE_ALU~2_combout  & ((\RESET~input_o ))) # (!\OE_ALU~2_combout  & (\rs_Acc~q )))) # (!\rs_Bus~0_combout  & (((\rs_Acc~q ))))

	.dataa(\rs_Bus~0_combout ),
	.datab(\OE_ALU~2_combout ),
	.datac(\rs_Acc~q ),
	.datad(\RESET~input_o ),
	.cin(gnd),
	.combout(\rs_Acc~0_combout ),
	.cout());
// synopsys translate_off
defparam \rs_Acc~0 .lut_mask = 16'hF870;
defparam \rs_Acc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y31_N27
dffeas rs_Acc(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\rs_Acc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_Acc~q ),
	.prn(vcc));
// synopsys translate_off
defparam rs_Acc.is_wysiwyg = "true";
defparam rs_Acc.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N24
cycloneive_lcell_comb \Accumulator_1|always1~0 (
// Equation(s):
// \Accumulator_1|always1~0_combout  = (\WE_Acc~q ) # (\load_Acc~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\WE_Acc~q ),
	.datad(\load_Acc~q ),
	.cin(gnd),
	.combout(\Accumulator_1|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Accumulator_1|always1~0 .lut_mask = 16'hFFF0;
defparam \Accumulator_1|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y31_N9
dffeas \Accumulator_1|Acc[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Acc_in[4]),
	.clrn(!\rs_Acc~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Accumulator_1|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Accumulator_1|Acc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Accumulator_1|Acc[4] .is_wysiwyg = "true";
defparam \Accumulator_1|Acc[4] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \OE_Acc~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\OE_Acc~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\OE_Acc~clkctrl_outclk ));
// synopsys translate_off
defparam \OE_Acc~clkctrl .clock_type = "global clock";
defparam \OE_Acc~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N8
cycloneive_lcell_comb \Accumulator_1|Acc_out[4] (
// Equation(s):
// \Accumulator_1|Acc_out [4] = (GLOBAL(\OE_Acc~clkctrl_outclk ) & ((\Accumulator_1|Acc [4]))) # (!GLOBAL(\OE_Acc~clkctrl_outclk ) & (\Accumulator_1|Acc_out [4]))

	.dataa(gnd),
	.datab(\Accumulator_1|Acc_out [4]),
	.datac(\Accumulator_1|Acc [4]),
	.datad(\OE_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Accumulator_1|Acc_out [4]),
	.cout());
// synopsys translate_off
defparam \Accumulator_1|Acc_out[4] .lut_mask = 16'hF0CC;
defparam \Accumulator_1|Acc_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N6
cycloneive_lcell_comb \Bus_data~11 (
// Equation(s):
// \Bus_data~11_combout  = (\Bus_data[4]~8_combout  & (((\Bus_data~10_combout )))) # (!\Bus_data[4]~8_combout  & ((\Bus_data~10_combout  & (\Breg_1|Breg_out [4])) # (!\Bus_data~10_combout  & ((\Accumulator_1|Acc_out [4])))))

	.dataa(\Bus_data[4]~8_combout ),
	.datab(\Breg_1|Breg_out [4]),
	.datac(\Bus_data~10_combout ),
	.datad(\Accumulator_1|Acc_out [4]),
	.cin(gnd),
	.combout(\Bus_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~11 .lut_mask = 16'hE5E0;
defparam \Bus_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y31_N29
dffeas OE_ALU(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\OE_ALU~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OE_ALU~q ),
	.prn(vcc));
// synopsys translate_off
defparam OE_ALU.is_wysiwyg = "true";
defparam OE_ALU.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N0
cycloneive_lcell_comb \OE_ALU~5 (
// Equation(s):
// \OE_ALU~5_combout  = (\go_db~q  & (((\sel[0]~input_o  & \OE_ALU~3_combout )))) # (!\go_db~q  & ((\HLT~input_o ) # ((\sel[0]~input_o  & \OE_ALU~3_combout ))))

	.dataa(\go_db~q ),
	.datab(\HLT~input_o ),
	.datac(\sel[0]~input_o ),
	.datad(\OE_ALU~3_combout ),
	.cin(gnd),
	.combout(\OE_ALU~5_combout ),
	.cout());
// synopsys translate_off
defparam \OE_ALU~5 .lut_mask = 16'hF444;
defparam \OE_ALU~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N28
cycloneive_lcell_comb \OE_ALU~4 (
// Equation(s):
// \OE_ALU~4_combout  = (\OE_ALU~5_combout  & (\go_db~q  & (\OE~input_o ))) # (!\OE_ALU~5_combout  & (((\OE_ALU~q ))))

	.dataa(\go_db~q ),
	.datab(\OE~input_o ),
	.datac(\OE_ALU~q ),
	.datad(\OE_ALU~5_combout ),
	.cin(gnd),
	.combout(\OE_ALU~4_combout ),
	.cout());
// synopsys translate_off
defparam \OE_ALU~4 .lut_mask = 16'h88F0;
defparam \OE_ALU~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \OE_ALU~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\OE_ALU~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\OE_ALU~clkctrl_outclk ));
// synopsys translate_off
defparam \OE_ALU~clkctrl .clock_type = "global clock";
defparam \OE_ALU~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N22
cycloneive_io_ibuf \SUB~input (
	.i(SUB),
	.ibar(gnd),
	.o(\SUB~input_o ));
// synopsys translate_off
defparam \SUB~input .bus_hold = "false";
defparam \SUB~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N16
cycloneive_lcell_comb \AddSubtract_1|Add0~4 (
// Equation(s):
// \AddSubtract_1|Add0~4_combout  = \SUB~input_o  $ (Breg_in[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SUB~input_o ),
	.datad(Breg_in[4]),
	.cin(gnd),
	.combout(\AddSubtract_1|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \AddSubtract_1|Add0~4 .lut_mask = 16'h0FF0;
defparam \AddSubtract_1|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y34_N1
cycloneive_io_ibuf \in[3]~input (
	.i(in[3]),
	.ibar(gnd),
	.o(\in[3]~input_o ));
// synopsys translate_off
defparam \in[3]~input .bus_hold = "false";
defparam \in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y31_N17
dffeas WE_Mem(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WE_Mem~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\WE_Mem~q ),
	.prn(vcc));
// synopsys translate_off
defparam WE_Mem.is_wysiwyg = "true";
defparam WE_Mem.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y30_N18
cycloneive_lcell_comb \OE_Mem~0 (
// Equation(s):
// \OE_Mem~0_combout  = (\sel[2]~input_o  & (\rs_Bus~0_combout  & (!\sel[3]~input_o  & \go_db~q )))

	.dataa(\sel[2]~input_o ),
	.datab(\rs_Bus~0_combout ),
	.datac(\sel[3]~input_o ),
	.datad(\go_db~q ),
	.cin(gnd),
	.combout(\OE_Mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \OE_Mem~0 .lut_mask = 16'h0800;
defparam \OE_Mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N0
cycloneive_lcell_comb \WE_Mem~0 (
// Equation(s):
// \WE_Mem~0_combout  = (\OE_Mem~0_combout  & ((\WE~input_o ))) # (!\OE_Mem~0_combout  & (\WE_Mem~q ))

	.dataa(gnd),
	.datab(\WE_Mem~q ),
	.datac(\WE~input_o ),
	.datad(\OE_Mem~0_combout ),
	.cin(gnd),
	.combout(\WE_Mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \WE_Mem~0 .lut_mask = 16'hF0CC;
defparam \WE_Mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y32_N10
cycloneive_lcell_comb \Mem_in~5 (
// Equation(s):
// \Mem_in~5_combout  = (\WE_Mem~0_combout  & ((Bus_data[3]))) # (!\WE_Mem~0_combout  & (\in[3]~input_o ))

	.dataa(\in[3]~input_o ),
	.datab(Bus_data[3]),
	.datac(gnd),
	.datad(\WE_Mem~0_combout ),
	.cin(gnd),
	.combout(\Mem_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_in~5 .lut_mask = 16'hCCAA;
defparam \Mem_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y32_N2
cycloneive_lcell_comb \Mem_in[2]~10 (
// Equation(s):
// \Mem_in[2]~10_combout  = (\load_Breg~2_combout ) # ((\OE_Mem~0_combout  & ((\WE~input_o ))) # (!\OE_Mem~0_combout  & (\WE_Mem~q )))

	.dataa(\WE_Mem~q ),
	.datab(\WE~input_o ),
	.datac(\OE_Mem~0_combout ),
	.datad(\load_Breg~2_combout ),
	.cin(gnd),
	.combout(\Mem_in[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_in[2]~10 .lut_mask = 16'hFFCA;
defparam \Mem_in[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y32_N11
dffeas \Mem_in[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Mem_in~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mem_in[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Mem_in[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_in[3] .is_wysiwyg = "true";
defparam \Mem_in[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y31_N3
dffeas rs_Mem(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RESET~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OE_Mem~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_Mem~q ),
	.prn(vcc));
// synopsys translate_off
defparam rs_Mem.is_wysiwyg = "true";
defparam rs_Mem.power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y31_N9
dffeas \Mem_1|Memory.data_a[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Mem_in[3]),
	.clrn(!\rs_Mem~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mem_1|Memory.data_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_1|Memory.data_a[3] .is_wysiwyg = "true";
defparam \Mem_1|Memory.data_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y31_N29
dffeas load_Mem(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\load~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\OE_Mem~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\load_Mem~q ),
	.prn(vcc));
// synopsys translate_off
defparam load_Mem.is_wysiwyg = "true";
defparam load_Mem.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N14
cycloneive_lcell_comb \Mem_1|always0~0 (
// Equation(s):
// \Mem_1|always0~0_combout  = (!\load_Mem~q  & !\WE_Mem~q )

	.dataa(gnd),
	.datab(\load_Mem~q ),
	.datac(gnd),
	.datad(\WE_Mem~q ),
	.cin(gnd),
	.combout(\Mem_1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_1|always0~0 .lut_mask = 16'h0033;
defparam \Mem_1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y31_N15
dffeas \Mem_1|Memory.we_a (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Mem_1|always0~0_combout ),
	.asdata(vcc),
	.clrn(!\rs_Mem~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mem_1|Memory.we_a~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_1|Memory.we_a .is_wysiwyg = "true";
defparam \Mem_1|Memory.we_a .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \Mem_1|Memory.we_a~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Mem_1|Memory.we_a~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Mem_1|Memory.we_a~clkctrl_outclk ));
// synopsys translate_off
defparam \Mem_1|Memory.we_a~clkctrl .clock_type = "global clock";
defparam \Mem_1|Memory.we_a~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N8
cycloneive_lcell_comb \Mem_1|Memory~3 (
// Equation(s):
// \Mem_1|Memory~3_combout  = (GLOBAL(\Mem_1|Memory.we_a~clkctrl_outclk ) & (\Mem_1|Memory~3_combout )) # (!GLOBAL(\Mem_1|Memory.we_a~clkctrl_outclk ) & ((\Mem_1|Memory.data_a [3])))

	.dataa(gnd),
	.datab(\Mem_1|Memory~3_combout ),
	.datac(\Mem_1|Memory.data_a [3]),
	.datad(\Mem_1|Memory.we_a~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mem_1|Memory~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_1|Memory~3 .lut_mask = 16'hCCF0;
defparam \Mem_1|Memory~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N4
cycloneive_lcell_comb \OE_Mem~1 (
// Equation(s):
// \OE_Mem~1_combout  = (\OE_Mem~0_combout  & (\OE~input_o )) # (!\OE_Mem~0_combout  & ((\OE_Mem~q )))

	.dataa(\OE~input_o ),
	.datab(\OE_Mem~q ),
	.datac(\OE_Mem~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\OE_Mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \OE_Mem~1 .lut_mask = 16'hACAC;
defparam \OE_Mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N18
cycloneive_lcell_comb \OE_Mem~feeder (
// Equation(s):
// \OE_Mem~feeder_combout  = \OE_Mem~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\OE_Mem~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\OE_Mem~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \OE_Mem~feeder .lut_mask = 16'hF0F0;
defparam \OE_Mem~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y31_N19
dffeas OE_Mem(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\OE_Mem~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\OE_Mem~q ),
	.prn(vcc));
// synopsys translate_off
defparam OE_Mem.is_wysiwyg = "true";
defparam OE_Mem.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y31_N28
cycloneive_lcell_comb \Mem_1|Mem_out[0]~0 (
// Equation(s):
// \Mem_1|Mem_out[0]~0_combout  = (!\rs_Mem~q  & (\OE_Mem~q  & (!\load_Mem~q  & !\WE_Mem~q )))

	.dataa(\rs_Mem~q ),
	.datab(\OE_Mem~q ),
	.datac(\load_Mem~q ),
	.datad(\WE_Mem~q ),
	.cin(gnd),
	.combout(\Mem_1|Mem_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_1|Mem_out[0]~0 .lut_mask = 16'h0004;
defparam \Mem_1|Mem_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y31_N1
dffeas \Mem_1|Mem_out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mem_1|Memory~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mem_1|Mem_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mem_1|Mem_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_1|Mem_out[3] .is_wysiwyg = "true";
defparam \Mem_1|Mem_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N18
cycloneive_lcell_comb \Bus_data[0]~35 (
// Equation(s):
// \Bus_data[0]~35_combout  = (\OE_ALU~5_combout  & (\go_db~q  & ((\OE~input_o )))) # (!\OE_ALU~5_combout  & (((\OE_ALU~q ))))

	.dataa(\go_db~q ),
	.datab(\OE_ALU~q ),
	.datac(\OE~input_o ),
	.datad(\OE_ALU~5_combout ),
	.cin(gnd),
	.combout(\Bus_data[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data[0]~35 .lut_mask = 16'hA0CC;
defparam \Bus_data[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N26
cycloneive_lcell_comb \Bus_data[0]~36 (
// Equation(s):
// \Bus_data[0]~36_combout  = (\OE_Acc~0_combout  & (\OE~input_o  & (\go_db~q ))) # (!\OE_Acc~0_combout  & (((\OE_Acc~q ))))

	.dataa(\OE~input_o ),
	.datab(\go_db~q ),
	.datac(\OE_Acc~q ),
	.datad(\OE_Acc~0_combout ),
	.cin(gnd),
	.combout(\Bus_data[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data[0]~36 .lut_mask = 16'h88F0;
defparam \Bus_data[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N30
cycloneive_lcell_comb \Bus_data[0]~20 (
// Equation(s):
// \Bus_data[0]~20_combout  = (\OE_ALU~4_combout  & (\Bus_data[0]~35_combout )) # (!\OE_ALU~4_combout  & ((\OE_Breg~2_combout  & (\Bus_data[0]~35_combout )) # (!\OE_Breg~2_combout  & ((\Bus_data[0]~36_combout )))))

	.dataa(\OE_ALU~4_combout ),
	.datab(\Bus_data[0]~35_combout ),
	.datac(\Bus_data[0]~36_combout ),
	.datad(\OE_Breg~2_combout ),
	.cin(gnd),
	.combout(\Bus_data[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data[0]~20 .lut_mask = 16'hCCD8;
defparam \Bus_data[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N26
cycloneive_lcell_comb \Bus_data[0]~21 (
// Equation(s):
// \Bus_data[0]~21_combout  = (!\OE_ALU~4_combout  & !\OE_Breg~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\OE_ALU~4_combout ),
	.datad(\OE_Breg~2_combout ),
	.cin(gnd),
	.combout(\Bus_data[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data[0]~21 .lut_mask = 16'h000F;
defparam \Bus_data[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N16
cycloneive_lcell_comb \Bus_data~24 (
// Equation(s):
// \Bus_data~24_combout  = (\OE_Mem~1_combout ) # ((!\Bus_data[0]~20_combout  & (\OE_PC~0_combout  & \Bus_data[0]~21_combout )))

	.dataa(\Bus_data[0]~20_combout ),
	.datab(\OE_PC~0_combout ),
	.datac(\OE_Mem~1_combout ),
	.datad(\Bus_data[0]~21_combout ),
	.cin(gnd),
	.combout(\Bus_data~24_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~24 .lut_mask = 16'hF4F0;
defparam \Bus_data~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N22
cycloneive_lcell_comb \Acc_in~4 (
// Equation(s):
// \Acc_in~4_combout  = (\WE_Acc~0_combout  & ((Bus_data[3]))) # (!\WE_Acc~0_combout  & (\in[3]~input_o ))

	.dataa(gnd),
	.datab(\in[3]~input_o ),
	.datac(Bus_data[3]),
	.datad(\WE_Acc~0_combout ),
	.cin(gnd),
	.combout(\Acc_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \Acc_in~4 .lut_mask = 16'hF0CC;
defparam \Acc_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y31_N23
dffeas \Acc_in[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Acc_in~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Acc_in[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc_in[3] .is_wysiwyg = "true";
defparam \Acc_in[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y31_N11
dffeas \Accumulator_1|Acc[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Acc_in[3]),
	.clrn(!\rs_Acc~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Accumulator_1|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Accumulator_1|Acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Accumulator_1|Acc[3] .is_wysiwyg = "true";
defparam \Accumulator_1|Acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N10
cycloneive_lcell_comb \Accumulator_1|Acc_out[3] (
// Equation(s):
// \Accumulator_1|Acc_out [3] = (GLOBAL(\OE_Acc~clkctrl_outclk ) & ((\Accumulator_1|Acc [3]))) # (!GLOBAL(\OE_Acc~clkctrl_outclk ) & (\Accumulator_1|Acc_out [3]))

	.dataa(\Accumulator_1|Acc_out [3]),
	.datab(gnd),
	.datac(\Accumulator_1|Acc [3]),
	.datad(\OE_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Accumulator_1|Acc_out [3]),
	.cout());
// synopsys translate_off
defparam \Accumulator_1|Acc_out[3] .lut_mask = 16'hF0AA;
defparam \Accumulator_1|Acc_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y32_N27
dffeas \Breg_1|Breg[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Breg_in[3]),
	.clrn(!\rs_Breg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg_1|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg_1|Breg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg_1|Breg[3] .is_wysiwyg = "true";
defparam \Breg_1|Breg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N26
cycloneive_lcell_comb \Breg_1|Breg_out[3] (
// Equation(s):
// \Breg_1|Breg_out [3] = (GLOBAL(\OE_Breg~clkctrl_outclk ) & ((\Breg_1|Breg [3]))) # (!GLOBAL(\OE_Breg~clkctrl_outclk ) & (\Breg_1|Breg_out [3]))

	.dataa(\Breg_1|Breg_out [3]),
	.datab(gnd),
	.datac(\Breg_1|Breg [3]),
	.datad(\OE_Breg~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Breg_1|Breg_out [3]),
	.cout());
// synopsys translate_off
defparam \Breg_1|Breg_out[3] .lut_mask = 16'hF0AA;
defparam \Breg_1|Breg_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N16
cycloneive_lcell_comb \Bus_data~32 (
// Equation(s):
// \Bus_data~32_combout  = (\Bus_data[0]~21_combout  & (!\Bus_data[0]~20_combout  & (\in[3]~input_o ))) # (!\Bus_data[0]~21_combout  & ((\Bus_data[0]~20_combout ) # ((\Breg_1|Breg_out [3]))))

	.dataa(\Bus_data[0]~21_combout ),
	.datab(\Bus_data[0]~20_combout ),
	.datac(\in[3]~input_o ),
	.datad(\Breg_1|Breg_out [3]),
	.cin(gnd),
	.combout(\Bus_data~32_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~32 .lut_mask = 16'h7564;
defparam \Bus_data~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y34_N15
cycloneive_io_ibuf \in[2]~input (
	.i(in[2]),
	.ibar(gnd),
	.o(\in[2]~input_o ));
// synopsys translate_off
defparam \in[2]~input .bus_hold = "false";
defparam \in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N8
cycloneive_lcell_comb \Acc_in~3 (
// Equation(s):
// \Acc_in~3_combout  = (\WE_Acc~0_combout  & (Bus_data[2])) # (!\WE_Acc~0_combout  & ((\in[2]~input_o )))

	.dataa(Bus_data[2]),
	.datab(\in[2]~input_o ),
	.datac(gnd),
	.datad(\WE_Acc~0_combout ),
	.cin(gnd),
	.combout(\Acc_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \Acc_in~3 .lut_mask = 16'hAACC;
defparam \Acc_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y31_N9
dffeas \Acc_in[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Acc_in~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Acc_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc_in[2] .is_wysiwyg = "true";
defparam \Acc_in[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y31_N29
dffeas \Accumulator_1|Acc[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Acc_in[2]),
	.clrn(!\rs_Acc~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Accumulator_1|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Accumulator_1|Acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Accumulator_1|Acc[2] .is_wysiwyg = "true";
defparam \Accumulator_1|Acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N28
cycloneive_lcell_comb \Accumulator_1|Acc_out[2] (
// Equation(s):
// \Accumulator_1|Acc_out [2] = (GLOBAL(\OE_Acc~clkctrl_outclk ) & ((\Accumulator_1|Acc [2]))) # (!GLOBAL(\OE_Acc~clkctrl_outclk ) & (\Accumulator_1|Acc_out [2]))

	.dataa(gnd),
	.datab(\Accumulator_1|Acc_out [2]),
	.datac(\Accumulator_1|Acc [2]),
	.datad(\OE_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Accumulator_1|Acc_out [2]),
	.cout());
// synopsys translate_off
defparam \Accumulator_1|Acc_out[2] .lut_mask = 16'hF0CC;
defparam \Accumulator_1|Acc_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N4
cycloneive_lcell_comb \Bus_data~29 (
// Equation(s):
// \Bus_data~29_combout  = (\Bus_data[0]~21_combout  & ((\Bus_data[0]~20_combout  & ((\Accumulator_1|Acc_out [2]))) # (!\Bus_data[0]~20_combout  & (\in[2]~input_o )))) # (!\Bus_data[0]~21_combout  & (\Bus_data[0]~20_combout ))

	.dataa(\Bus_data[0]~21_combout ),
	.datab(\Bus_data[0]~20_combout ),
	.datac(\in[2]~input_o ),
	.datad(\Accumulator_1|Acc_out [2]),
	.cin(gnd),
	.combout(\Bus_data~29_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~29 .lut_mask = 16'hEC64;
defparam \Bus_data~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y32_N29
dffeas \Breg_1|Breg[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Breg_in[2]),
	.clrn(!\rs_Breg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg_1|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg_1|Breg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg_1|Breg[2] .is_wysiwyg = "true";
defparam \Breg_1|Breg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N28
cycloneive_lcell_comb \Breg_1|Breg_out[2] (
// Equation(s):
// \Breg_1|Breg_out [2] = (GLOBAL(\OE_Breg~clkctrl_outclk ) & ((\Breg_1|Breg [2]))) # (!GLOBAL(\OE_Breg~clkctrl_outclk ) & (\Breg_1|Breg_out [2]))

	.dataa(gnd),
	.datab(\Breg_1|Breg_out [2]),
	.datac(\Breg_1|Breg [2]),
	.datad(\OE_Breg~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Breg_1|Breg_out [2]),
	.cout());
// synopsys translate_off
defparam \Breg_1|Breg_out[2] .lut_mask = 16'hF0CC;
defparam \Breg_1|Breg_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N1
cycloneive_io_ibuf \in[1]~input (
	.i(in[1]),
	.ibar(gnd),
	.o(\in[1]~input_o ));
// synopsys translate_off
defparam \in[1]~input .bus_hold = "false";
defparam \in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y32_N18
cycloneive_lcell_comb \Mem_in~3 (
// Equation(s):
// \Mem_in~3_combout  = (\WE_Mem~0_combout  & (Bus_data[1])) # (!\WE_Mem~0_combout  & ((\in[1]~input_o )))

	.dataa(gnd),
	.datab(Bus_data[1]),
	.datac(\in[1]~input_o ),
	.datad(\WE_Mem~0_combout ),
	.cin(gnd),
	.combout(\Mem_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_in~3 .lut_mask = 16'hCCF0;
defparam \Mem_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y32_N19
dffeas \Mem_in[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Mem_in~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mem_in[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Mem_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_in[1] .is_wysiwyg = "true";
defparam \Mem_in[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y31_N31
dffeas \Mem_1|Memory.data_a[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Mem_in[1]),
	.clrn(!\rs_Mem~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mem_1|Memory.data_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_1|Memory.data_a[1] .is_wysiwyg = "true";
defparam \Mem_1|Memory.data_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N30
cycloneive_lcell_comb \Mem_1|Memory~1 (
// Equation(s):
// \Mem_1|Memory~1_combout  = (GLOBAL(\Mem_1|Memory.we_a~clkctrl_outclk ) & (\Mem_1|Memory~1_combout )) # (!GLOBAL(\Mem_1|Memory.we_a~clkctrl_outclk ) & ((\Mem_1|Memory.data_a [1])))

	.dataa(\Mem_1|Memory~1_combout ),
	.datab(gnd),
	.datac(\Mem_1|Memory.data_a [1]),
	.datad(\Mem_1|Memory.we_a~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mem_1|Memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_1|Memory~1 .lut_mask = 16'hAAF0;
defparam \Mem_1|Memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y31_N11
dffeas \Mem_1|Mem_out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mem_1|Memory~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mem_1|Mem_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mem_1|Mem_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_1|Mem_out[1] .is_wysiwyg = "true";
defparam \Mem_1|Mem_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y32_N31
dffeas \Breg_1|Breg[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Breg_in[1]),
	.clrn(!\rs_Breg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg_1|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg_1|Breg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg_1|Breg[1] .is_wysiwyg = "true";
defparam \Breg_1|Breg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N30
cycloneive_lcell_comb \Breg_1|Breg_out[1] (
// Equation(s):
// \Breg_1|Breg_out [1] = (GLOBAL(\OE_Breg~clkctrl_outclk ) & ((\Breg_1|Breg [1]))) # (!GLOBAL(\OE_Breg~clkctrl_outclk ) & (\Breg_1|Breg_out [1]))

	.dataa(\Breg_1|Breg_out [1]),
	.datab(gnd),
	.datac(\Breg_1|Breg [1]),
	.datad(\OE_Breg~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Breg_1|Breg_out [1]),
	.cout());
// synopsys translate_off
defparam \Breg_1|Breg_out[1] .lut_mask = 16'hF0AA;
defparam \Breg_1|Breg_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N4
cycloneive_lcell_comb \Bus_data~26 (
// Equation(s):
// \Bus_data~26_combout  = (\Bus_data[0]~20_combout  & (!\Bus_data[0]~21_combout )) # (!\Bus_data[0]~20_combout  & ((\Bus_data[0]~21_combout  & (\in[1]~input_o )) # (!\Bus_data[0]~21_combout  & ((\Breg_1|Breg_out [1])))))

	.dataa(\Bus_data[0]~20_combout ),
	.datab(\Bus_data[0]~21_combout ),
	.datac(\in[1]~input_o ),
	.datad(\Breg_1|Breg_out [1]),
	.cin(gnd),
	.combout(\Bus_data~26_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~26 .lut_mask = 16'h7362;
defparam \Bus_data~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N14
cycloneive_lcell_comb \Acc_in~2 (
// Equation(s):
// \Acc_in~2_combout  = (\WE_Acc~0_combout  & (Bus_data[1])) # (!\WE_Acc~0_combout  & ((\in[1]~input_o )))

	.dataa(gnd),
	.datab(Bus_data[1]),
	.datac(\in[1]~input_o ),
	.datad(\WE_Acc~0_combout ),
	.cin(gnd),
	.combout(\Acc_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \Acc_in~2 .lut_mask = 16'hCCF0;
defparam \Acc_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y31_N15
dffeas \Acc_in[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Acc_in~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Acc_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc_in[1] .is_wysiwyg = "true";
defparam \Acc_in[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y31_N15
dffeas \Accumulator_1|Acc[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Acc_in[1]),
	.clrn(!\rs_Acc~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Accumulator_1|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Accumulator_1|Acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Accumulator_1|Acc[1] .is_wysiwyg = "true";
defparam \Accumulator_1|Acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N14
cycloneive_lcell_comb \Accumulator_1|Acc_out[1] (
// Equation(s):
// \Accumulator_1|Acc_out [1] = (GLOBAL(\OE_Acc~clkctrl_outclk ) & ((\Accumulator_1|Acc [1]))) # (!GLOBAL(\OE_Acc~clkctrl_outclk ) & (\Accumulator_1|Acc_out [1]))

	.dataa(gnd),
	.datab(\Accumulator_1|Acc_out [1]),
	.datac(\Accumulator_1|Acc [1]),
	.datad(\OE_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Accumulator_1|Acc_out [1]),
	.cout());
// synopsys translate_off
defparam \Accumulator_1|Acc_out[1] .lut_mask = 16'hF0CC;
defparam \Accumulator_1|Acc_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N8
cycloneive_io_ibuf \in[0]~input (
	.i(in[0]),
	.ibar(gnd),
	.o(\in[0]~input_o ));
// synopsys translate_off
defparam \in[0]~input .bus_hold = "false";
defparam \in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y32_N25
dffeas \Breg_1|Breg[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Breg_in[0]),
	.clrn(!\rs_Breg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg_1|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg_1|Breg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg_1|Breg[0] .is_wysiwyg = "true";
defparam \Breg_1|Breg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N24
cycloneive_lcell_comb \Breg_1|Breg_out[0] (
// Equation(s):
// \Breg_1|Breg_out [0] = (GLOBAL(\OE_Breg~clkctrl_outclk ) & ((\Breg_1|Breg [0]))) # (!GLOBAL(\OE_Breg~clkctrl_outclk ) & (\Breg_1|Breg_out [0]))

	.dataa(gnd),
	.datab(\Breg_1|Breg_out [0]),
	.datac(\Breg_1|Breg [0]),
	.datad(\OE_Breg~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Breg_1|Breg_out [0]),
	.cout());
// synopsys translate_off
defparam \Breg_1|Breg_out[0] .lut_mask = 16'hF0CC;
defparam \Breg_1|Breg_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N12
cycloneive_lcell_comb \Bus_data~22 (
// Equation(s):
// \Bus_data~22_combout  = (\Bus_data[0]~20_combout  & (!\Bus_data[0]~21_combout )) # (!\Bus_data[0]~20_combout  & ((\Bus_data[0]~21_combout  & (\in[0]~input_o )) # (!\Bus_data[0]~21_combout  & ((\Breg_1|Breg_out [0])))))

	.dataa(\Bus_data[0]~20_combout ),
	.datab(\Bus_data[0]~21_combout ),
	.datac(\in[0]~input_o ),
	.datad(\Breg_1|Breg_out [0]),
	.cin(gnd),
	.combout(\Bus_data~22_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~22 .lut_mask = 16'h7362;
defparam \Bus_data~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N2
cycloneive_lcell_comb \Acc_in~0 (
// Equation(s):
// \Acc_in~0_combout  = (\WE_Acc~0_combout  & (Bus_data[0])) # (!\WE_Acc~0_combout  & ((\in[0]~input_o )))

	.dataa(\WE_Acc~0_combout ),
	.datab(gnd),
	.datac(Bus_data[0]),
	.datad(\in[0]~input_o ),
	.cin(gnd),
	.combout(\Acc_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Acc_in~0 .lut_mask = 16'hF5A0;
defparam \Acc_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y31_N3
dffeas \Acc_in[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Acc_in~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Acc_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc_in[0] .is_wysiwyg = "true";
defparam \Acc_in[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y31_N21
dffeas \Accumulator_1|Acc[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Acc_in[0]),
	.clrn(!\rs_Acc~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Accumulator_1|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Accumulator_1|Acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Accumulator_1|Acc[0] .is_wysiwyg = "true";
defparam \Accumulator_1|Acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N20
cycloneive_lcell_comb \Accumulator_1|Acc_out[0] (
// Equation(s):
// \Accumulator_1|Acc_out [0] = (GLOBAL(\OE_Acc~clkctrl_outclk ) & ((\Accumulator_1|Acc [0]))) # (!GLOBAL(\OE_Acc~clkctrl_outclk ) & (\Accumulator_1|Acc_out [0]))

	.dataa(gnd),
	.datab(\Accumulator_1|Acc_out [0]),
	.datac(\Accumulator_1|Acc [0]),
	.datad(\OE_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Accumulator_1|Acc_out [0]),
	.cout());
// synopsys translate_off
defparam \Accumulator_1|Acc_out[0] .lut_mask = 16'hF0CC;
defparam \Accumulator_1|Acc_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N10
cycloneive_lcell_comb \AddSubtract_1|ALU_data[0]~9 (
// Equation(s):
// \AddSubtract_1|ALU_data[0]~9_cout  = CARRY(\SUB~input_o )

	.dataa(\SUB~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\AddSubtract_1|ALU_data[0]~9_cout ));
// synopsys translate_off
defparam \AddSubtract_1|ALU_data[0]~9 .lut_mask = 16'h00AA;
defparam \AddSubtract_1|ALU_data[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N12
cycloneive_lcell_comb \AddSubtract_1|ALU_data[0]~10 (
// Equation(s):
// \AddSubtract_1|ALU_data[0]~10_combout  = (\AddSubtract_1|Add0~0_combout  & ((Acc_in[0] & (\AddSubtract_1|ALU_data[0]~9_cout  & VCC)) # (!Acc_in[0] & (!\AddSubtract_1|ALU_data[0]~9_cout )))) # (!\AddSubtract_1|Add0~0_combout  & ((Acc_in[0] & 
// (!\AddSubtract_1|ALU_data[0]~9_cout )) # (!Acc_in[0] & ((\AddSubtract_1|ALU_data[0]~9_cout ) # (GND)))))
// \AddSubtract_1|ALU_data[0]~11  = CARRY((\AddSubtract_1|Add0~0_combout  & (!Acc_in[0] & !\AddSubtract_1|ALU_data[0]~9_cout )) # (!\AddSubtract_1|Add0~0_combout  & ((!\AddSubtract_1|ALU_data[0]~9_cout ) # (!Acc_in[0]))))

	.dataa(\AddSubtract_1|Add0~0_combout ),
	.datab(Acc_in[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddSubtract_1|ALU_data[0]~9_cout ),
	.combout(\AddSubtract_1|ALU_data[0]~10_combout ),
	.cout(\AddSubtract_1|ALU_data[0]~11 ));
// synopsys translate_off
defparam \AddSubtract_1|ALU_data[0]~10 .lut_mask = 16'h9617;
defparam \AddSubtract_1|ALU_data[0]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y30_N13
dffeas \AddSubtract_1|ALU_data[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AddSubtract_1|ALU_data[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddSubtract_1|ALU_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AddSubtract_1|ALU_data[0] .is_wysiwyg = "true";
defparam \AddSubtract_1|ALU_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N0
cycloneive_lcell_comb \AddSubtract_1|ALU_out[0] (
// Equation(s):
// \AddSubtract_1|ALU_out [0] = (GLOBAL(\OE_ALU~clkctrl_outclk ) & ((\AddSubtract_1|ALU_data [0]))) # (!GLOBAL(\OE_ALU~clkctrl_outclk ) & (\AddSubtract_1|ALU_out [0]))

	.dataa(gnd),
	.datab(\AddSubtract_1|ALU_out [0]),
	.datac(\OE_ALU~clkctrl_outclk ),
	.datad(\AddSubtract_1|ALU_data [0]),
	.cin(gnd),
	.combout(\AddSubtract_1|ALU_out [0]),
	.cout());
// synopsys translate_off
defparam \AddSubtract_1|ALU_out[0] .lut_mask = 16'hFC0C;
defparam \AddSubtract_1|ALU_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N24
cycloneive_lcell_comb \Bus_data~23 (
// Equation(s):
// \Bus_data~23_combout  = (\Bus_data~22_combout  & (((\AddSubtract_1|ALU_out [0])) # (!\Bus_data[0]~20_combout ))) # (!\Bus_data~22_combout  & (\Bus_data[0]~20_combout  & (\Accumulator_1|Acc_out [0])))

	.dataa(\Bus_data~22_combout ),
	.datab(\Bus_data[0]~20_combout ),
	.datac(\Accumulator_1|Acc_out [0]),
	.datad(\AddSubtract_1|ALU_out [0]),
	.cin(gnd),
	.combout(\Bus_data~23_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~23 .lut_mask = 16'hEA62;
defparam \Bus_data~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y32_N28
cycloneive_lcell_comb \Mem_in~2 (
// Equation(s):
// \Mem_in~2_combout  = (\WE_Mem~0_combout  & ((Bus_data[0]))) # (!\WE_Mem~0_combout  & (\in[0]~input_o ))

	.dataa(gnd),
	.datab(\in[0]~input_o ),
	.datac(Bus_data[0]),
	.datad(\WE_Mem~0_combout ),
	.cin(gnd),
	.combout(\Mem_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_in~2 .lut_mask = 16'hF0CC;
defparam \Mem_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y32_N29
dffeas \Mem_in[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Mem_in~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mem_in[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Mem_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_in[0] .is_wysiwyg = "true";
defparam \Mem_in[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y31_N17
dffeas \Mem_1|Memory.data_a[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Mem_in[0]),
	.clrn(!\rs_Mem~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mem_1|Memory.data_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_1|Memory.data_a[0] .is_wysiwyg = "true";
defparam \Mem_1|Memory.data_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N16
cycloneive_lcell_comb \Mem_1|Memory~0 (
// Equation(s):
// \Mem_1|Memory~0_combout  = (GLOBAL(\Mem_1|Memory.we_a~clkctrl_outclk ) & (\Mem_1|Memory~0_combout )) # (!GLOBAL(\Mem_1|Memory.we_a~clkctrl_outclk ) & ((\Mem_1|Memory.data_a [0])))

	.dataa(gnd),
	.datab(\Mem_1|Memory~0_combout ),
	.datac(\Mem_1|Memory.data_a [0]),
	.datad(\Mem_1|Memory.we_a~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mem_1|Memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_1|Memory~0 .lut_mask = 16'hCCF0;
defparam \Mem_1|Memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N4
cycloneive_lcell_comb \Mem_1|Mem_out[0]~feeder (
// Equation(s):
// \Mem_1|Mem_out[0]~feeder_combout  = \Mem_1|Memory~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mem_1|Memory~0_combout ),
	.cin(gnd),
	.combout(\Mem_1|Mem_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_1|Mem_out[0]~feeder .lut_mask = 16'hFF00;
defparam \Mem_1|Mem_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y31_N5
dffeas \Mem_1|Mem_out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Mem_1|Mem_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mem_1|Mem_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mem_1|Mem_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_1|Mem_out[0] .is_wysiwyg = "true";
defparam \Mem_1|Mem_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N22
cycloneive_lcell_comb \Bus_data~25 (
// Equation(s):
// \Bus_data~25_combout  = (\Bus_data~23_combout  & (((\Mem_1|Mem_out [0] & \OE_Mem~1_combout )) # (!\Bus_data~24_combout ))) # (!\Bus_data~23_combout  & (\Mem_1|Mem_out [0] & (\OE_Mem~1_combout )))

	.dataa(\Bus_data~23_combout ),
	.datab(\Mem_1|Mem_out [0]),
	.datac(\OE_Mem~1_combout ),
	.datad(\Bus_data~24_combout ),
	.cin(gnd),
	.combout(\Bus_data~25_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~25 .lut_mask = 16'hC0EA;
defparam \Bus_data~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y31_N25
dffeas load_Bus(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\load_Bus~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\load_Bus~q ),
	.prn(vcc));
// synopsys translate_off
defparam load_Bus.is_wysiwyg = "true";
defparam load_Bus.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N2
cycloneive_lcell_comb \rs_Bus~1 (
// Equation(s):
// \rs_Bus~1_combout  = (!\sel[2]~input_o  & (\rs_Bus~0_combout  & (\sel[3]~input_o  & \go_db~q )))

	.dataa(\sel[2]~input_o ),
	.datab(\rs_Bus~0_combout ),
	.datac(\sel[3]~input_o ),
	.datad(\go_db~q ),
	.cin(gnd),
	.combout(\rs_Bus~1_combout ),
	.cout());
// synopsys translate_off
defparam \rs_Bus~1 .lut_mask = 16'h4000;
defparam \rs_Bus~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N24
cycloneive_lcell_comb \load_Bus~0 (
// Equation(s):
// \load_Bus~0_combout  = (\rs_Bus~1_combout  & (((\load_PC~4_combout )))) # (!\rs_Bus~1_combout  & (!\load_PC~2_combout  & ((\load_Bus~q ))))

	.dataa(\load_PC~2_combout ),
	.datab(\load_PC~4_combout ),
	.datac(\load_Bus~q ),
	.datad(\rs_Bus~1_combout ),
	.cin(gnd),
	.combout(\load_Bus~0_combout ),
	.cout());
// synopsys translate_off
defparam \load_Bus~0 .lut_mask = 16'hCC50;
defparam \load_Bus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N20
cycloneive_lcell_comb \Bus_data[4]~12 (
// Equation(s):
// \Bus_data[4]~12_combout  = (\OE_Mem~1_combout ) # ((\OE_ALU~4_combout ) # (\load_Bus~0_combout ))

	.dataa(gnd),
	.datab(\OE_Mem~1_combout ),
	.datac(\OE_ALU~4_combout ),
	.datad(\load_Bus~0_combout ),
	.cin(gnd),
	.combout(\Bus_data[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data[4]~12 .lut_mask = 16'hFFFC;
defparam \Bus_data[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N8
cycloneive_lcell_comb \Bus_data[4]~13 (
// Equation(s):
// \Bus_data[4]~13_combout  = (\OE_Breg~2_combout ) # ((\OE_Acc~1_combout ) # ((\OE_PC~0_combout ) # (\Bus_data[4]~12_combout )))

	.dataa(\OE_Breg~2_combout ),
	.datab(\OE_Acc~1_combout ),
	.datac(\OE_PC~0_combout ),
	.datad(\Bus_data[4]~12_combout ),
	.cin(gnd),
	.combout(\Bus_data[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data[4]~13 .lut_mask = 16'hFFFE;
defparam \Bus_data[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y31_N23
dffeas \Bus_data[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Bus_data~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bus_data[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bus_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bus_data[0] .is_wysiwyg = "true";
defparam \Bus_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N28
cycloneive_lcell_comb \Breg_in~0 (
// Equation(s):
// \Breg_in~0_combout  = (\WE_Breg~0_combout  & (Bus_data[0])) # (!\WE_Breg~0_combout  & ((\in[0]~input_o )))

	.dataa(gnd),
	.datab(Bus_data[0]),
	.datac(\in[0]~input_o ),
	.datad(\WE_Breg~0_combout ),
	.cin(gnd),
	.combout(\Breg_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Breg_in~0 .lut_mask = 16'hCCF0;
defparam \Breg_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N29
dffeas \Breg_in[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Breg_in~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Breg_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg_in[0] .is_wysiwyg = "true";
defparam \Breg_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N2
cycloneive_lcell_comb \AddSubtract_1|Add0~0 (
// Equation(s):
// \AddSubtract_1|Add0~0_combout  = \SUB~input_o  $ (Breg_in[0])

	.dataa(gnd),
	.datab(\SUB~input_o ),
	.datac(gnd),
	.datad(Breg_in[0]),
	.cin(gnd),
	.combout(\AddSubtract_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \AddSubtract_1|Add0~0 .lut_mask = 16'h33CC;
defparam \AddSubtract_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N14
cycloneive_lcell_comb \AddSubtract_1|ALU_data[1]~12 (
// Equation(s):
// \AddSubtract_1|ALU_data[1]~12_combout  = ((\AddSubtract_1|Add0~1_combout  $ (Acc_in[1] $ (!\AddSubtract_1|ALU_data[0]~11 )))) # (GND)
// \AddSubtract_1|ALU_data[1]~13  = CARRY((\AddSubtract_1|Add0~1_combout  & ((Acc_in[1]) # (!\AddSubtract_1|ALU_data[0]~11 ))) # (!\AddSubtract_1|Add0~1_combout  & (Acc_in[1] & !\AddSubtract_1|ALU_data[0]~11 )))

	.dataa(\AddSubtract_1|Add0~1_combout ),
	.datab(Acc_in[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddSubtract_1|ALU_data[0]~11 ),
	.combout(\AddSubtract_1|ALU_data[1]~12_combout ),
	.cout(\AddSubtract_1|ALU_data[1]~13 ));
// synopsys translate_off
defparam \AddSubtract_1|ALU_data[1]~12 .lut_mask = 16'h698E;
defparam \AddSubtract_1|ALU_data[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y30_N15
dffeas \AddSubtract_1|ALU_data[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AddSubtract_1|ALU_data[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddSubtract_1|ALU_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AddSubtract_1|ALU_data[1] .is_wysiwyg = "true";
defparam \AddSubtract_1|ALU_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N6
cycloneive_lcell_comb \AddSubtract_1|ALU_out[1] (
// Equation(s):
// \AddSubtract_1|ALU_out [1] = (GLOBAL(\OE_ALU~clkctrl_outclk ) & ((\AddSubtract_1|ALU_data [1]))) # (!GLOBAL(\OE_ALU~clkctrl_outclk ) & (\AddSubtract_1|ALU_out [1]))

	.dataa(\AddSubtract_1|ALU_out [1]),
	.datab(gnd),
	.datac(\AddSubtract_1|ALU_data [1]),
	.datad(\OE_ALU~clkctrl_outclk ),
	.cin(gnd),
	.combout(\AddSubtract_1|ALU_out [1]),
	.cout());
// synopsys translate_off
defparam \AddSubtract_1|ALU_out[1] .lut_mask = 16'hF0AA;
defparam \AddSubtract_1|ALU_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N2
cycloneive_lcell_comb \Bus_data~27 (
// Equation(s):
// \Bus_data~27_combout  = (\Bus_data~26_combout  & (((\AddSubtract_1|ALU_out [1])) # (!\Bus_data[0]~20_combout ))) # (!\Bus_data~26_combout  & (\Bus_data[0]~20_combout  & (\Accumulator_1|Acc_out [1])))

	.dataa(\Bus_data~26_combout ),
	.datab(\Bus_data[0]~20_combout ),
	.datac(\Accumulator_1|Acc_out [1]),
	.datad(\AddSubtract_1|ALU_out [1]),
	.cin(gnd),
	.combout(\Bus_data~27_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~27 .lut_mask = 16'hEA62;
defparam \Bus_data~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N14
cycloneive_lcell_comb \Bus_data~28 (
// Equation(s):
// \Bus_data~28_combout  = (\Mem_1|Mem_out [1] & ((\OE_Mem~1_combout ) # ((\Bus_data~27_combout  & !\Bus_data~24_combout )))) # (!\Mem_1|Mem_out [1] & (\Bus_data~27_combout  & ((!\Bus_data~24_combout ))))

	.dataa(\Mem_1|Mem_out [1]),
	.datab(\Bus_data~27_combout ),
	.datac(\OE_Mem~1_combout ),
	.datad(\Bus_data~24_combout ),
	.cin(gnd),
	.combout(\Bus_data~28_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~28 .lut_mask = 16'hA0EC;
defparam \Bus_data~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y31_N15
dffeas \Bus_data[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Bus_data~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bus_data[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bus_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bus_data[1] .is_wysiwyg = "true";
defparam \Bus_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N20
cycloneive_lcell_comb \Breg_in~2 (
// Equation(s):
// \Breg_in~2_combout  = (\WE_Breg~0_combout  & (Bus_data[1])) # (!\WE_Breg~0_combout  & ((\in[1]~input_o )))

	.dataa(gnd),
	.datab(Bus_data[1]),
	.datac(\in[1]~input_o ),
	.datad(\WE_Breg~0_combout ),
	.cin(gnd),
	.combout(\Breg_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \Breg_in~2 .lut_mask = 16'hCCF0;
defparam \Breg_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N21
dffeas \Breg_in[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Breg_in~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Breg_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg_in[1] .is_wysiwyg = "true";
defparam \Breg_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N14
cycloneive_lcell_comb \AddSubtract_1|Add0~1 (
// Equation(s):
// \AddSubtract_1|Add0~1_combout  = \SUB~input_o  $ (Breg_in[1])

	.dataa(gnd),
	.datab(\SUB~input_o ),
	.datac(gnd),
	.datad(Breg_in[1]),
	.cin(gnd),
	.combout(\AddSubtract_1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \AddSubtract_1|Add0~1 .lut_mask = 16'h33CC;
defparam \AddSubtract_1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N16
cycloneive_lcell_comb \AddSubtract_1|ALU_data[2]~14 (
// Equation(s):
// \AddSubtract_1|ALU_data[2]~14_combout  = (\AddSubtract_1|Add0~2_combout  & ((Acc_in[2] & (\AddSubtract_1|ALU_data[1]~13  & VCC)) # (!Acc_in[2] & (!\AddSubtract_1|ALU_data[1]~13 )))) # (!\AddSubtract_1|Add0~2_combout  & ((Acc_in[2] & 
// (!\AddSubtract_1|ALU_data[1]~13 )) # (!Acc_in[2] & ((\AddSubtract_1|ALU_data[1]~13 ) # (GND)))))
// \AddSubtract_1|ALU_data[2]~15  = CARRY((\AddSubtract_1|Add0~2_combout  & (!Acc_in[2] & !\AddSubtract_1|ALU_data[1]~13 )) # (!\AddSubtract_1|Add0~2_combout  & ((!\AddSubtract_1|ALU_data[1]~13 ) # (!Acc_in[2]))))

	.dataa(\AddSubtract_1|Add0~2_combout ),
	.datab(Acc_in[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddSubtract_1|ALU_data[1]~13 ),
	.combout(\AddSubtract_1|ALU_data[2]~14_combout ),
	.cout(\AddSubtract_1|ALU_data[2]~15 ));
// synopsys translate_off
defparam \AddSubtract_1|ALU_data[2]~14 .lut_mask = 16'h9617;
defparam \AddSubtract_1|ALU_data[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y30_N17
dffeas \AddSubtract_1|ALU_data[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AddSubtract_1|ALU_data[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddSubtract_1|ALU_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AddSubtract_1|ALU_data[2] .is_wysiwyg = "true";
defparam \AddSubtract_1|ALU_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N4
cycloneive_lcell_comb \AddSubtract_1|ALU_out[2] (
// Equation(s):
// \AddSubtract_1|ALU_out [2] = (GLOBAL(\OE_ALU~clkctrl_outclk ) & ((\AddSubtract_1|ALU_data [2]))) # (!GLOBAL(\OE_ALU~clkctrl_outclk ) & (\AddSubtract_1|ALU_out [2]))

	.dataa(gnd),
	.datab(\AddSubtract_1|ALU_out [2]),
	.datac(\OE_ALU~clkctrl_outclk ),
	.datad(\AddSubtract_1|ALU_data [2]),
	.cin(gnd),
	.combout(\AddSubtract_1|ALU_out [2]),
	.cout());
// synopsys translate_off
defparam \AddSubtract_1|ALU_out[2] .lut_mask = 16'hFC0C;
defparam \AddSubtract_1|ALU_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N2
cycloneive_lcell_comb \Bus_data~30 (
// Equation(s):
// \Bus_data~30_combout  = (\Bus_data~29_combout  & ((\Bus_data[0]~21_combout ) # ((\AddSubtract_1|ALU_out [2])))) # (!\Bus_data~29_combout  & (!\Bus_data[0]~21_combout  & (\Breg_1|Breg_out [2])))

	.dataa(\Bus_data~29_combout ),
	.datab(\Bus_data[0]~21_combout ),
	.datac(\Breg_1|Breg_out [2]),
	.datad(\AddSubtract_1|ALU_out [2]),
	.cin(gnd),
	.combout(\Bus_data~30_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~30 .lut_mask = 16'hBA98;
defparam \Bus_data~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y32_N16
cycloneive_lcell_comb \Mem_in~4 (
// Equation(s):
// \Mem_in~4_combout  = (\WE_Mem~0_combout  & ((Bus_data[2]))) # (!\WE_Mem~0_combout  & (\in[2]~input_o ))

	.dataa(\in[2]~input_o ),
	.datab(gnd),
	.datac(Bus_data[2]),
	.datad(\WE_Mem~0_combout ),
	.cin(gnd),
	.combout(\Mem_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_in~4 .lut_mask = 16'hF0AA;
defparam \Mem_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y32_N17
dffeas \Mem_in[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Mem_in~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mem_in[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Mem_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_in[2] .is_wysiwyg = "true";
defparam \Mem_in[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y31_N3
dffeas \Mem_1|Memory.data_a[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Mem_in[2]),
	.clrn(!\rs_Mem~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mem_1|Memory.data_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_1|Memory.data_a[2] .is_wysiwyg = "true";
defparam \Mem_1|Memory.data_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N2
cycloneive_lcell_comb \Mem_1|Memory~2 (
// Equation(s):
// \Mem_1|Memory~2_combout  = (GLOBAL(\Mem_1|Memory.we_a~clkctrl_outclk ) & (\Mem_1|Memory~2_combout )) # (!GLOBAL(\Mem_1|Memory.we_a~clkctrl_outclk ) & ((\Mem_1|Memory.data_a [2])))

	.dataa(gnd),
	.datab(\Mem_1|Memory~2_combout ),
	.datac(\Mem_1|Memory.data_a [2]),
	.datad(\Mem_1|Memory.we_a~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mem_1|Memory~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_1|Memory~2 .lut_mask = 16'hCCF0;
defparam \Mem_1|Memory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N20
cycloneive_lcell_comb \Mem_1|Mem_out[2]~feeder (
// Equation(s):
// \Mem_1|Mem_out[2]~feeder_combout  = \Mem_1|Memory~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mem_1|Memory~2_combout ),
	.cin(gnd),
	.combout(\Mem_1|Mem_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_1|Mem_out[2]~feeder .lut_mask = 16'hFF00;
defparam \Mem_1|Mem_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y31_N21
dffeas \Mem_1|Mem_out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Mem_1|Mem_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mem_1|Mem_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mem_1|Mem_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_1|Mem_out[2] .is_wysiwyg = "true";
defparam \Mem_1|Mem_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N0
cycloneive_lcell_comb \Bus_data~31 (
// Equation(s):
// \Bus_data~31_combout  = (\Bus_data~24_combout  & (\OE_Mem~1_combout  & ((\Mem_1|Mem_out [2])))) # (!\Bus_data~24_combout  & ((\Bus_data~30_combout ) # ((\OE_Mem~1_combout  & \Mem_1|Mem_out [2]))))

	.dataa(\Bus_data~24_combout ),
	.datab(\OE_Mem~1_combout ),
	.datac(\Bus_data~30_combout ),
	.datad(\Mem_1|Mem_out [2]),
	.cin(gnd),
	.combout(\Bus_data~31_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~31 .lut_mask = 16'hDC50;
defparam \Bus_data~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y31_N1
dffeas \Bus_data[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Bus_data~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bus_data[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bus_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bus_data[2] .is_wysiwyg = "true";
defparam \Bus_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N16
cycloneive_lcell_comb \Breg_in~3 (
// Equation(s):
// \Breg_in~3_combout  = (\WE_Breg~0_combout  & (Bus_data[2])) # (!\WE_Breg~0_combout  & ((\in[2]~input_o )))

	.dataa(gnd),
	.datab(Bus_data[2]),
	.datac(\in[2]~input_o ),
	.datad(\WE_Breg~0_combout ),
	.cin(gnd),
	.combout(\Breg_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \Breg_in~3 .lut_mask = 16'hCCF0;
defparam \Breg_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N17
dffeas \Breg_in[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Breg_in~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Breg_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg_in[2] .is_wysiwyg = "true";
defparam \Breg_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N30
cycloneive_lcell_comb \AddSubtract_1|Add0~2 (
// Equation(s):
// \AddSubtract_1|Add0~2_combout  = \SUB~input_o  $ (Breg_in[2])

	.dataa(gnd),
	.datab(\SUB~input_o ),
	.datac(gnd),
	.datad(Breg_in[2]),
	.cin(gnd),
	.combout(\AddSubtract_1|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \AddSubtract_1|Add0~2 .lut_mask = 16'h33CC;
defparam \AddSubtract_1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N18
cycloneive_lcell_comb \AddSubtract_1|ALU_data[3]~16 (
// Equation(s):
// \AddSubtract_1|ALU_data[3]~16_combout  = ((\AddSubtract_1|Add0~3_combout  $ (Acc_in[3] $ (!\AddSubtract_1|ALU_data[2]~15 )))) # (GND)
// \AddSubtract_1|ALU_data[3]~17  = CARRY((\AddSubtract_1|Add0~3_combout  & ((Acc_in[3]) # (!\AddSubtract_1|ALU_data[2]~15 ))) # (!\AddSubtract_1|Add0~3_combout  & (Acc_in[3] & !\AddSubtract_1|ALU_data[2]~15 )))

	.dataa(\AddSubtract_1|Add0~3_combout ),
	.datab(Acc_in[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddSubtract_1|ALU_data[2]~15 ),
	.combout(\AddSubtract_1|ALU_data[3]~16_combout ),
	.cout(\AddSubtract_1|ALU_data[3]~17 ));
// synopsys translate_off
defparam \AddSubtract_1|ALU_data[3]~16 .lut_mask = 16'h698E;
defparam \AddSubtract_1|ALU_data[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y30_N19
dffeas \AddSubtract_1|ALU_data[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AddSubtract_1|ALU_data[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddSubtract_1|ALU_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AddSubtract_1|ALU_data[3] .is_wysiwyg = "true";
defparam \AddSubtract_1|ALU_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N2
cycloneive_lcell_comb \AddSubtract_1|ALU_out[3] (
// Equation(s):
// \AddSubtract_1|ALU_out [3] = (GLOBAL(\OE_ALU~clkctrl_outclk ) & ((\AddSubtract_1|ALU_data [3]))) # (!GLOBAL(\OE_ALU~clkctrl_outclk ) & (\AddSubtract_1|ALU_out [3]))

	.dataa(gnd),
	.datab(\AddSubtract_1|ALU_out [3]),
	.datac(\OE_ALU~clkctrl_outclk ),
	.datad(\AddSubtract_1|ALU_data [3]),
	.cin(gnd),
	.combout(\AddSubtract_1|ALU_out [3]),
	.cout());
// synopsys translate_off
defparam \AddSubtract_1|ALU_out[3] .lut_mask = 16'hFC0C;
defparam \AddSubtract_1|ALU_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N6
cycloneive_lcell_comb \Bus_data~33 (
// Equation(s):
// \Bus_data~33_combout  = (\Bus_data[0]~20_combout  & ((\Bus_data~32_combout  & ((\AddSubtract_1|ALU_out [3]))) # (!\Bus_data~32_combout  & (\Accumulator_1|Acc_out [3])))) # (!\Bus_data[0]~20_combout  & (((\Bus_data~32_combout ))))

	.dataa(\Accumulator_1|Acc_out [3]),
	.datab(\Bus_data[0]~20_combout ),
	.datac(\Bus_data~32_combout ),
	.datad(\AddSubtract_1|ALU_out [3]),
	.cin(gnd),
	.combout(\Bus_data~33_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~33 .lut_mask = 16'hF838;
defparam \Bus_data~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N18
cycloneive_lcell_comb \Bus_data~34 (
// Equation(s):
// \Bus_data~34_combout  = (\Mem_1|Mem_out [3] & ((\OE_Mem~1_combout ) # ((!\Bus_data~24_combout  & \Bus_data~33_combout )))) # (!\Mem_1|Mem_out [3] & (!\Bus_data~24_combout  & ((\Bus_data~33_combout ))))

	.dataa(\Mem_1|Mem_out [3]),
	.datab(\Bus_data~24_combout ),
	.datac(\OE_Mem~1_combout ),
	.datad(\Bus_data~33_combout ),
	.cin(gnd),
	.combout(\Bus_data~34_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~34 .lut_mask = 16'hB3A0;
defparam \Bus_data~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y31_N19
dffeas \Bus_data[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Bus_data~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bus_data[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bus_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bus_data[3] .is_wysiwyg = "true";
defparam \Bus_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N4
cycloneive_lcell_comb \Breg_in~4 (
// Equation(s):
// \Breg_in~4_combout  = (\WE_Breg~0_combout  & ((Bus_data[3]))) # (!\WE_Breg~0_combout  & (\in[3]~input_o ))

	.dataa(gnd),
	.datab(\in[3]~input_o ),
	.datac(Bus_data[3]),
	.datad(\WE_Breg~0_combout ),
	.cin(gnd),
	.combout(\Breg_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \Breg_in~4 .lut_mask = 16'hF0CC;
defparam \Breg_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y32_N5
dffeas \Breg_in[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Breg_in~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Breg_in[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg_in[3] .is_wysiwyg = "true";
defparam \Breg_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N2
cycloneive_lcell_comb \AddSubtract_1|Add0~3 (
// Equation(s):
// \AddSubtract_1|Add0~3_combout  = \SUB~input_o  $ (Breg_in[3])

	.dataa(\SUB~input_o ),
	.datab(gnd),
	.datac(Breg_in[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\AddSubtract_1|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \AddSubtract_1|Add0~3 .lut_mask = 16'h5A5A;
defparam \AddSubtract_1|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N20
cycloneive_lcell_comb \AddSubtract_1|ALU_data[4]~18 (
// Equation(s):
// \AddSubtract_1|ALU_data[4]~18_combout  = (Acc_in[4] & ((\AddSubtract_1|Add0~4_combout  & (\AddSubtract_1|ALU_data[3]~17  & VCC)) # (!\AddSubtract_1|Add0~4_combout  & (!\AddSubtract_1|ALU_data[3]~17 )))) # (!Acc_in[4] & ((\AddSubtract_1|Add0~4_combout  & 
// (!\AddSubtract_1|ALU_data[3]~17 )) # (!\AddSubtract_1|Add0~4_combout  & ((\AddSubtract_1|ALU_data[3]~17 ) # (GND)))))
// \AddSubtract_1|ALU_data[4]~19  = CARRY((Acc_in[4] & (!\AddSubtract_1|Add0~4_combout  & !\AddSubtract_1|ALU_data[3]~17 )) # (!Acc_in[4] & ((!\AddSubtract_1|ALU_data[3]~17 ) # (!\AddSubtract_1|Add0~4_combout ))))

	.dataa(Acc_in[4]),
	.datab(\AddSubtract_1|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddSubtract_1|ALU_data[3]~17 ),
	.combout(\AddSubtract_1|ALU_data[4]~18_combout ),
	.cout(\AddSubtract_1|ALU_data[4]~19 ));
// synopsys translate_off
defparam \AddSubtract_1|ALU_data[4]~18 .lut_mask = 16'h9617;
defparam \AddSubtract_1|ALU_data[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y30_N21
dffeas \AddSubtract_1|ALU_data[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AddSubtract_1|ALU_data[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddSubtract_1|ALU_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AddSubtract_1|ALU_data[4] .is_wysiwyg = "true";
defparam \AddSubtract_1|ALU_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N28
cycloneive_lcell_comb \AddSubtract_1|ALU_out[4] (
// Equation(s):
// \AddSubtract_1|ALU_out [4] = (GLOBAL(\OE_ALU~clkctrl_outclk ) & ((\AddSubtract_1|ALU_data [4]))) # (!GLOBAL(\OE_ALU~clkctrl_outclk ) & (\AddSubtract_1|ALU_out [4]))

	.dataa(gnd),
	.datab(\AddSubtract_1|ALU_out [4]),
	.datac(\OE_ALU~clkctrl_outclk ),
	.datad(\AddSubtract_1|ALU_data [4]),
	.cin(gnd),
	.combout(\AddSubtract_1|ALU_out [4]),
	.cout());
// synopsys translate_off
defparam \AddSubtract_1|ALU_out[4] .lut_mask = 16'hFC0C;
defparam \AddSubtract_1|ALU_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y31_N10
cycloneive_lcell_comb \Bus_data[4]~0 (
// Equation(s):
// \Bus_data[4]~0_combout  = (\OE_ALU~4_combout  & ((\AddSubtract_1|ALU_out [4]))) # (!\OE_ALU~4_combout  & (\Bus_data~11_combout ))

	.dataa(\Bus_data~11_combout ),
	.datab(\OE_ALU~4_combout ),
	.datac(gnd),
	.datad(\AddSubtract_1|ALU_out [4]),
	.cin(gnd),
	.combout(\Bus_data[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data[4]~0 .lut_mask = 16'hEE22;
defparam \Bus_data[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y32_N0
cycloneive_lcell_comb \Mem_in~6 (
// Equation(s):
// \Mem_in~6_combout  = (\WE_Mem~0_combout  & ((Bus_data[4]))) # (!\WE_Mem~0_combout  & (\in[4]~input_o ))

	.dataa(gnd),
	.datab(\in[4]~input_o ),
	.datac(Bus_data[4]),
	.datad(\WE_Mem~0_combout ),
	.cin(gnd),
	.combout(\Mem_in~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_in~6 .lut_mask = 16'hF0CC;
defparam \Mem_in~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y32_N1
dffeas \Mem_in[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Mem_in~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mem_in[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Mem_in[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_in[4] .is_wysiwyg = "true";
defparam \Mem_in[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y31_N27
dffeas \Mem_1|Memory.data_a[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Mem_in[4]),
	.clrn(!\rs_Mem~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mem_1|Memory.data_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_1|Memory.data_a[4] .is_wysiwyg = "true";
defparam \Mem_1|Memory.data_a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N26
cycloneive_lcell_comb \Mem_1|Memory~4 (
// Equation(s):
// \Mem_1|Memory~4_combout  = (GLOBAL(\Mem_1|Memory.we_a~clkctrl_outclk ) & (\Mem_1|Memory~4_combout )) # (!GLOBAL(\Mem_1|Memory.we_a~clkctrl_outclk ) & ((\Mem_1|Memory.data_a [4])))

	.dataa(\Mem_1|Memory~4_combout ),
	.datab(gnd),
	.datac(\Mem_1|Memory.data_a [4]),
	.datad(\Mem_1|Memory.we_a~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mem_1|Memory~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_1|Memory~4 .lut_mask = 16'hAAF0;
defparam \Mem_1|Memory~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y31_N15
dffeas \Mem_1|Mem_out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mem_1|Memory~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Mem_1|Mem_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mem_1|Mem_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_1|Mem_out[4] .is_wysiwyg = "true";
defparam \Mem_1|Mem_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y31_N11
dffeas \Bus_data[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Bus_data[4]~0_combout ),
	.asdata(\Mem_1|Mem_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\OE_Mem~1_combout ),
	.ena(\Bus_data[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bus_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bus_data[4] .is_wysiwyg = "true";
defparam \Bus_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N8
cycloneive_lcell_comb \PC_in~0 (
// Equation(s):
// \PC_in~0_combout  = (\WE_PC~0_combout  & ((Bus_data[4]))) # (!\WE_PC~0_combout  & (\in[4]~input_o ))

	.dataa(gnd),
	.datab(\in[4]~input_o ),
	.datac(Bus_data[4]),
	.datad(\WE_PC~0_combout ),
	.cin(gnd),
	.combout(\PC_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_in~0 .lut_mask = 16'hF0CC;
defparam \PC_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N10
cycloneive_lcell_comb \PC_in[3]~1 (
// Equation(s):
// \PC_in[3]~1_combout  = (\WE_PC~0_combout ) # ((\load_PC~3_combout  & ((\load_PC~4_combout ))) # (!\load_PC~3_combout  & (\load_PC~q )))

	.dataa(\load_PC~3_combout ),
	.datab(\load_PC~q ),
	.datac(\load_PC~4_combout ),
	.datad(\WE_PC~0_combout ),
	.cin(gnd),
	.combout(\PC_in[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_in[3]~1 .lut_mask = 16'hFFE4;
defparam \PC_in[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N9
dffeas \PC_in[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_in~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_in[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_in[0] .is_wysiwyg = "true";
defparam \PC_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N12
cycloneive_lcell_comb \ProgramCounter_1|counter[0]~0 (
// Equation(s):
// \ProgramCounter_1|counter[0]~0_combout  = (\ProgramCounter_1|always0~0_combout  & ((PC_in[0]))) # (!\ProgramCounter_1|always0~0_combout  & (\ProgramCounter_1|counter [0]))

	.dataa(\ProgramCounter_1|always0~0_combout ),
	.datab(gnd),
	.datac(\ProgramCounter_1|counter [0]),
	.datad(PC_in[0]),
	.cin(gnd),
	.combout(\ProgramCounter_1|counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter_1|counter[0]~0 .lut_mask = 16'hFA50;
defparam \ProgramCounter_1|counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N14
cycloneive_lcell_comb \ProgramCounter_1|Add0~0 (
// Equation(s):
// \ProgramCounter_1|Add0~0_combout  = \ProgramCounter_1|counter [0] $ (\ProgramCounter_1|counter [1])

	.dataa(\ProgramCounter_1|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ProgramCounter_1|counter [1]),
	.cin(gnd),
	.combout(\ProgramCounter_1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter_1|Add0~0 .lut_mask = 16'h55AA;
defparam \ProgramCounter_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N31
dffeas \ProgramCounter_1|counter[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ProgramCounter_1|counter[1]~1_combout ),
	.asdata(\ProgramCounter_1|Add0~0_combout ),
	.clrn(!\rs_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\en_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter_1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter_1|counter[1] .is_wysiwyg = "true";
defparam \ProgramCounter_1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N15
cycloneive_io_ibuf \in[5]~input (
	.i(in[5]),
	.ibar(gnd),
	.o(\in[5]~input_o ));
// synopsys translate_off
defparam \in[5]~input .bus_hold = "false";
defparam \in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N6
cycloneive_lcell_comb \Acc_in~6 (
// Equation(s):
// \Acc_in~6_combout  = (\WE_Acc~0_combout  & ((Bus_data[5]))) # (!\WE_Acc~0_combout  & (\in[5]~input_o ))

	.dataa(gnd),
	.datab(\in[5]~input_o ),
	.datac(Bus_data[5]),
	.datad(\WE_Acc~0_combout ),
	.cin(gnd),
	.combout(\Acc_in~6_combout ),
	.cout());
// synopsys translate_off
defparam \Acc_in~6 .lut_mask = 16'hF0CC;
defparam \Acc_in~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y31_N7
dffeas \Acc_in[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Acc_in~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Acc_in[5]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc_in[5] .is_wysiwyg = "true";
defparam \Acc_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y31_N27
dffeas \Accumulator_1|Acc[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Acc_in[5]),
	.clrn(!\rs_Acc~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Accumulator_1|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Accumulator_1|Acc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Accumulator_1|Acc[5] .is_wysiwyg = "true";
defparam \Accumulator_1|Acc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N26
cycloneive_lcell_comb \Accumulator_1|Acc_out[5] (
// Equation(s):
// \Accumulator_1|Acc_out [5] = (GLOBAL(\OE_Acc~clkctrl_outclk ) & ((\Accumulator_1|Acc [5]))) # (!GLOBAL(\OE_Acc~clkctrl_outclk ) & (\Accumulator_1|Acc_out [5]))

	.dataa(\Accumulator_1|Acc_out [5]),
	.datab(gnd),
	.datac(\Accumulator_1|Acc [5]),
	.datad(\OE_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Accumulator_1|Acc_out [5]),
	.cout());
// synopsys translate_off
defparam \Accumulator_1|Acc_out[5] .lut_mask = 16'hF0AA;
defparam \Accumulator_1|Acc_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N22
cycloneive_lcell_comb \Bus_data~14 (
// Equation(s):
// \Bus_data~14_combout  = (\Bus_data[4]~8_combout  & (!\Bus_data[4]~9_combout  & (\in[5]~input_o ))) # (!\Bus_data[4]~8_combout  & ((\Bus_data[4]~9_combout ) # ((\Accumulator_1|Acc_out [5]))))

	.dataa(\Bus_data[4]~8_combout ),
	.datab(\Bus_data[4]~9_combout ),
	.datac(\in[5]~input_o ),
	.datad(\Accumulator_1|Acc_out [5]),
	.cin(gnd),
	.combout(\Bus_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~14 .lut_mask = 16'h7564;
defparam \Bus_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N10
cycloneive_lcell_comb \ProgramCounter_1|PC_out[1] (
// Equation(s):
// \ProgramCounter_1|PC_out [1] = (GLOBAL(\OE_PC~clkctrl_outclk ) & ((\ProgramCounter_1|counter [1]))) # (!GLOBAL(\OE_PC~clkctrl_outclk ) & (\ProgramCounter_1|PC_out [1]))

	.dataa(\ProgramCounter_1|PC_out [1]),
	.datab(gnd),
	.datac(\OE_PC~clkctrl_outclk ),
	.datad(\ProgramCounter_1|counter [1]),
	.cin(gnd),
	.combout(\ProgramCounter_1|PC_out [1]),
	.cout());
// synopsys translate_off
defparam \ProgramCounter_1|PC_out[1] .lut_mask = 16'hFA0A;
defparam \ProgramCounter_1|PC_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y32_N14
cycloneive_lcell_comb \Breg_in~6 (
// Equation(s):
// \Breg_in~6_combout  = (\WE_Breg~0_combout  & ((Bus_data[5]))) # (!\WE_Breg~0_combout  & (\in[5]~input_o ))

	.dataa(gnd),
	.datab(\in[5]~input_o ),
	.datac(\WE_Breg~0_combout ),
	.datad(Bus_data[5]),
	.cin(gnd),
	.combout(\Breg_in~6_combout ),
	.cout());
// synopsys translate_off
defparam \Breg_in~6 .lut_mask = 16'hFC0C;
defparam \Breg_in~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y32_N15
dffeas \Breg_in[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Breg_in~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Breg_in[5]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg_in[5] .is_wysiwyg = "true";
defparam \Breg_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y32_N15
dffeas \Breg_1|Breg[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Breg_in[5]),
	.clrn(!\rs_Breg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg_1|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg_1|Breg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg_1|Breg[5] .is_wysiwyg = "true";
defparam \Breg_1|Breg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N14
cycloneive_lcell_comb \Breg_1|Breg_out[5] (
// Equation(s):
// \Breg_1|Breg_out [5] = (GLOBAL(\OE_Breg~clkctrl_outclk ) & ((\Breg_1|Breg [5]))) # (!GLOBAL(\OE_Breg~clkctrl_outclk ) & (\Breg_1|Breg_out [5]))

	.dataa(gnd),
	.datab(\Breg_1|Breg_out [5]),
	.datac(\Breg_1|Breg [5]),
	.datad(\OE_Breg~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Breg_1|Breg_out [5]),
	.cout());
// synopsys translate_off
defparam \Breg_1|Breg_out[5] .lut_mask = 16'hF0CC;
defparam \Breg_1|Breg_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N24
cycloneive_lcell_comb \Bus_data~15 (
// Equation(s):
// \Bus_data~15_combout  = (\Bus_data~14_combout  & (((\Breg_1|Breg_out [5]) # (!\Bus_data[4]~9_combout )))) # (!\Bus_data~14_combout  & (\ProgramCounter_1|PC_out [1] & ((\Bus_data[4]~9_combout ))))

	.dataa(\Bus_data~14_combout ),
	.datab(\ProgramCounter_1|PC_out [1]),
	.datac(\Breg_1|Breg_out [5]),
	.datad(\Bus_data[4]~9_combout ),
	.cin(gnd),
	.combout(\Bus_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~15 .lut_mask = 16'hE4AA;
defparam \Bus_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N22
cycloneive_lcell_comb \AddSubtract_1|Add0~5 (
// Equation(s):
// \AddSubtract_1|Add0~5_combout  = \SUB~input_o  $ (Breg_in[5])

	.dataa(gnd),
	.datab(\SUB~input_o ),
	.datac(gnd),
	.datad(Breg_in[5]),
	.cin(gnd),
	.combout(\AddSubtract_1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \AddSubtract_1|Add0~5 .lut_mask = 16'h33CC;
defparam \AddSubtract_1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N22
cycloneive_lcell_comb \AddSubtract_1|ALU_data[5]~20 (
// Equation(s):
// \AddSubtract_1|ALU_data[5]~20_combout  = ((\AddSubtract_1|Add0~5_combout  $ (Acc_in[5] $ (!\AddSubtract_1|ALU_data[4]~19 )))) # (GND)
// \AddSubtract_1|ALU_data[5]~21  = CARRY((\AddSubtract_1|Add0~5_combout  & ((Acc_in[5]) # (!\AddSubtract_1|ALU_data[4]~19 ))) # (!\AddSubtract_1|Add0~5_combout  & (Acc_in[5] & !\AddSubtract_1|ALU_data[4]~19 )))

	.dataa(\AddSubtract_1|Add0~5_combout ),
	.datab(Acc_in[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddSubtract_1|ALU_data[4]~19 ),
	.combout(\AddSubtract_1|ALU_data[5]~20_combout ),
	.cout(\AddSubtract_1|ALU_data[5]~21 ));
// synopsys translate_off
defparam \AddSubtract_1|ALU_data[5]~20 .lut_mask = 16'h698E;
defparam \AddSubtract_1|ALU_data[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y30_N23
dffeas \AddSubtract_1|ALU_data[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AddSubtract_1|ALU_data[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddSubtract_1|ALU_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AddSubtract_1|ALU_data[5] .is_wysiwyg = "true";
defparam \AddSubtract_1|ALU_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N10
cycloneive_lcell_comb \AddSubtract_1|ALU_out[5] (
// Equation(s):
// \AddSubtract_1|ALU_out [5] = (GLOBAL(\OE_ALU~clkctrl_outclk ) & ((\AddSubtract_1|ALU_data [5]))) # (!GLOBAL(\OE_ALU~clkctrl_outclk ) & (\AddSubtract_1|ALU_out [5]))

	.dataa(\AddSubtract_1|ALU_out [5]),
	.datab(gnd),
	.datac(\OE_ALU~clkctrl_outclk ),
	.datad(\AddSubtract_1|ALU_data [5]),
	.cin(gnd),
	.combout(\AddSubtract_1|ALU_out [5]),
	.cout());
// synopsys translate_off
defparam \AddSubtract_1|ALU_out[5] .lut_mask = 16'hFA0A;
defparam \AddSubtract_1|ALU_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N12
cycloneive_lcell_comb \Bus_data[5]~1 (
// Equation(s):
// \Bus_data[5]~1_combout  = (\OE_ALU~4_combout  & ((\AddSubtract_1|ALU_out [5]))) # (!\OE_ALU~4_combout  & (\Bus_data~15_combout ))

	.dataa(\OE_ALU~4_combout ),
	.datab(\Bus_data~15_combout ),
	.datac(gnd),
	.datad(\AddSubtract_1|ALU_out [5]),
	.cin(gnd),
	.combout(\Bus_data[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data[5]~1 .lut_mask = 16'hEE44;
defparam \Bus_data[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y32_N26
cycloneive_lcell_comb \Mem_in~7 (
// Equation(s):
// \Mem_in~7_combout  = (\WE_Mem~0_combout  & (Bus_data[5])) # (!\WE_Mem~0_combout  & ((\in[5]~input_o )))

	.dataa(Bus_data[5]),
	.datab(gnd),
	.datac(\in[5]~input_o ),
	.datad(\WE_Mem~0_combout ),
	.cin(gnd),
	.combout(\Mem_in~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_in~7 .lut_mask = 16'hAAF0;
defparam \Mem_in~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y32_N27
dffeas \Mem_in[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Mem_in~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mem_in[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Mem_in[5]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_in[5] .is_wysiwyg = "true";
defparam \Mem_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y31_N3
dffeas \Mem_1|Memory.data_a[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Mem_in[5]),
	.clrn(!\rs_Mem~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mem_1|Memory.data_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_1|Memory.data_a[5] .is_wysiwyg = "true";
defparam \Mem_1|Memory.data_a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N2
cycloneive_lcell_comb \Mem_1|Memory~5 (
// Equation(s):
// \Mem_1|Memory~5_combout  = (GLOBAL(\Mem_1|Memory.we_a~clkctrl_outclk ) & (\Mem_1|Memory~5_combout )) # (!GLOBAL(\Mem_1|Memory.we_a~clkctrl_outclk ) & ((\Mem_1|Memory.data_a [5])))

	.dataa(gnd),
	.datab(\Mem_1|Memory~5_combout ),
	.datac(\Mem_1|Memory.data_a [5]),
	.datad(\Mem_1|Memory.we_a~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mem_1|Memory~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_1|Memory~5 .lut_mask = 16'hCCF0;
defparam \Mem_1|Memory~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N28
cycloneive_lcell_comb \Mem_1|Mem_out[5]~feeder (
// Equation(s):
// \Mem_1|Mem_out[5]~feeder_combout  = \Mem_1|Memory~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mem_1|Memory~5_combout ),
	.cin(gnd),
	.combout(\Mem_1|Mem_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_1|Mem_out[5]~feeder .lut_mask = 16'hFF00;
defparam \Mem_1|Mem_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y31_N29
dffeas \Mem_1|Mem_out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Mem_1|Mem_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mem_1|Mem_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mem_1|Mem_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_1|Mem_out[5] .is_wysiwyg = "true";
defparam \Mem_1|Mem_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y30_N13
dffeas \Bus_data[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Bus_data[5]~1_combout ),
	.asdata(\Mem_1|Mem_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\OE_Mem~1_combout ),
	.ena(\Bus_data[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bus_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bus_data[5] .is_wysiwyg = "true";
defparam \Bus_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N16
cycloneive_lcell_comb \PC_in~2 (
// Equation(s):
// \PC_in~2_combout  = (\WE_PC~0_combout  & ((Bus_data[5]))) # (!\WE_PC~0_combout  & (\in[5]~input_o ))

	.dataa(\in[5]~input_o ),
	.datab(gnd),
	.datac(Bus_data[5]),
	.datad(\WE_PC~0_combout ),
	.cin(gnd),
	.combout(\PC_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC_in~2 .lut_mask = 16'hF0AA;
defparam \PC_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N17
dffeas \PC_in[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_in~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_in[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_in[1] .is_wysiwyg = "true";
defparam \PC_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N30
cycloneive_lcell_comb \ProgramCounter_1|counter[1]~1 (
// Equation(s):
// \ProgramCounter_1|counter[1]~1_combout  = (\ProgramCounter_1|always0~0_combout  & ((PC_in[1]))) # (!\ProgramCounter_1|always0~0_combout  & (\ProgramCounter_1|counter [1]))

	.dataa(\ProgramCounter_1|always0~0_combout ),
	.datab(gnd),
	.datac(\ProgramCounter_1|counter [1]),
	.datad(PC_in[1]),
	.cin(gnd),
	.combout(\ProgramCounter_1|counter[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter_1|counter[1]~1 .lut_mask = 16'hFA50;
defparam \ProgramCounter_1|counter[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N8
cycloneive_lcell_comb \ProgramCounter_1|Add0~1 (
// Equation(s):
// \ProgramCounter_1|Add0~1_combout  = \ProgramCounter_1|counter [2] $ (((\ProgramCounter_1|counter [1] & \ProgramCounter_1|counter [0])))

	.dataa(\ProgramCounter_1|counter [2]),
	.datab(\ProgramCounter_1|counter [1]),
	.datac(gnd),
	.datad(\ProgramCounter_1|counter [0]),
	.cin(gnd),
	.combout(\ProgramCounter_1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter_1|Add0~1 .lut_mask = 16'h66AA;
defparam \ProgramCounter_1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N5
dffeas \ProgramCounter_1|counter[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ProgramCounter_1|counter[2]~2_combout ),
	.asdata(\ProgramCounter_1|Add0~1_combout ),
	.clrn(!\rs_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\en_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter_1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter_1|counter[2] .is_wysiwyg = "true";
defparam \ProgramCounter_1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N1
cycloneive_io_ibuf \in[6]~input (
	.i(in[6]),
	.ibar(gnd),
	.o(\in[6]~input_o ));
// synopsys translate_off
defparam \in[6]~input .bus_hold = "false";
defparam \in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N16
cycloneive_lcell_comb \ProgramCounter_1|PC_out[2] (
// Equation(s):
// \ProgramCounter_1|PC_out [2] = (GLOBAL(\OE_PC~clkctrl_outclk ) & ((\ProgramCounter_1|counter [2]))) # (!GLOBAL(\OE_PC~clkctrl_outclk ) & (\ProgramCounter_1|PC_out [2]))

	.dataa(gnd),
	.datab(\ProgramCounter_1|PC_out [2]),
	.datac(\OE_PC~clkctrl_outclk ),
	.datad(\ProgramCounter_1|counter [2]),
	.cin(gnd),
	.combout(\ProgramCounter_1|PC_out [2]),
	.cout());
// synopsys translate_off
defparam \ProgramCounter_1|PC_out[2] .lut_mask = 16'hFC0C;
defparam \ProgramCounter_1|PC_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N6
cycloneive_lcell_comb \Bus_data~16 (
// Equation(s):
// \Bus_data~16_combout  = (\Bus_data[4]~8_combout  & ((\Bus_data[4]~9_combout  & ((\ProgramCounter_1|PC_out [2]))) # (!\Bus_data[4]~9_combout  & (\in[6]~input_o )))) # (!\Bus_data[4]~8_combout  & (\Bus_data[4]~9_combout ))

	.dataa(\Bus_data[4]~8_combout ),
	.datab(\Bus_data[4]~9_combout ),
	.datac(\in[6]~input_o ),
	.datad(\ProgramCounter_1|PC_out [2]),
	.cin(gnd),
	.combout(\Bus_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~16 .lut_mask = 16'hEC64;
defparam \Bus_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y32_N12
cycloneive_lcell_comb \Breg_in~7 (
// Equation(s):
// \Breg_in~7_combout  = (\WE_Breg~0_combout  & (Bus_data[6])) # (!\WE_Breg~0_combout  & ((\in[6]~input_o )))

	.dataa(gnd),
	.datab(Bus_data[6]),
	.datac(\in[6]~input_o ),
	.datad(\WE_Breg~0_combout ),
	.cin(gnd),
	.combout(\Breg_in~7_combout ),
	.cout());
// synopsys translate_off
defparam \Breg_in~7 .lut_mask = 16'hCCF0;
defparam \Breg_in~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y32_N13
dffeas \Breg_in[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Breg_in~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Breg_in[6]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg_in[6] .is_wysiwyg = "true";
defparam \Breg_in[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y32_N1
dffeas \Breg_1|Breg[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Breg_in[6]),
	.clrn(!\rs_Breg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg_1|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg_1|Breg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg_1|Breg[6] .is_wysiwyg = "true";
defparam \Breg_1|Breg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N0
cycloneive_lcell_comb \Breg_1|Breg_out[6] (
// Equation(s):
// \Breg_1|Breg_out [6] = (GLOBAL(\OE_Breg~clkctrl_outclk ) & ((\Breg_1|Breg [6]))) # (!GLOBAL(\OE_Breg~clkctrl_outclk ) & (\Breg_1|Breg_out [6]))

	.dataa(gnd),
	.datab(\Breg_1|Breg_out [6]),
	.datac(\Breg_1|Breg [6]),
	.datad(\OE_Breg~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Breg_1|Breg_out [6]),
	.cout());
// synopsys translate_off
defparam \Breg_1|Breg_out[6] .lut_mask = 16'hF0CC;
defparam \Breg_1|Breg_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N16
cycloneive_lcell_comb \Acc_in~7 (
// Equation(s):
// \Acc_in~7_combout  = (\WE_Acc~0_combout  & (Bus_data[6])) # (!\WE_Acc~0_combout  & ((\in[6]~input_o )))

	.dataa(Bus_data[6]),
	.datab(gnd),
	.datac(\in[6]~input_o ),
	.datad(\WE_Acc~0_combout ),
	.cin(gnd),
	.combout(\Acc_in~7_combout ),
	.cout());
// synopsys translate_off
defparam \Acc_in~7 .lut_mask = 16'hAAF0;
defparam \Acc_in~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y31_N17
dffeas \Acc_in[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Acc_in~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Acc_in[6]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc_in[6] .is_wysiwyg = "true";
defparam \Acc_in[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y31_N13
dffeas \Accumulator_1|Acc[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Acc_in[6]),
	.clrn(!\rs_Acc~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Accumulator_1|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Accumulator_1|Acc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Accumulator_1|Acc[6] .is_wysiwyg = "true";
defparam \Accumulator_1|Acc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N12
cycloneive_lcell_comb \Accumulator_1|Acc_out[6] (
// Equation(s):
// \Accumulator_1|Acc_out [6] = (GLOBAL(\OE_Acc~clkctrl_outclk ) & ((\Accumulator_1|Acc [6]))) # (!GLOBAL(\OE_Acc~clkctrl_outclk ) & (\Accumulator_1|Acc_out [6]))

	.dataa(\Accumulator_1|Acc_out [6]),
	.datab(gnd),
	.datac(\Accumulator_1|Acc [6]),
	.datad(\OE_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Accumulator_1|Acc_out [6]),
	.cout());
// synopsys translate_off
defparam \Accumulator_1|Acc_out[6] .lut_mask = 16'hF0AA;
defparam \Accumulator_1|Acc_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N4
cycloneive_lcell_comb \Bus_data~17 (
// Equation(s):
// \Bus_data~17_combout  = (\Bus_data~16_combout  & ((\Breg_1|Breg_out [6]) # ((\Bus_data[4]~8_combout )))) # (!\Bus_data~16_combout  & (((!\Bus_data[4]~8_combout  & \Accumulator_1|Acc_out [6]))))

	.dataa(\Bus_data~16_combout ),
	.datab(\Breg_1|Breg_out [6]),
	.datac(\Bus_data[4]~8_combout ),
	.datad(\Accumulator_1|Acc_out [6]),
	.cin(gnd),
	.combout(\Bus_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~17 .lut_mask = 16'hADA8;
defparam \Bus_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N24
cycloneive_lcell_comb \AddSubtract_1|Add0~6 (
// Equation(s):
// \AddSubtract_1|Add0~6_combout  = \SUB~input_o  $ (Breg_in[6])

	.dataa(gnd),
	.datab(\SUB~input_o ),
	.datac(gnd),
	.datad(Breg_in[6]),
	.cin(gnd),
	.combout(\AddSubtract_1|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \AddSubtract_1|Add0~6 .lut_mask = 16'h33CC;
defparam \AddSubtract_1|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N24
cycloneive_lcell_comb \AddSubtract_1|ALU_data[6]~22 (
// Equation(s):
// \AddSubtract_1|ALU_data[6]~22_combout  = (\AddSubtract_1|Add0~6_combout  & ((Acc_in[6] & (\AddSubtract_1|ALU_data[5]~21  & VCC)) # (!Acc_in[6] & (!\AddSubtract_1|ALU_data[5]~21 )))) # (!\AddSubtract_1|Add0~6_combout  & ((Acc_in[6] & 
// (!\AddSubtract_1|ALU_data[5]~21 )) # (!Acc_in[6] & ((\AddSubtract_1|ALU_data[5]~21 ) # (GND)))))
// \AddSubtract_1|ALU_data[6]~23  = CARRY((\AddSubtract_1|Add0~6_combout  & (!Acc_in[6] & !\AddSubtract_1|ALU_data[5]~21 )) # (!\AddSubtract_1|Add0~6_combout  & ((!\AddSubtract_1|ALU_data[5]~21 ) # (!Acc_in[6]))))

	.dataa(\AddSubtract_1|Add0~6_combout ),
	.datab(Acc_in[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AddSubtract_1|ALU_data[5]~21 ),
	.combout(\AddSubtract_1|ALU_data[6]~22_combout ),
	.cout(\AddSubtract_1|ALU_data[6]~23 ));
// synopsys translate_off
defparam \AddSubtract_1|ALU_data[6]~22 .lut_mask = 16'h9617;
defparam \AddSubtract_1|ALU_data[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y30_N25
dffeas \AddSubtract_1|ALU_data[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AddSubtract_1|ALU_data[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddSubtract_1|ALU_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AddSubtract_1|ALU_data[6] .is_wysiwyg = "true";
defparam \AddSubtract_1|ALU_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N8
cycloneive_lcell_comb \AddSubtract_1|ALU_out[6] (
// Equation(s):
// \AddSubtract_1|ALU_out [6] = (GLOBAL(\OE_ALU~clkctrl_outclk ) & ((\AddSubtract_1|ALU_data [6]))) # (!GLOBAL(\OE_ALU~clkctrl_outclk ) & (\AddSubtract_1|ALU_out [6]))

	.dataa(gnd),
	.datab(\AddSubtract_1|ALU_out [6]),
	.datac(\OE_ALU~clkctrl_outclk ),
	.datad(\AddSubtract_1|ALU_data [6]),
	.cin(gnd),
	.combout(\AddSubtract_1|ALU_out [6]),
	.cout());
// synopsys translate_off
defparam \AddSubtract_1|ALU_out[6] .lut_mask = 16'hFC0C;
defparam \AddSubtract_1|ALU_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N18
cycloneive_lcell_comb \Bus_data[6]~2 (
// Equation(s):
// \Bus_data[6]~2_combout  = (\OE_ALU~4_combout  & ((\AddSubtract_1|ALU_out [6]))) # (!\OE_ALU~4_combout  & (\Bus_data~17_combout ))

	.dataa(\OE_ALU~4_combout ),
	.datab(\Bus_data~17_combout ),
	.datac(gnd),
	.datad(\AddSubtract_1|ALU_out [6]),
	.cin(gnd),
	.combout(\Bus_data[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data[6]~2 .lut_mask = 16'hEE44;
defparam \Bus_data[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y32_N20
cycloneive_lcell_comb \Mem_in~8 (
// Equation(s):
// \Mem_in~8_combout  = (\WE_Mem~0_combout  & (Bus_data[6])) # (!\WE_Mem~0_combout  & ((\in[6]~input_o )))

	.dataa(gnd),
	.datab(Bus_data[6]),
	.datac(\in[6]~input_o ),
	.datad(\WE_Mem~0_combout ),
	.cin(gnd),
	.combout(\Mem_in~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_in~8 .lut_mask = 16'hCCF0;
defparam \Mem_in~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y32_N21
dffeas \Mem_in[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Mem_in~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mem_in[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Mem_in[6]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_in[6] .is_wysiwyg = "true";
defparam \Mem_in[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y31_N21
dffeas \Mem_1|Memory.data_a[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Mem_in[6]),
	.clrn(!\rs_Mem~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mem_1|Memory.data_a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_1|Memory.data_a[6] .is_wysiwyg = "true";
defparam \Mem_1|Memory.data_a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N20
cycloneive_lcell_comb \Mem_1|Memory~6 (
// Equation(s):
// \Mem_1|Memory~6_combout  = (GLOBAL(\Mem_1|Memory.we_a~clkctrl_outclk ) & (\Mem_1|Memory~6_combout )) # (!GLOBAL(\Mem_1|Memory.we_a~clkctrl_outclk ) & ((\Mem_1|Memory.data_a [6])))

	.dataa(gnd),
	.datab(\Mem_1|Memory~6_combout ),
	.datac(\Mem_1|Memory.data_a [6]),
	.datad(\Mem_1|Memory.we_a~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mem_1|Memory~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_1|Memory~6 .lut_mask = 16'hCCF0;
defparam \Mem_1|Memory~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N26
cycloneive_lcell_comb \Mem_1|Mem_out[6]~feeder (
// Equation(s):
// \Mem_1|Mem_out[6]~feeder_combout  = \Mem_1|Memory~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mem_1|Memory~6_combout ),
	.cin(gnd),
	.combout(\Mem_1|Mem_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_1|Mem_out[6]~feeder .lut_mask = 16'hFF00;
defparam \Mem_1|Mem_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y31_N27
dffeas \Mem_1|Mem_out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Mem_1|Mem_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mem_1|Mem_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mem_1|Mem_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_1|Mem_out[6] .is_wysiwyg = "true";
defparam \Mem_1|Mem_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y30_N19
dffeas \Bus_data[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Bus_data[6]~2_combout ),
	.asdata(\Mem_1|Mem_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\OE_Mem~1_combout ),
	.ena(\Bus_data[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bus_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \Bus_data[6] .is_wysiwyg = "true";
defparam \Bus_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N30
cycloneive_lcell_comb \PC_in~3 (
// Equation(s):
// \PC_in~3_combout  = (\WE_PC~0_combout  & (Bus_data[6])) # (!\WE_PC~0_combout  & ((\in[6]~input_o )))

	.dataa(Bus_data[6]),
	.datab(gnd),
	.datac(\in[6]~input_o ),
	.datad(\WE_PC~0_combout ),
	.cin(gnd),
	.combout(\PC_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC_in~3 .lut_mask = 16'hAAF0;
defparam \PC_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N31
dffeas \PC_in[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_in~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_in[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_in[2] .is_wysiwyg = "true";
defparam \PC_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N4
cycloneive_lcell_comb \ProgramCounter_1|counter[2]~2 (
// Equation(s):
// \ProgramCounter_1|counter[2]~2_combout  = (\ProgramCounter_1|always0~0_combout  & ((PC_in[2]))) # (!\ProgramCounter_1|always0~0_combout  & (\ProgramCounter_1|counter [2]))

	.dataa(\ProgramCounter_1|always0~0_combout ),
	.datab(gnd),
	.datac(\ProgramCounter_1|counter [2]),
	.datad(PC_in[2]),
	.cin(gnd),
	.combout(\ProgramCounter_1|counter[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter_1|counter[2]~2 .lut_mask = 16'hFA50;
defparam \ProgramCounter_1|counter[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N6
cycloneive_lcell_comb \ProgramCounter_1|Add0~2 (
// Equation(s):
// \ProgramCounter_1|Add0~2_combout  = \ProgramCounter_1|counter [3] $ (((\ProgramCounter_1|counter [2] & (\ProgramCounter_1|counter [1] & \ProgramCounter_1|counter [0]))))

	.dataa(\ProgramCounter_1|counter [2]),
	.datab(\ProgramCounter_1|counter [1]),
	.datac(\ProgramCounter_1|counter [3]),
	.datad(\ProgramCounter_1|counter [0]),
	.cin(gnd),
	.combout(\ProgramCounter_1|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter_1|Add0~2 .lut_mask = 16'h78F0;
defparam \ProgramCounter_1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y30_N27
dffeas \ProgramCounter_1|counter[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\ProgramCounter_1|counter[3]~3_combout ),
	.asdata(\ProgramCounter_1|Add0~2_combout ),
	.clrn(!\rs_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\en_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ProgramCounter_1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ProgramCounter_1|counter[3] .is_wysiwyg = "true";
defparam \ProgramCounter_1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N8
cycloneive_io_ibuf \in[7]~input (
	.i(in[7]),
	.ibar(gnd),
	.o(\in[7]~input_o ));
// synopsys translate_off
defparam \in[7]~input .bus_hold = "false";
defparam \in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y31_N30
cycloneive_lcell_comb \Acc_in~8 (
// Equation(s):
// \Acc_in~8_combout  = (\WE_Acc~0_combout  & (Bus_data[7])) # (!\WE_Acc~0_combout  & ((\in[7]~input_o )))

	.dataa(Bus_data[7]),
	.datab(\in[7]~input_o ),
	.datac(gnd),
	.datad(\WE_Acc~0_combout ),
	.cin(gnd),
	.combout(\Acc_in~8_combout ),
	.cout());
// synopsys translate_off
defparam \Acc_in~8 .lut_mask = 16'hAACC;
defparam \Acc_in~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y31_N31
dffeas \Acc_in[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Acc_in~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Acc_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Acc_in[7]),
	.prn(vcc));
// synopsys translate_off
defparam \Acc_in[7] .is_wysiwyg = "true";
defparam \Acc_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y32_N22
cycloneive_lcell_comb \Breg_in~8 (
// Equation(s):
// \Breg_in~8_combout  = (\WE_Breg~0_combout  & (Bus_data[7])) # (!\WE_Breg~0_combout  & ((\in[7]~input_o )))

	.dataa(Bus_data[7]),
	.datab(\WE_Breg~0_combout ),
	.datac(gnd),
	.datad(\in[7]~input_o ),
	.cin(gnd),
	.combout(\Breg_in~8_combout ),
	.cout());
// synopsys translate_off
defparam \Breg_in~8 .lut_mask = 16'hBB88;
defparam \Breg_in~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y32_N23
dffeas \Breg_in[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Breg_in~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Breg_in[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Breg_in[7]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg_in[7] .is_wysiwyg = "true";
defparam \Breg_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N10
cycloneive_lcell_comb \AddSubtract_1|Add0~7 (
// Equation(s):
// \AddSubtract_1|Add0~7_combout  = \SUB~input_o  $ (Breg_in[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SUB~input_o ),
	.datad(Breg_in[7]),
	.cin(gnd),
	.combout(\AddSubtract_1|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \AddSubtract_1|Add0~7 .lut_mask = 16'h0FF0;
defparam \AddSubtract_1|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N26
cycloneive_lcell_comb \AddSubtract_1|ALU_data[7]~24 (
// Equation(s):
// \AddSubtract_1|ALU_data[7]~24_combout  = Acc_in[7] $ (\AddSubtract_1|ALU_data[6]~23  $ (!\AddSubtract_1|Add0~7_combout ))

	.dataa(Acc_in[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\AddSubtract_1|Add0~7_combout ),
	.cin(\AddSubtract_1|ALU_data[6]~23 ),
	.combout(\AddSubtract_1|ALU_data[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \AddSubtract_1|ALU_data[7]~24 .lut_mask = 16'h5AA5;
defparam \AddSubtract_1|ALU_data[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y30_N27
dffeas \AddSubtract_1|ALU_data[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\AddSubtract_1|ALU_data[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AddSubtract_1|ALU_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AddSubtract_1|ALU_data[7] .is_wysiwyg = "true";
defparam \AddSubtract_1|ALU_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y30_N30
cycloneive_lcell_comb \AddSubtract_1|ALU_out[7] (
// Equation(s):
// \AddSubtract_1|ALU_out [7] = (GLOBAL(\OE_ALU~clkctrl_outclk ) & ((\AddSubtract_1|ALU_data [7]))) # (!GLOBAL(\OE_ALU~clkctrl_outclk ) & (\AddSubtract_1|ALU_out [7]))

	.dataa(\AddSubtract_1|ALU_out [7]),
	.datab(gnd),
	.datac(\AddSubtract_1|ALU_data [7]),
	.datad(\OE_ALU~clkctrl_outclk ),
	.cin(gnd),
	.combout(\AddSubtract_1|ALU_out [7]),
	.cout());
// synopsys translate_off
defparam \AddSubtract_1|ALU_out[7] .lut_mask = 16'hF0AA;
defparam \AddSubtract_1|ALU_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y32_N7
dffeas \Breg_1|Breg[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Breg_in[7]),
	.clrn(!\rs_Breg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Breg_1|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Breg_1|Breg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Breg_1|Breg[7] .is_wysiwyg = "true";
defparam \Breg_1|Breg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N6
cycloneive_lcell_comb \Breg_1|Breg_out[7] (
// Equation(s):
// \Breg_1|Breg_out [7] = (GLOBAL(\OE_Breg~clkctrl_outclk ) & ((\Breg_1|Breg [7]))) # (!GLOBAL(\OE_Breg~clkctrl_outclk ) & (\Breg_1|Breg_out [7]))

	.dataa(\Breg_1|Breg_out [7]),
	.datab(gnd),
	.datac(\Breg_1|Breg [7]),
	.datad(\OE_Breg~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Breg_1|Breg_out [7]),
	.cout());
// synopsys translate_off
defparam \Breg_1|Breg_out[7] .lut_mask = 16'hF0AA;
defparam \Breg_1|Breg_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N22
cycloneive_lcell_comb \ProgramCounter_1|PC_out[3] (
// Equation(s):
// \ProgramCounter_1|PC_out [3] = (GLOBAL(\OE_PC~clkctrl_outclk ) & ((\ProgramCounter_1|counter [3]))) # (!GLOBAL(\OE_PC~clkctrl_outclk ) & (\ProgramCounter_1|PC_out [3]))

	.dataa(\ProgramCounter_1|PC_out [3]),
	.datab(gnd),
	.datac(\OE_PC~clkctrl_outclk ),
	.datad(\ProgramCounter_1|counter [3]),
	.cin(gnd),
	.combout(\ProgramCounter_1|PC_out [3]),
	.cout());
// synopsys translate_off
defparam \ProgramCounter_1|PC_out[3] .lut_mask = 16'hFA0A;
defparam \ProgramCounter_1|PC_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y31_N31
dffeas \Accumulator_1|Acc[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Acc_in[7]),
	.clrn(!\rs_Acc~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Accumulator_1|always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Accumulator_1|Acc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Accumulator_1|Acc[7] .is_wysiwyg = "true";
defparam \Accumulator_1|Acc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N30
cycloneive_lcell_comb \Accumulator_1|Acc_out[7] (
// Equation(s):
// \Accumulator_1|Acc_out [7] = (GLOBAL(\OE_Acc~clkctrl_outclk ) & ((\Accumulator_1|Acc [7]))) # (!GLOBAL(\OE_Acc~clkctrl_outclk ) & (\Accumulator_1|Acc_out [7]))

	.dataa(\Accumulator_1|Acc_out [7]),
	.datab(gnd),
	.datac(\Accumulator_1|Acc [7]),
	.datad(\OE_Acc~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Accumulator_1|Acc_out [7]),
	.cout());
// synopsys translate_off
defparam \Accumulator_1|Acc_out[7] .lut_mask = 16'hF0AA;
defparam \Accumulator_1|Acc_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N30
cycloneive_lcell_comb \Bus_data~18 (
// Equation(s):
// \Bus_data~18_combout  = (\Bus_data[4]~8_combout  & (\in[7]~input_o  & ((!\Bus_data[4]~9_combout )))) # (!\Bus_data[4]~8_combout  & (((\Accumulator_1|Acc_out [7]) # (\Bus_data[4]~9_combout ))))

	.dataa(\Bus_data[4]~8_combout ),
	.datab(\in[7]~input_o ),
	.datac(\Accumulator_1|Acc_out [7]),
	.datad(\Bus_data[4]~9_combout ),
	.cin(gnd),
	.combout(\Bus_data~18_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~18 .lut_mask = 16'h55D8;
defparam \Bus_data~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N16
cycloneive_lcell_comb \Bus_data~19 (
// Equation(s):
// \Bus_data~19_combout  = (\Bus_data[4]~9_combout  & ((\Bus_data~18_combout  & (\Breg_1|Breg_out [7])) # (!\Bus_data~18_combout  & ((\ProgramCounter_1|PC_out [3]))))) # (!\Bus_data[4]~9_combout  & (((\Bus_data~18_combout ))))

	.dataa(\Bus_data[4]~9_combout ),
	.datab(\Breg_1|Breg_out [7]),
	.datac(\ProgramCounter_1|PC_out [3]),
	.datad(\Bus_data~18_combout ),
	.cin(gnd),
	.combout(\Bus_data~19_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data~19 .lut_mask = 16'hDDA0;
defparam \Bus_data~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N28
cycloneive_lcell_comb \Bus_data[7]~3 (
// Equation(s):
// \Bus_data[7]~3_combout  = (\OE_ALU~4_combout  & (\AddSubtract_1|ALU_out [7])) # (!\OE_ALU~4_combout  & ((\Bus_data~19_combout )))

	.dataa(\AddSubtract_1|ALU_out [7]),
	.datab(\Bus_data~19_combout ),
	.datac(gnd),
	.datad(\OE_ALU~4_combout ),
	.cin(gnd),
	.combout(\Bus_data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_data[7]~3 .lut_mask = 16'hAACC;
defparam \Bus_data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y32_N6
cycloneive_lcell_comb \Mem_in~9 (
// Equation(s):
// \Mem_in~9_combout  = (\WE_Mem~0_combout  & ((Bus_data[7]))) # (!\WE_Mem~0_combout  & (\in[7]~input_o ))

	.dataa(gnd),
	.datab(\WE_Mem~0_combout ),
	.datac(\in[7]~input_o ),
	.datad(Bus_data[7]),
	.cin(gnd),
	.combout(\Mem_in~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_in~9 .lut_mask = 16'hFC30;
defparam \Mem_in~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y32_N7
dffeas \Mem_in[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Mem_in~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mem_in[2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Mem_in[7]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_in[7] .is_wysiwyg = "true";
defparam \Mem_in[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y31_N11
dffeas \Mem_1|Memory.data_a[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Mem_in[7]),
	.clrn(!\rs_Mem~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mem_1|Memory.data_a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_1|Memory.data_a[7] .is_wysiwyg = "true";
defparam \Mem_1|Memory.data_a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N10
cycloneive_lcell_comb \Mem_1|Memory~7 (
// Equation(s):
// \Mem_1|Memory~7_combout  = (GLOBAL(\Mem_1|Memory.we_a~clkctrl_outclk ) & (\Mem_1|Memory~7_combout )) # (!GLOBAL(\Mem_1|Memory.we_a~clkctrl_outclk ) & ((\Mem_1|Memory.data_a [7])))

	.dataa(\Mem_1|Memory~7_combout ),
	.datab(gnd),
	.datac(\Mem_1|Memory.data_a [7]),
	.datad(\Mem_1|Memory.we_a~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Mem_1|Memory~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_1|Memory~7 .lut_mask = 16'hAAF0;
defparam \Mem_1|Memory~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N24
cycloneive_lcell_comb \Mem_1|Mem_out[7]~feeder (
// Equation(s):
// \Mem_1|Mem_out[7]~feeder_combout  = \Mem_1|Memory~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mem_1|Memory~7_combout ),
	.cin(gnd),
	.combout(\Mem_1|Mem_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Mem_1|Mem_out[7]~feeder .lut_mask = 16'hFF00;
defparam \Mem_1|Mem_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y31_N25
dffeas \Mem_1|Mem_out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Mem_1|Mem_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Mem_1|Mem_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Mem_1|Mem_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Mem_1|Mem_out[7] .is_wysiwyg = "true";
defparam \Mem_1|Mem_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y30_N29
dffeas \Bus_data[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Bus_data[7]~3_combout ),
	.asdata(\Mem_1|Mem_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\OE_Mem~1_combout ),
	.ena(\Bus_data[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bus_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \Bus_data[7] .is_wysiwyg = "true";
defparam \Bus_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y30_N12
cycloneive_lcell_comb \PC_in~4 (
// Equation(s):
// \PC_in~4_combout  = (\WE_PC~0_combout  & ((Bus_data[7]))) # (!\WE_PC~0_combout  & (\in[7]~input_o ))

	.dataa(gnd),
	.datab(\in[7]~input_o ),
	.datac(Bus_data[7]),
	.datad(\WE_PC~0_combout ),
	.cin(gnd),
	.combout(\PC_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC_in~4 .lut_mask = 16'hF0CC;
defparam \PC_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y30_N13
dffeas \PC_in[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\PC_in~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_in[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_in[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_in[3] .is_wysiwyg = "true";
defparam \PC_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N26
cycloneive_lcell_comb \ProgramCounter_1|counter[3]~3 (
// Equation(s):
// \ProgramCounter_1|counter[3]~3_combout  = (\ProgramCounter_1|always0~0_combout  & ((PC_in[3]))) # (!\ProgramCounter_1|always0~0_combout  & (\ProgramCounter_1|counter [3]))

	.dataa(\ProgramCounter_1|always0~0_combout ),
	.datab(gnd),
	.datac(\ProgramCounter_1|counter [3]),
	.datad(PC_in[3]),
	.cin(gnd),
	.combout(\ProgramCounter_1|counter[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ProgramCounter_1|counter[3]~3 .lut_mask = 16'hFA50;
defparam \ProgramCounter_1|counter[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N4
cycloneive_lcell_comb \Bus_1|Bus_out[0]~feeder (
// Equation(s):
// \Bus_1|Bus_out[0]~feeder_combout  = Bus_data[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Bus_data[0]),
	.cin(gnd),
	.combout(\Bus_1|Bus_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_1|Bus_out[0]~feeder .lut_mask = 16'hFF00;
defparam \Bus_1|Bus_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N14
cycloneive_lcell_comb \rs_Bus~2 (
// Equation(s):
// \rs_Bus~2_combout  = (\rs_Bus~1_combout  & (\RESET~input_o )) # (!\rs_Bus~1_combout  & ((\rs_Bus~q )))

	.dataa(\RESET~input_o ),
	.datab(gnd),
	.datac(\rs_Bus~q ),
	.datad(\rs_Bus~1_combout ),
	.cin(gnd),
	.combout(\rs_Bus~2_combout ),
	.cout());
// synopsys translate_off
defparam \rs_Bus~2 .lut_mask = 16'hAAF0;
defparam \rs_Bus~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y31_N15
dffeas rs_Bus(
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\rs_Bus~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rs_Bus~q ),
	.prn(vcc));
// synopsys translate_off
defparam rs_Bus.is_wysiwyg = "true";
defparam rs_Bus.power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y31_N5
dffeas \Bus_1|Bus_out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Bus_1|Bus_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rs_Bus~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bus_1|Bus_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bus_1|Bus_out[0] .is_wysiwyg = "true";
defparam \Bus_1|Bus_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N10
cycloneive_lcell_comb \Bus_1|Bus_out[1]~feeder (
// Equation(s):
// \Bus_1|Bus_out[1]~feeder_combout  = Bus_data[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Bus_data[1]),
	.cin(gnd),
	.combout(\Bus_1|Bus_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_1|Bus_out[1]~feeder .lut_mask = 16'hFF00;
defparam \Bus_1|Bus_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y31_N11
dffeas \Bus_1|Bus_out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Bus_1|Bus_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rs_Bus~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bus_1|Bus_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bus_1|Bus_out[1] .is_wysiwyg = "true";
defparam \Bus_1|Bus_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y31_N9
dffeas \Bus_1|Bus_out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Bus_data[2]),
	.clrn(!\rs_Bus~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bus_1|Bus_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bus_1|Bus_out[2] .is_wysiwyg = "true";
defparam \Bus_1|Bus_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N22
cycloneive_lcell_comb \Bus_1|Bus_out[3]~feeder (
// Equation(s):
// \Bus_1|Bus_out[3]~feeder_combout  = Bus_data[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Bus_data[3]),
	.cin(gnd),
	.combout(\Bus_1|Bus_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_1|Bus_out[3]~feeder .lut_mask = 16'hFF00;
defparam \Bus_1|Bus_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y31_N23
dffeas \Bus_1|Bus_out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Bus_1|Bus_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rs_Bus~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bus_1|Bus_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bus_1|Bus_out[3] .is_wysiwyg = "true";
defparam \Bus_1|Bus_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N12
cycloneive_lcell_comb \Bus_1|Bus_out[4]~feeder (
// Equation(s):
// \Bus_1|Bus_out[4]~feeder_combout  = Bus_data[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Bus_data[4]),
	.cin(gnd),
	.combout(\Bus_1|Bus_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_1|Bus_out[4]~feeder .lut_mask = 16'hFF00;
defparam \Bus_1|Bus_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y31_N13
dffeas \Bus_1|Bus_out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Bus_1|Bus_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rs_Bus~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bus_1|Bus_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bus_1|Bus_out[4] .is_wysiwyg = "true";
defparam \Bus_1|Bus_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N18
cycloneive_lcell_comb \Bus_1|Bus_out[5]~feeder (
// Equation(s):
// \Bus_1|Bus_out[5]~feeder_combout  = Bus_data[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Bus_data[5]),
	.cin(gnd),
	.combout(\Bus_1|Bus_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_1|Bus_out[5]~feeder .lut_mask = 16'hFF00;
defparam \Bus_1|Bus_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y31_N19
dffeas \Bus_1|Bus_out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Bus_1|Bus_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rs_Bus~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bus_1|Bus_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bus_1|Bus_out[5] .is_wysiwyg = "true";
defparam \Bus_1|Bus_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N0
cycloneive_lcell_comb \Bus_1|Bus_out[6]~feeder (
// Equation(s):
// \Bus_1|Bus_out[6]~feeder_combout  = Bus_data[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Bus_data[6]),
	.cin(gnd),
	.combout(\Bus_1|Bus_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_1|Bus_out[6]~feeder .lut_mask = 16'hFF00;
defparam \Bus_1|Bus_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y31_N1
dffeas \Bus_1|Bus_out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Bus_1|Bus_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rs_Bus~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bus_1|Bus_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Bus_1|Bus_out[6] .is_wysiwyg = "true";
defparam \Bus_1|Bus_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N6
cycloneive_lcell_comb \Bus_1|Bus_out[7]~feeder (
// Equation(s):
// \Bus_1|Bus_out[7]~feeder_combout  = Bus_data[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(Bus_data[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bus_1|Bus_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bus_1|Bus_out[7]~feeder .lut_mask = 16'hF0F0;
defparam \Bus_1|Bus_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y31_N7
dffeas \Bus_1|Bus_out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Bus_1|Bus_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rs_Bus~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bus_1|Bus_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Bus_1|Bus_out[7] .is_wysiwyg = "true";
defparam \Bus_1|Bus_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N12
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (!\sel[1]~input_o  & (\Mem_1|Mem_out [0] & (\sel[2]~input_o  & \sel[0]~input_o )))

	.dataa(\sel[1]~input_o ),
	.datab(\Mem_1|Mem_out [0]),
	.datac(\sel[2]~input_o ),
	.datad(\sel[0]~input_o ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'h4000;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N8
cycloneive_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\sel[0]~input_o  & ((\Accumulator_1|Acc_out [0]) # ((\sel[1]~input_o )))) # (!\sel[0]~input_o  & (((\ProgramCounter_1|PC_out [0] & !\sel[1]~input_o ))))

	.dataa(\Accumulator_1|Acc_out [0]),
	.datab(\sel[0]~input_o ),
	.datac(\ProgramCounter_1|PC_out [0]),
	.datad(\sel[1]~input_o ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hCCB8;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N18
cycloneive_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\Mux7~1_combout  & ((\AddSubtract_1|ALU_out [0]) # ((!\sel[1]~input_o )))) # (!\Mux7~1_combout  & (((\Breg_1|Breg_out [0] & \sel[1]~input_o ))))

	.dataa(\AddSubtract_1|ALU_out [0]),
	.datab(\Breg_1|Breg_out [0]),
	.datac(\Mux7~1_combout ),
	.datad(\sel[1]~input_o ),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'hACF0;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N6
cycloneive_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = (!\sel[3]~input_o  & ((\Mux7~0_combout ) # ((!\sel[2]~input_o  & \Mux7~2_combout ))))

	.dataa(\Mux7~0_combout ),
	.datab(\sel[3]~input_o ),
	.datac(\sel[2]~input_o ),
	.datad(\Mux7~2_combout ),
	.cin(gnd),
	.combout(\Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = 16'h2322;
defparam \Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N4
cycloneive_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\sel[1]~input_o  & (\sel[0]~input_o )) # (!\sel[1]~input_o  & ((\sel[0]~input_o  & ((\Accumulator_1|Acc_out [1]))) # (!\sel[0]~input_o  & (\ProgramCounter_1|PC_out [1]))))

	.dataa(\sel[1]~input_o ),
	.datab(\sel[0]~input_o ),
	.datac(\ProgramCounter_1|PC_out [1]),
	.datad(\Accumulator_1|Acc_out [1]),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hDC98;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y32_N22
cycloneive_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\Mux6~1_combout  & (((\AddSubtract_1|ALU_out [1]) # (!\sel[1]~input_o )))) # (!\Mux6~1_combout  & (\Breg_1|Breg_out [1] & ((\sel[1]~input_o ))))

	.dataa(\Breg_1|Breg_out [1]),
	.datab(\AddSubtract_1|ALU_out [1]),
	.datac(\Mux6~1_combout ),
	.datad(\sel[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'hCAF0;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N10
cycloneive_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (!\sel[1]~input_o  & (\sel[2]~input_o  & (\Mem_1|Mem_out [1] & \sel[0]~input_o )))

	.dataa(\sel[1]~input_o ),
	.datab(\sel[2]~input_o ),
	.datac(\Mem_1|Mem_out [1]),
	.datad(\sel[0]~input_o ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'h4000;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N20
cycloneive_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = (!\sel[3]~input_o  & ((\Mux6~0_combout ) # ((\Mux6~2_combout  & !\sel[2]~input_o ))))

	.dataa(\Mux6~2_combout ),
	.datab(\sel[3]~input_o ),
	.datac(\sel[2]~input_o ),
	.datad(\Mux6~0_combout ),
	.cin(gnd),
	.combout(\Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = 16'h3302;
defparam \Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N28
cycloneive_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\sel[1]~input_o  & (((\sel[0]~input_o )))) # (!\sel[1]~input_o  & ((\sel[0]~input_o  & ((\Accumulator_1|Acc_out [2]))) # (!\sel[0]~input_o  & (\ProgramCounter_1|PC_out [2]))))

	.dataa(\ProgramCounter_1|PC_out [2]),
	.datab(\Accumulator_1|Acc_out [2]),
	.datac(\sel[1]~input_o ),
	.datad(\sel[0]~input_o ),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hFC0A;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N24
cycloneive_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = (\Mux5~1_combout  & ((\AddSubtract_1|ALU_out [2]) # ((!\sel[1]~input_o )))) # (!\Mux5~1_combout  & (((\Breg_1|Breg_out [2] & \sel[1]~input_o ))))

	.dataa(\AddSubtract_1|ALU_out [2]),
	.datab(\Mux5~1_combout ),
	.datac(\Breg_1|Breg_out [2]),
	.datad(\sel[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~2 .lut_mask = 16'hB8CC;
defparam \Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N2
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (!\sel[1]~input_o  & (\sel[2]~input_o  & (\Mem_1|Mem_out [2] & \sel[0]~input_o )))

	.dataa(\sel[1]~input_o ),
	.datab(\sel[2]~input_o ),
	.datac(\Mem_1|Mem_out [2]),
	.datad(\sel[0]~input_o ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'h4000;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N24
cycloneive_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = (!\sel[3]~input_o  & ((\Mux5~0_combout ) # ((\Mux5~2_combout  & !\sel[2]~input_o ))))

	.dataa(\Mux5~2_combout ),
	.datab(\sel[3]~input_o ),
	.datac(\sel[2]~input_o ),
	.datad(\Mux5~0_combout ),
	.cin(gnd),
	.combout(\Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~3 .lut_mask = 16'h3302;
defparam \Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y31_N30
cycloneive_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\sel[1]~input_o  & (((\sel[0]~input_o )))) # (!\sel[1]~input_o  & ((\sel[0]~input_o  & ((\Accumulator_1|Acc_out [3]))) # (!\sel[0]~input_o  & (\ProgramCounter_1|PC_out [3]))))

	.dataa(\ProgramCounter_1|PC_out [3]),
	.datab(\Accumulator_1|Acc_out [3]),
	.datac(\sel[1]~input_o ),
	.datad(\sel[0]~input_o ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hFC0A;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y31_N22
cycloneive_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\sel[1]~input_o  & ((\Mux4~1_combout  & ((\AddSubtract_1|ALU_out [3]))) # (!\Mux4~1_combout  & (\Breg_1|Breg_out [3])))) # (!\sel[1]~input_o  & (((\Mux4~1_combout ))))

	.dataa(\sel[1]~input_o ),
	.datab(\Breg_1|Breg_out [3]),
	.datac(\Mux4~1_combout ),
	.datad(\AddSubtract_1|ALU_out [3]),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'hF858;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N0
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (!\sel[1]~input_o  & (\sel[2]~input_o  & (\Mem_1|Mem_out [3] & \sel[0]~input_o )))

	.dataa(\sel[1]~input_o ),
	.datab(\sel[2]~input_o ),
	.datac(\Mem_1|Mem_out [3]),
	.datad(\sel[0]~input_o ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'h4000;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N18
cycloneive_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = (!\sel[3]~input_o  & ((\Mux4~0_combout ) # ((\Mux4~2_combout  & !\sel[2]~input_o ))))

	.dataa(\Mux4~2_combout ),
	.datab(\sel[3]~input_o ),
	.datac(\sel[2]~input_o ),
	.datad(\Mux4~0_combout ),
	.cin(gnd),
	.combout(\Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~3 .lut_mask = 16'h3302;
defparam \Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N0
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (!\sel[2]~input_o  & \sel[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sel[2]~input_o ),
	.datad(\sel[1]~input_o ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'h0F00;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N22
cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (!\sel[1]~input_o  & ((\sel[0]~input_o ) # (!\sel[2]~input_o )))

	.dataa(\sel[1]~input_o ),
	.datab(\sel[0]~input_o ),
	.datac(\sel[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'h4545;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N28
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\Accumulator_1|Acc_out [4] & \sel[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Accumulator_1|Acc_out [4]),
	.datad(\sel[0]~input_o ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hF000;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N18
cycloneive_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (\sel[2]~input_o ) # ((\sel[0]~input_o  & \sel[1]~input_o ))

	.dataa(gnd),
	.datab(\sel[0]~input_o ),
	.datac(\sel[2]~input_o ),
	.datad(\sel[1]~input_o ),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hFCF0;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N14
cycloneive_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\Mux0~1_combout  & ((\Mux0~2_combout  & ((\Mem_1|Mem_out [4]))) # (!\Mux0~2_combout  & (\Mux3~0_combout )))) # (!\Mux0~1_combout  & (((!\Mux0~2_combout ))))

	.dataa(\Mux0~1_combout ),
	.datab(\Mux3~0_combout ),
	.datac(\Mem_1|Mem_out [4]),
	.datad(\Mux0~2_combout ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hA0DD;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N26
cycloneive_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\Mux0~0_combout  & ((\Mux3~1_combout  & (\Breg_1|Breg_out [4])) # (!\Mux3~1_combout  & ((\AddSubtract_1|ALU_out [4]))))) # (!\Mux0~0_combout  & (((\Mux3~1_combout ))))

	.dataa(\Breg_1|Breg_out [4]),
	.datab(\AddSubtract_1|ALU_out [4]),
	.datac(\Mux0~0_combout ),
	.datad(\Mux3~1_combout ),
	.cin(gnd),
	.combout(\Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = 16'hAFC0;
defparam \Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N4
cycloneive_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = (!\sel[3]~input_o  & \Mux3~2_combout )

	.dataa(\sel[3]~input_o ),
	.datab(gnd),
	.datac(\Mux3~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~3 .lut_mask = 16'h5050;
defparam \Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N4
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\Accumulator_1|Acc_out [5] & \sel[0]~input_o )

	.dataa(gnd),
	.datab(\Accumulator_1|Acc_out [5]),
	.datac(gnd),
	.datad(\sel[0]~input_o ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hCC00;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N14
cycloneive_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\Mux0~1_combout  & ((\Mux0~2_combout  & (\Mem_1|Mem_out [5])) # (!\Mux0~2_combout  & ((\Mux2~0_combout ))))) # (!\Mux0~1_combout  & (((!\Mux0~2_combout ))))

	.dataa(\Mem_1|Mem_out [5]),
	.datab(\Mux0~1_combout ),
	.datac(\Mux2~0_combout ),
	.datad(\Mux0~2_combout ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'h88F3;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N8
cycloneive_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\Mux0~0_combout  & ((\Mux2~1_combout  & ((\Breg_1|Breg_out [5]))) # (!\Mux2~1_combout  & (\AddSubtract_1|ALU_out [5])))) # (!\Mux0~0_combout  & (((\Mux2~1_combout ))))

	.dataa(\AddSubtract_1|ALU_out [5]),
	.datab(\Mux0~0_combout ),
	.datac(\Breg_1|Breg_out [5]),
	.datad(\Mux2~1_combout ),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'hF388;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N14
cycloneive_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = (!\sel[3]~input_o  & \Mux2~2_combout )

	.dataa(\sel[3]~input_o ),
	.datab(gnd),
	.datac(\Mux2~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~3 .lut_mask = 16'h5050;
defparam \Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N12
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\sel[0]~input_o  & \Accumulator_1|Acc_out [6])

	.dataa(gnd),
	.datab(\sel[0]~input_o ),
	.datac(gnd),
	.datad(\Accumulator_1|Acc_out [6]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hCC00;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N30
cycloneive_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\Mux0~2_combout  & (((\Mem_1|Mem_out [6] & \Mux0~1_combout )))) # (!\Mux0~2_combout  & ((\Mux1~0_combout ) # ((!\Mux0~1_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\Mux0~2_combout ),
	.datac(\Mem_1|Mem_out [6]),
	.datad(\Mux0~1_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hE233;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N0
cycloneive_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (\Mux1~1_combout  & ((\Breg_1|Breg_out [6]) # ((!\Mux0~0_combout )))) # (!\Mux1~1_combout  & (((\Mux0~0_combout  & \AddSubtract_1|ALU_out [6]))))

	.dataa(\Mux1~1_combout ),
	.datab(\Breg_1|Breg_out [6]),
	.datac(\Mux0~0_combout ),
	.datad(\AddSubtract_1|ALU_out [6]),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'hDA8A;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N18
cycloneive_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = (\Mux1~2_combout  & !\sel[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux1~2_combout ),
	.datad(\sel[3]~input_o ),
	.cin(gnd),
	.combout(\Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = 16'h00F0;
defparam \Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N16
cycloneive_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (\Accumulator_1|Acc_out [7] & \sel[0]~input_o )

	.dataa(gnd),
	.datab(\Accumulator_1|Acc_out [7]),
	.datac(gnd),
	.datad(\sel[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'hCC00;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y31_N6
cycloneive_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (\Mux0~2_combout  & (\Mem_1|Mem_out [7] & ((\Mux0~1_combout )))) # (!\Mux0~2_combout  & (((\Mux0~3_combout ) # (!\Mux0~1_combout ))))

	.dataa(\Mem_1|Mem_out [7]),
	.datab(\Mux0~2_combout ),
	.datac(\Mux0~3_combout ),
	.datad(\Mux0~1_combout ),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'hB833;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N2
cycloneive_lcell_comb \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = (\Mux0~0_combout  & ((\Mux0~4_combout  & ((\Breg_1|Breg_out [7]))) # (!\Mux0~4_combout  & (\AddSubtract_1|ALU_out [7])))) # (!\Mux0~0_combout  & (((\Mux0~4_combout ))))

	.dataa(\AddSubtract_1|ALU_out [7]),
	.datab(\Breg_1|Breg_out [7]),
	.datac(\Mux0~0_combout ),
	.datad(\Mux0~4_combout ),
	.cin(gnd),
	.combout(\Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~5 .lut_mask = 16'hCFA0;
defparam \Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y30_N20
cycloneive_lcell_comb \Mux0~6 (
// Equation(s):
// \Mux0~6_combout  = (!\sel[3]~input_o  & \Mux0~5_combout )

	.dataa(\sel[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux0~5_combout ),
	.cin(gnd),
	.combout(\Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~6 .lut_mask = 16'h5500;
defparam \Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

assign count[0] = \count[0]~output_o ;

assign count[1] = \count[1]~output_o ;

assign count[2] = \count[2]~output_o ;

assign count[3] = \count[3]~output_o ;

assign Address[0] = \Address[0]~output_o ;

assign Address[1] = \Address[1]~output_o ;

assign Address[2] = \Address[2]~output_o ;

assign Address[3] = \Address[3]~output_o ;

assign Bus_out[0] = \Bus_out[0]~output_o ;

assign Bus_out[1] = \Bus_out[1]~output_o ;

assign Bus_out[2] = \Bus_out[2]~output_o ;

assign Bus_out[3] = \Bus_out[3]~output_o ;

assign Bus_out[4] = \Bus_out[4]~output_o ;

assign Bus_out[5] = \Bus_out[5]~output_o ;

assign Bus_out[6] = \Bus_out[6]~output_o ;

assign Bus_out[7] = \Bus_out[7]~output_o ;

assign Mem_out[0] = \Mem_out[0]~output_o ;

assign Mem_out[1] = \Mem_out[1]~output_o ;

assign Mem_out[2] = \Mem_out[2]~output_o ;

assign Mem_out[3] = \Mem_out[3]~output_o ;

assign Mem_out[4] = \Mem_out[4]~output_o ;

assign Mem_out[5] = \Mem_out[5]~output_o ;

assign Mem_out[6] = \Mem_out[6]~output_o ;

assign Mem_out[7] = \Mem_out[7]~output_o ;

assign curr[0] = \curr[0]~output_o ;

assign curr[1] = \curr[1]~output_o ;

assign curr[2] = \curr[2]~output_o ;

assign curr[3] = \curr[3]~output_o ;

assign curr[4] = \curr[4]~output_o ;

assign curr[5] = \curr[5]~output_o ;

assign curr[6] = \curr[6]~output_o ;

assign curr[7] = \curr[7]~output_o ;

assign on = \on~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
