
*** Running vivado
    with args -log SistemaComplessivo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SistemaComplessivo.tcl



****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:53:37 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source SistemaComplessivo.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.883 ; gain = 8.930
Command: synth_design -top SistemaComplessivo -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16260
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1294.883 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SistemaComplessivo' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.vhd:19]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 550000000 - type: integer 
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/ButtonDebouncer.vhd:34' bound to instance 'ModoClear' of component 'ButtonDebouncer' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.vhd:50]
INFO: [Synth 8-638] synthesizing module 'ButtonDebouncer' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/ButtonDebouncer.vhd:46]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 550000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/ButtonDebouncer.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'ButtonDebouncer' (0#1) [C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/ButtonDebouncer.vhd:46]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 550000000 - type: integer 
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/ButtonDebouncer.vhd:34' bound to instance 'IngressoClear' of component 'ButtonDebouncer' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.vhd:61]
INFO: [Synth 8-3491] module 'Riconoscitore' declared at 'C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Riconoscitore.vhd:4' bound to instance 'RiconoscitoreSeq' of component 'Riconoscitore' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Riconoscitore' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Riconoscitore.vhd:17]
WARNING: [Synth 8-614] signal 'Modo' is read in the process but is not in the sensitivity list [C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Riconoscitore.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Riconoscitore' (0#1) [C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Riconoscitore.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'SistemaComplessivo' (0#1) [C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1294.883 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1294.883 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1294.883 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1294.883 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SistemaComplessivo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SistemaComplessivo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1354.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1354.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1354.586 ; gain = 59.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1354.586 ; gain = 59.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1354.586 ; gain = 59.703
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Riconoscitore.vhd:35]
WARNING: [Synth 8-327] inferring latch for variable 'statoProssimo_reg' [C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/SistemaComplessivo.srcs/sources_1/imports/Componenti/Riconoscitore.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1354.586 ; gain = 59.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (RiconoscitoreSeq/temp_reg) is unused and will be removed from module SistemaComplessivo.
WARNING: [Synth 8-3332] Sequential element (RiconoscitoreSeq/statoProssimo_reg[3]) is unused and will be removed from module SistemaComplessivo.
WARNING: [Synth 8-3332] Sequential element (RiconoscitoreSeq/statoProssimo_reg[2]) is unused and will be removed from module SistemaComplessivo.
WARNING: [Synth 8-3332] Sequential element (RiconoscitoreSeq/statoProssimo_reg[1]) is unused and will be removed from module SistemaComplessivo.
WARNING: [Synth 8-3332] Sequential element (RiconoscitoreSeq/statoProssimo_reg[0]) is unused and will be removed from module SistemaComplessivo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1354.586 ; gain = 59.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 1354.586 ; gain = 59.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:14 . Memory (MB): peak = 1354.586 ; gain = 59.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:14 . Memory (MB): peak = 1354.586 ; gain = 59.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 1354.586 ; gain = 59.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 1354.586 ; gain = 59.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 1354.586 ; gain = 59.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 1354.586 ; gain = 59.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 1354.586 ; gain = 59.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 1354.586 ; gain = 59.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT2   |     3|
|4     |LUT3   |     3|
|5     |LUT4   |    14|
|6     |LUT5   |    10|
|7     |LUT6   |    12|
|8     |FDRE   |    73|
|9     |IBUF   |     6|
|10    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 1354.586 ; gain = 59.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:27 . Memory (MB): peak = 1354.586 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:30 . Memory (MB): peak = 1354.586 ; gain = 59.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1354.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1354.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 22b589c
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 1354.586 ; gain = 59.703
INFO: [Common 17-1381] The checkpoint 'C:/Users/Utente/Desktop/Progetti Vivado/Progetto3_reti sequenziali elementari_Riconoscitore/Punto_3.2/SistemaComplessivo/SistemaComplessivo/Sintesi/synth_1/SistemaComplessivo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SistemaComplessivo_utilization_synth.rpt -pb SistemaComplessivo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 10 17:07:12 2022...
