{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576121617906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576121617916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 11:33:37 2019 " "Processing started: Thu Dec 12 11:33:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576121617916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121617916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121617916 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1576121618320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121619899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121619899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121620004 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121620004 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121620351 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7ql1 " "Entity dcfifo_7ql1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576121620482 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1576121620482 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1576121620482 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121620482 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121620505 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1576121620509 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1576121620509 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1576121620509 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121620509 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_top:ov5640_dut\|reg_config:reg_config_inst\|clock_20k " "Node: ov5640_top:ov5640_dut\|reg_config:reg_config_inst\|clock_20k was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ov5640_top:ov5640_dut\|reg_config:reg_config_inst\|i2c_com:u1\|cyc_count\[2\] ov5640_top:ov5640_dut\|reg_config:reg_config_inst\|clock_20k " "Register ov5640_top:ov5640_dut\|reg_config:reg_config_inst\|i2c_com:u1\|cyc_count\[2\] is being clocked by ov5640_top:ov5640_dut\|reg_config:reg_config_inst\|clock_20k" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576121620534 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121620534 "|top|ov5640_top:ov5640_dut|reg_config:reg_config_inst|clock_20k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n " "Node: rst_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch seg_sel\[1\]~5 rst_n " "Latch seg_sel\[1\]~5 is being clocked by rst_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576121620534 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121620534 "|top|rst_n"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576121620561 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cmos_clk (Rise) cmos_clk (Rise) setup and hold " "From cmos_clk (Rise) to cmos_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576121620561 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576121620561 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From clk (Rise) to sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576121620561 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576121620561 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576121620561 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121620561 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1576121620562 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1576121620585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.180 " "Worst-case setup slack is 3.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.180               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.180               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.351               0.000 clk  " "    8.351               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.983               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.983               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.483               0.000 cmos_clk  " "    9.483               0.000 cmos_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.886               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   30.886               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121620702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.434 " "Worst-case hold slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.434               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.435               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 clk  " "    0.446               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.448               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 cmos_clk  " "    0.485               0.000 cmos_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121620728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.252 " "Worst-case recovery slack is 2.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.252               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.252               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.856               0.000 clk  " "   14.856               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121620740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.651 " "Worst-case removal slack is 1.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.651               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.651               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.991               0.000 clk  " "    2.991               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121620754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.690 " "Worst-case minimum pulse width slack is 4.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.690               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.690               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.308               0.000 cmos_clk  " "    7.308               0.000 cmos_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.389               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.389               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.598               0.000 clk  " "    9.598               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.549               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.549               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121620764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121620764 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 90 synchronizer chains. " "Report Metastability: Found 90 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121621025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 90 " "Number of Synchronizer Chains Found: 90" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121621025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121621025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.111 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.111" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121621025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.162 ns " "Worst Case Available Settling Time: 14.162 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121621025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121621025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121621025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121621025 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121621025 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1576121621038 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121621080 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121622081 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_top:ov5640_dut\|reg_config:reg_config_inst\|clock_20k " "Node: ov5640_top:ov5640_dut\|reg_config:reg_config_inst\|clock_20k was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ov5640_top:ov5640_dut\|reg_config:reg_config_inst\|i2c_com:u1\|cyc_count\[2\] ov5640_top:ov5640_dut\|reg_config:reg_config_inst\|clock_20k " "Register ov5640_top:ov5640_dut\|reg_config:reg_config_inst\|i2c_com:u1\|cyc_count\[2\] is being clocked by ov5640_top:ov5640_dut\|reg_config:reg_config_inst\|clock_20k" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576121622419 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121622419 "|top|ov5640_top:ov5640_dut|reg_config:reg_config_inst|clock_20k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n " "Node: rst_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch seg_sel\[1\]~5 rst_n " "Latch seg_sel\[1\]~5 is being clocked by rst_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576121622419 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121622419 "|top|rst_n"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576121622429 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cmos_clk (Rise) cmos_clk (Rise) setup and hold " "From cmos_clk (Rise) to cmos_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576121622429 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576121622429 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From clk (Rise) to sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576121622429 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576121622429 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576121622429 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121622429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.615 " "Worst-case setup slack is 3.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.615               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.615               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.995               0.000 clk  " "    8.995               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.260               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.260               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.772               0.000 cmos_clk  " "    9.772               0.000 cmos_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.829               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   31.829               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121622494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.383               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 clk  " "    0.399               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.400               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.401               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 cmos_clk  " "    0.430               0.000 cmos_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121622520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.941 " "Worst-case recovery slack is 2.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.941               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.941               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.200               0.000 clk  " "   15.200               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121622535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.480 " "Worst-case removal slack is 1.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.480               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.480               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.676               0.000 clk  " "    2.676               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121622550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.670 " "Worst-case minimum pulse width slack is 4.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.670               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.670               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.184               0.000 cmos_clk  " "    7.184               0.000 cmos_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.366               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.366               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.598               0.000 clk  " "    9.598               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.549               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.549               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121622562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121622562 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 90 synchronizer chains. " "Report Metastability: Found 90 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121622876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 90 " "Number of Synchronizer Chains Found: 90" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121622876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121622876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.111 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.111" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121622876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.528 ns " "Worst Case Available Settling Time: 14.528 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121622876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121622876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121622876 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121622876 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121622876 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1576121622891 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov5640_top:ov5640_dut\|reg_config:reg_config_inst\|clock_20k " "Node: ov5640_top:ov5640_dut\|reg_config:reg_config_inst\|clock_20k was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ov5640_top:ov5640_dut\|reg_config:reg_config_inst\|i2c_com:u1\|cyc_count\[2\] ov5640_top:ov5640_dut\|reg_config:reg_config_inst\|clock_20k " "Register ov5640_top:ov5640_dut\|reg_config:reg_config_inst\|i2c_com:u1\|cyc_count\[2\] is being clocked by ov5640_top:ov5640_dut\|reg_config:reg_config_inst\|clock_20k" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576121623162 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121623162 "|top|ov5640_top:ov5640_dut|reg_config:reg_config_inst|clock_20k"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst_n " "Node: rst_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch seg_sel\[1\]~5 rst_n " "Latch seg_sel\[1\]~5 is being clocked by rst_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1576121623162 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121623162 "|top|rst_n"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576121623170 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cmos_clk (Rise) cmos_clk (Rise) setup and hold " "From cmos_clk (Rise) to cmos_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576121623170 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576121623170 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From clk (Rise) to sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576121623170 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576121623170 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1576121623170 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121623170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.055 " "Worst-case setup slack is 7.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.055               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.055               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.553               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.553               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.800               0.000 cmos_clk  " "   12.800               0.000 cmos_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.830               0.000 clk  " "   14.830               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.845               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.845               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121623200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.154               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.156               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.178               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 cmos_clk  " "    0.201               0.000 cmos_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121623231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.275 " "Worst-case recovery slack is 6.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.275               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.275               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.588               0.000 clk  " "   17.588               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121623249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.678 " "Worst-case removal slack is 0.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.678               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.302               0.000 clk  " "    1.302               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121623267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.734 " "Worst-case minimum pulse width slack is 4.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.734               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.734               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.865               0.000 cmos_clk  " "    6.865               0.000 cmos_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.429               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.429               0.000 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.200               0.000 clk  " "    9.200               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.567               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   20.567               0.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576121623282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121623282 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 90 synchronizer chains. " "Report Metastability: Found 90 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121623615 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 90 " "Number of Synchronizer Chains Found: 90" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121623615 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121623615 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.111 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.111" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121623615 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.504 ns " "Worst Case Available Settling Time: 17.504 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121623615 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121623615 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121623615 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576121623615 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121623615 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121624189 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121624192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 29 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576121624440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 11:33:44 2019 " "Processing ended: Thu Dec 12 11:33:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576121624440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576121624440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576121624440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1576121624440 ""}
