Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Aug 26 16:46:00 2023
| Host         : LAPTOP-ZMX running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   295 |
|    Minimum number of control sets                        |   295 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   295 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   293 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             540 |          180 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            4 |
| Yes          | No                    | No                     |            8255 |         3157 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1066 |          547 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+--------------------------------------+---------------------------+------------------+----------------+
|         Clock Signal         |             Enable Signal            |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------------------+--------------------------------------+---------------------------+------------------+----------------+
|  cpu/ifid/ID_ins_reg[6]_0[0] |                                      | cpu/idex/AR[0]            |                1 |              3 |
|  cpu/ifid/ID_ins_reg[6]_1[0] |                                      | cpu/idex/AR[0]            |                3 |              8 |
|  cpu/ifid/ID_ins_reg[3]_0[0] |                                      |                           |                7 |             21 |
|  n_0_5472_BUFG               |                                      |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__13_4[0]  |                           |                7 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__13_5[0]  |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__14_6[0]  |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__14_7[0]  |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__14_8[0]  |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__13_6[0]  |                           |                7 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__13_9[0]  |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__14_2[0]  |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__13_8[0]  |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__14_4[0]  |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__14_5[0]  |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__13_7[0]  |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__14_0[0]  |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__14_10[0] |                           |               29 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__14_3[0]  |                           |                7 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__5_3[0]   |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__3_6[0]   |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__1_3[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__3_0[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__2_2[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__1_6[0]   |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__1_2[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__1_7[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__2_9[0]   |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__4_0[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__2_6[0]   |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__3_9[0]   |                           |               32 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__4_2[0]   |                           |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__4_5[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__4_6[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__3_10[0]  |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__1_8[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__3_2[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__4_4[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__4_9[0]   |                           |               29 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__1_10[0]  |                           |               32 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__2_8[0]   |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__3_5[0]   |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__5_0[0]   |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__5_2[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__4_3[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__4_7[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__1_0[0]   |                           |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__16_0[0]  |                           |                7 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__2_5[0]   |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__2_7[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__5_4[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__5_5[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__14_9[0]  |                           |                7 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__2_4[0]   |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__1_9[0]   |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__3_8[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__4_10[0]  |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__1_4[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__16_2[0]  |                           |               27 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__1_5[0]   |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__2_3[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__3_3[0]   |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__3_4[0]   |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__3_7[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__4_8[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__6_8[0]   |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__7_8[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__9_4[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__7_6[0]   |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__6_7[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__6_9[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__9_5[0]   |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__9_10[0]  |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__9_6[0]   |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__6_0[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__5_7[0]   |                           |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__9_7[0]   |                           |                6 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__6_3[0]   |                           |                7 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__7_3[0]   |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__7_9[0]   |                           |               29 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__7_0[0]   |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__7_4[0]   |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__7_7[0]   |                           |                6 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__6_5[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__9_8[0]   |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__5_9[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__9_0[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__7_5[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__7_10[0]  |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__5_8[0]   |                           |               29 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__5_6[0]   |                           |               20 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__9_3[0]   |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__9_9[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__6_4[0]   |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__9_2[0]   |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__6_6[0]   |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__6_10[0]  |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__6_2[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__7_2[0]   |                           |                6 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_1[0]   |                           |                7 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_0[0]          |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__12_1[0]  |                           |                6 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__2_2[0]   |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__4_1[0]   |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__0_1[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__5_1[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__9_2[0]   |                           |                6 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__0_2[0]   |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__3_1[0]   |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__6_12[0]  |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__6_5[0]   |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep_2[0]      |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__6_7[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_0[0]   |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_1[0]          |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__1_2[0]   |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__4_2[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__6_11[0]  |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_11[0]  |                           |                7 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__13_1[0]  |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__6_10[0]  |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_13[0]  |                           |                7 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_14[0]  |                           |                6 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_15[0]  |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_16[0]  |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_17[0]  |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_18[0]  |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_2[0]   |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__6_8[0]   |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_10[0]  |                           |                7 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__10_1[0]  |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__6_3[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__6_6[0]   |                           |               32 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__12_2[0]  |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__5_2[0]   |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__6_13[0]  |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_12[0]  |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__11_2[0]  |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__13_2[0]  |                           |                6 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__6_9[0]   |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_19[0]  |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_20[0]  |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__6_1[0]   |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__10_2[0]  |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__6_14[0]  |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__7_1[0]   |                           |               29 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__1_1[0]   |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__2_3[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__3_2[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep_1[0]      |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__7_2[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__9_1[0]   |                           |                7 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__15_0[0]  |                           |                7 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__6_16[0]  |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__14_1[0]  |                           |                5 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__6_2[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__6_15[0]  |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__6_17[0]  |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__6_2[0]   |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__6_4[0]   |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[3]_rep__11_1[0]  |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_14[0]  |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_19[0]  |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_8[0]   |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_4[0]   |                           |                7 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_17[0]  |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_5[0]   |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_8[0]   |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_22[0]  |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_22[0]  |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_9[0]   |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_11[0]  |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_20[0]  |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_16[0]  |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_7[0]   |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_21[0]  |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_18[0]  |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_24[0]  |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_9[0]   |                           |                6 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_23[0]  |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_3[0]   |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_7[0]   |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_12[0]  |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_13[0]  |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_15[0]  |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_3[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_4[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_6[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_21[0]  |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_6[0]   |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_10[0]  |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_2[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_23[0]  |                           |                5 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__7_5[0]   |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[4]_rep__8_1[0]   |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_6[0]          |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep_7[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_5[0]          |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__10_3[0]  |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__10_7[0]  |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__12_3[0]  |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep_2[0]      |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep_0[0]      |                           |               19 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep_10[0]     |                           |               31 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep_3[0]      |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_4[0]          |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__0_4[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__0_6[0]   |                           |               18 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__10_2[0]  |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__10_4[0]  |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__11_6[0]  |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__12_5[0]  |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__13_0[0]  |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__13_10[0] |                           |               31 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep_4[0]      |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__0_2[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__13_3[0]  |                           |                6 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__0_8[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__11_10[0] |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__12_0[0]  |                           |                7 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__12_7[0]  |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__12_9[0]  |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__11_8[0]  |                           |                7 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__10_6[0]  |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__0_10[0]  |                           |               31 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__13_2[0]  |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__11_2[0]  |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__11_9[0]  |                           |               31 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__0_0[0]   |                           |               21 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__11_3[0]  |                           |                7 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_2[0]          |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__10_0[0]  |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__0_5[0]   |                           |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_7[0]          |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_8[0]          |                           |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep_9[0]      |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__10_9[0]  |                           |               29 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_3[0]          |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__11_4[0]  |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__11_0[0]  |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__11_7[0]  |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep_6[0]      |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep_8[0]      |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__12_10[0] |                           |               27 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__0_9[0]   |                           |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__10_5[0]  |                           |               12 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_9[0]          |                           |               29 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__12_2[0]  |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__10_10[0] |                           |               10 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__0_3[0]   |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__12_4[0]  |                           |                6 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep_5[0]      |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__11_5[0]  |                           |                8 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__12_6[0]  |                           |                7 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__12_8[0]  |                           |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__10_8[0]  |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_rep__0_7[0]   |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/E[0]                        |                           |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_1[0]          |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/exme/ME_res_reg[2]_0[0]          |                           |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/ifid/EX_regS_reg[0]              | rst_IBUF                  |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[1]_0[0]           | rst_IBUF                  |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/E[0]                        | rst_IBUF                  |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_10[0]          | rst_IBUF                  |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_11[0]          | rst_IBUF                  |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_12[0]          | rst_IBUF                  |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[1]_1[0]           | rst_IBUF                  |               11 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[1]_2[0]           | rst_IBUF                  |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[1]_4[0]           | rst_IBUF                  |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[1]_5[0]           | rst_IBUF                  |               30 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[1]_3[0]           | rst_IBUF                  |               26 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_0[0]           | rst_IBUF                  |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_7[0]           | rst_IBUF                  |               29 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_10[0]          | rst_IBUF                  |               19 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_3[0]           | rst_IBUF                  |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_2[0]           | rst_IBUF                  |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_9[0]           | rst_IBUF                  |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_13[0]          | rst_IBUF                  |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_7[0]           | rst_IBUF                  |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_9[0]           | rst_IBUF                  |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_0[0]           | rst_IBUF                  |                9 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_4[0]           | rst_IBUF                  |               13 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_2[0]           | rst_IBUF                  |               23 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_8[0]           | rst_IBUF                  |               19 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_5[0]           | rst_IBUF                  |               16 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_8[0]           | rst_IBUF                  |               15 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_6[0]           | rst_IBUF                  |               17 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_3[0]           | rst_IBUF                  |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_4[0]           | rst_IBUF                  |               20 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_5[0]           | rst_IBUF                  |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[2]_6[0]           | rst_IBUF                  |               14 |             32 |
|  clk_IBUF_BUFG               | cpu/mewb/WB_dr_reg[4]_1[0]           | rst_IBUF                  |               28 |             32 |
|  clk_IBUF_BUFG               | cpu/ifid/EX_regS_reg[0]              | cpu/idex/EX_regS_reg[0]_0 |               16 |             42 |
|  clk_IBUF_BUFG               | cpu/idex/E[0]                        |                           |               19 |             63 |
|  clk_IBUF_BUFG               |                                      |                           |              285 |           1030 |
+------------------------------+--------------------------------------+---------------------------+------------------+----------------+


