{
    "name": "I2SRV32-V-v1",
    "folder": "I2SRV32-V-v1",
    "sim_files": [],
    "files": [
        "/home/gabcro/Code/Processor_CI/processor_ci/temp/I2SRV32-V-v1/Source code/rtl/FPU/fpu/IEEE_to_flopoco_SP.vhdl"
    ],
    "include_dirs": [],
    "repository": "https://github.com/RClabiisc/I2SRV32-V-v1",
    "top_module": "IEEE_TO_FLOPOCO_SP",
    "extra_flags": [],
    "language_version": "1800-2017",
    "march": "rv32i",
    "two_memory": false,
    "is_simulable": true
}