# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/lab4_1_sources/mealy_sequence_detector_3processes_template.v"
verilog xil_defaultlib  "../../../project_1.srcs/sim_1/imports/lab4_1_sources/mealy_sequence_detector_3processes_tb_template.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
