INFO: [VRFC 10-163] Analyzing VHDL file "D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 4/Lab 4 - +3 to 8 decoder/Lab_4.srcs/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 4/Lab 4 - +3 to 8 decoder/Lab_4.srcs/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 4/Lab 4 - +3 to 8 decoder/Lab_4.srcs/sim_1/new/TB_Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Decoder_3_to_8
