{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499572997583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499572997583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 09 01:03:10 2017 " "Processing started: Sun Jul 09 01:03:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499572997583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499572997583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv-CCMM -c riscv-CCMM " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv-CCMM -c riscv-CCMM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499572997583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1499572998831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/wsbn/wshbn_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/wsbn/wshbn_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wshbn_timer-v1 " "Found design unit 1: wshbn_timer-v1" {  } { { "../wsbn/wshbn_timer.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn/wshbn_timer.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999372 ""} { "Info" "ISGN_ENTITY_NAME" "1 wshbn_timer " "Found entity 1: wshbn_timer" {  } { { "../wsbn/wshbn_timer.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn/wshbn_timer.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/wsbn/wshbn_pio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/wsbn/wshbn_pio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wshbn_pio-v1 " "Found design unit 1: wshbn_pio-v1" {  } { { "../wsbn/wshbn_pio.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn/wshbn_pio.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999372 ""} { "Info" "ISGN_ENTITY_NAME" "1 wshbn_pio " "Found entity 1: wshbn_pio" {  } { { "../wsbn/wshbn_pio.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn/wshbn_pio.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/wsbn/wshbn_master_no.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/wsbn/wshbn_master_no.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wshbn_master-v1 " "Found design unit 1: wshbn_master-v1" {  } { { "../wsbn/wshbn_master_no.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn/wshbn_master_no.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999388 ""} { "Info" "ISGN_ENTITY_NAME" "1 wshbn_master " "Found entity 1: wshbn_master" {  } { { "../wsbn/wshbn_master_no.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn/wshbn_master_no.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50 " "Found entity 1: pll_50" {  } { { "pll_50.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/pll_50.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cache/cache_parameters.sv 1 0 " "Found 1 design units, including 0 entities, in source file /workspace/tg/riscv_sv_integracao/cache/cache_parameters.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_parameters (SystemVerilog) " "Found design unit 1: cache_parameters (SystemVerilog)" {  } { { "../cache/cache_parameters.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache_parameters.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999403 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache.sv(242) " "Verilog HDL information at cache.sv(242): always construct contains both blocking and non-blocking assignments" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 242 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1499572999419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/sram_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/sram_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_mux " "Found entity 1: sram_mux" {  } { { "../cpu/sram_mux.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/sram_mux.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/riscv_regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/riscv_regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_regfile " "Found entity 1: riscv_regfile" {  } { { "../cpu/riscv_regfile.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_regfile.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/riscv_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/riscv_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_fetch " "Found entity 1: riscv_fetch" {  } { { "../cpu/riscv_fetch.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_fetch.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/riscv_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/riscv_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_div " "Found entity 1: riscv_div" {  } { { "../cpu/riscv_div.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_div.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999439 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "riscv_decoder.sv(154) " "Verilog HDL information at riscv_decoder.sv(154): always construct contains both blocking and non-blocking assignments" {  } { { "../cpu/riscv_decoder.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_decoder.sv" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1499572999455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/riscv_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/riscv_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_decoder " "Found entity 1: riscv_decoder" {  } { { "../cpu/riscv_decoder.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_decoder.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/riscv_cpu_no.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/riscv_cpu_no.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_cpu_no " "Found entity 1: riscv_cpu_no" {  } { { "../cpu/riscv_cpu_no.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_cpu_no.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/riscv_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/riscv_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_alu " "Found entity 1: riscv_alu" {  } { { "../cpu/riscv_alu.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_alu.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/memory_mapping.sv 1 0 " "Found 1 design units, including 0 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/memory_mapping.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_mapping (SystemVerilog) " "Found design unit 1: memory_mapping (SystemVerilog)" {  } { { "../cpu/memory_mapping.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/memory_mapping.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/mem_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/mem_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl " "Found entity 1: mem_ctrl" {  } { { "../cpu/mem_ctrl.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/mem_ctrl.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/interrupt_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/interrupt_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../cpu/interrupt_controller.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/interrupt_controller.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/inst_mem_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/inst_mem_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem_ctrl " "Found entity 1: inst_mem_ctrl" {  } { { "../cpu/inst_mem_ctrl.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/inst_mem_ctrl.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/i_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/i_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_cache-SYN " "Found design unit 1: i_cache-SYN" {  } { { "../cpu/i_cache.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/i_cache.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999520 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_cache " "Found entity 1: i_cache" {  } { { "../cpu/i_cache.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/i_cache.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/d_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/d_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_cache-SYN " "Found design unit 1: d_cache-SYN" {  } { { "../cpu/d_cache.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/d_cache.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999529 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_cache " "Found entity 1: d_cache" {  } { { "../cpu/d_cache.vhd" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/d_cache.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/cpu/comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/cpu/comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../cpu/comparator.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/comparator.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/wsbn_ram_cache/wshbn_slave_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/wsbn_ram_cache/wshbn_slave_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wshbn_slave_ram " "Found entity 1: wshbn_slave_ram" {  } { { "../wsbn_ram_cache/wshbn_slave_ram.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn_ram_cache/wshbn_slave_ram.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/wsbn_ram_cache/wshbn_ports_defs.sv 1 0 " "Found 1 design units, including 0 entities, in source file /workspace/tg/riscv_sv_integracao/wsbn_ram_cache/wshbn_ports_defs.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wshbn_ports_defs (SystemVerilog) " "Found design unit 1: wshbn_ports_defs (SystemVerilog)" {  } { { "../wsbn_ram_cache/wshbn_ports_defs.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn_ram_cache/wshbn_ports_defs.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/wsbn_ram_cache/wshbn_master_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/wsbn_ram_cache/wshbn_master_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wshbn_master_cache " "Found entity 1: wshbn_master_cache" {  } { { "../wsbn_ram_cache/wshbn_master_cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn_ram_cache/wshbn_master_cache.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/riscv_wishbone.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/riscv_wishbone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_wishbone " "Found entity 1: riscv_wishbone" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/riscv_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/riscv_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_top " "Found entity 1: riscv_top" {  } { { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/tg/riscv_sv_integracao/button_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspace/tg/riscv_sv_integracao/button_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "../button_debouncer.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/button_debouncer.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499572999593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499572999593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "whbn_stb riscv_wishbone.sv(218) " "Verilog HDL Implicit Net warning at riscv_wishbone.sv(218): created implicit net for \"whbn_stb\"" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499572999593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_top " "Elaborating entity \"riscv_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499572999995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_50 pll_50:pll_50 " "Elaborating entity \"pll_50\" for hierarchy \"pll_50:pll_50\"" {  } { { "../riscv_top.sv" "pll_50" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_50:pll_50\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_50:pll_50\|altpll:altpll_component\"" {  } { { "pll_50.v" "altpll_component" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/pll_50.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_50:pll_50\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_50:pll_50\|altpll:altpll_component\"" {  } { { "pll_50.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/pll_50.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_50:pll_50\|altpll:altpll_component " "Instantiated megafunction \"pll_50:pll_50\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_50 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000096 ""}  } { { "pll_50.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/pll_50.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499573000096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_50_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_50_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50_altpll " "Found entity 1: pll_50_altpll" {  } { { "db/pll_50_altpll.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/pll_50_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499573000195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499573000195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_50_altpll pll_50:pll_50\|altpll:altpll_component\|pll_50_altpll:auto_generated " "Elaborating entity \"pll_50_altpll\" for hierarchy \"pll_50:pll_50\|altpll:altpll_component\|pll_50_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:debouncer " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:debouncer\"" {  } { { "../riscv_top.sv" "debouncer" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_wishbone riscv_wishbone:cpu " "Elaborating entity \"riscv_wishbone\" for hierarchy \"riscv_wishbone:cpu\"" {  } { { "../riscv_top.sv" "cpu" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 11 riscv_wishbone.sv(145) " "Verilog HDL assignment warning at riscv_wishbone.sv(145): truncated value with size 30 to match size of target (11)" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499573000210 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_tx riscv_wishbone.sv(29) " "Output port \"spi_tx\" at riscv_wishbone.sv(29) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499573000210 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ssp_en_o riscv_wishbone.sv(30) " "Output port \"ssp_en_o\" at riscv_wishbone.sv(30) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499573000210 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ssp_mosi_o riscv_wishbone.sv(31) " "Output port \"ssp_mosi_o\" at riscv_wishbone.sv(31) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499573000210 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ssp_clk_o riscv_wishbone.sv(33) " "Output port \"ssp_clk_o\" at riscv_wishbone.sv(33) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499573000210 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_tx riscv_wishbone.sv(36) " "Output port \"uart_tx\" at riscv_wishbone.sv(36) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499573000210 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_full riscv_wishbone.sv(37) " "Output port \"uart_full\" at riscv_wishbone.sv(37) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499573000210 "|riscv_top|riscv_wishbone:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_empty riscv_wishbone.sv(38) " "Output port \"uart_empty\" at riscv_wishbone.sv(38) has no driver" {  } { { "../riscv_wishbone.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499573000226 "|riscv_top|riscv_wishbone:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem_ctrl riscv_wishbone:cpu\|inst_mem_ctrl:inst_mem " "Elaborating entity \"inst_mem_ctrl\" for hierarchy \"riscv_wishbone:cpu\|inst_mem_ctrl:inst_mem\"" {  } { { "../riscv_wishbone.sv" "inst_mem" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom riscv_wishbone:cpu\|rom:M0 " "Elaborating entity \"rom\" for hierarchy \"riscv_wishbone:cpu\|rom:M0\"" {  } { { "../riscv_wishbone.sv" "M0" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram riscv_wishbone:cpu\|rom:M0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"riscv_wishbone:cpu\|rom:M0\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_wishbone:cpu\|rom:M0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"riscv_wishbone:cpu\|rom:M0\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499573000468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_wishbone:cpu\|rom:M0\|altsyncram:altsyncram_component " "Instantiated megafunction \"riscv_wishbone:cpu\|rom:M0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../isa-test/lw/rom.mif " "Parameter \"init_file\" = \"../../isa-test/lw/rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000468 ""}  } { { "rom.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499573000468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hia1 " "Found entity 1: altsyncram_hia1" {  } { { "db/altsyncram_hia1.tdf" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/altsyncram_hia1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499573000562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499573000562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hia1 riscv_wishbone:cpu\|rom:M0\|altsyncram:altsyncram_component\|altsyncram_hia1:auto_generated " "Elaborating entity \"altsyncram_hia1\" for hierarchy \"riscv_wishbone:cpu\|rom:M0\|altsyncram:altsyncram_component\|altsyncram_hia1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache riscv_wishbone:cpu\|cache:M1 " "Elaborating entity \"cache\" for hierarchy \"riscv_wishbone:cpu\|cache:M1\"" {  } { { "../riscv_wishbone.sv" "M1" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000700 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hit cache.sv(50) " "Verilog HDL or VHDL warning at cache.sv(50): object \"hit\" assigned a value but never read" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1499573000792 "|riscv_top|riscv_wishbone:cpu|cache:M1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 2 cache.sv(168) " "Verilog HDL assignment warning at cache.sv(168): truncated value with size 6 to match size of target (2)" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499573000792 "|riscv_top|riscv_wishbone:cpu|cache:M1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sets " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sets\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1499573000792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_cpu_no riscv_wishbone:cpu\|riscv_cpu_no:cpu1 " "Elaborating entity \"riscv_cpu_no\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\"" {  } { { "../riscv_wishbone.sv" "cpu1" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_regfile riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_regfile:riscv_regfile " "Elaborating entity \"riscv_regfile\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_regfile:riscv_regfile\"" {  } { { "../cpu/riscv_cpu_no.sv" "riscv_regfile" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_cpu_no.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_alu riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu " "Elaborating entity \"riscv_alu\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\"" {  } { { "../cpu/riscv_cpu_no.sv" "riscv_alu" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_cpu_no.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|comparator:comparator " "Elaborating entity \"comparator\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|comparator:comparator\"" {  } { { "../cpu/riscv_alu.sv" "comparator" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_alu.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_div riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|riscv_div:riscv_div " "Elaborating entity \"riscv_div\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|riscv_div:riscv_div\"" {  } { { "../cpu/riscv_alu.sv" "riscv_div" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_alu.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_decoder riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_decoder:riscv_decoder " "Elaborating entity \"riscv_decoder\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_decoder:riscv_decoder\"" {  } { { "../cpu/riscv_cpu_no.sv" "riscv_decoder" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_cpu_no.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_fetch riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_fetch:riscv_fetch " "Elaborating entity \"riscv_fetch\" for hierarchy \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_fetch:riscv_fetch\"" {  } { { "../cpu/riscv_cpu_no.sv" "riscv_fetch" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_cpu_no.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl riscv_wishbone:cpu\|mem_ctrl:mem_controller " "Elaborating entity \"mem_ctrl\" for hierarchy \"riscv_wishbone:cpu\|mem_ctrl:mem_controller\"" {  } { { "../riscv_wishbone.sv" "mem_controller" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000859 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_i mem_ctrl.sv(88) " "Verilog HDL Always Construct warning at mem_ctrl.sv(88): variable \"addr_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../cpu/mem_ctrl.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/mem_ctrl.sv" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499573000861 "|riscv_top|riscv_wishbone:cpu|mem_ctrl:mem_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_i mem_ctrl.sv(107) " "Verilog HDL Always Construct warning at mem_ctrl.sv(107): variable \"addr_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../cpu/mem_ctrl.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/mem_ctrl.sv" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1499573000861 "|riscv_top|riscv_wishbone:cpu|mem_ctrl:mem_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_ctrl.sv(118) " "Verilog HDL Case Statement information at mem_ctrl.sv(118): all case item expressions in this case statement are onehot" {  } { { "../cpu/mem_ctrl.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/mem_ctrl.sv" 118 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1499573000861 "|riscv_top|riscv_wishbone:cpu|mem_ctrl:mem_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem1_addr_o mem_ctrl.sv(42) " "Output port \"mem1_addr_o\" at mem_ctrl.sv(42) has no driver" {  } { { "../cpu/mem_ctrl.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/mem_ctrl.sv" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499573000861 "|riscv_top|riscv_wishbone:cpu|mem_ctrl:mem_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem1_rd mem_ctrl.sv(40) " "Output port \"mem1_rd\" at mem_ctrl.sv(40) has no driver" {  } { { "../cpu/mem_ctrl.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/mem_ctrl.sv" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499573000861 "|riscv_top|riscv_wishbone:cpu|mem_ctrl:mem_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem1_wr mem_ctrl.sv(41) " "Output port \"mem1_wr\" at mem_ctrl.sv(41) has no driver" {  } { { "../cpu/mem_ctrl.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/mem_ctrl.sv" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1499573000862 "|riscv_top|riscv_wishbone:cpu|mem_ctrl:mem_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller riscv_wishbone:cpu\|interrupt_controller:int_ctrl " "Elaborating entity \"interrupt_controller\" for hierarchy \"riscv_wishbone:cpu\|interrupt_controller:int_ctrl\"" {  } { { "../riscv_wishbone.sv" "int_ctrl" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wshbn_master riscv_wishbone:cpu\|wshbn_master:wbus " "Elaborating entity \"wshbn_master\" for hierarchy \"riscv_wishbone:cpu\|wshbn_master:wbus\"" {  } { { "../riscv_wishbone.sv" "wbus" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wshbn_pio riscv_wishbone:cpu\|wshbn_pio:SLV0 " "Elaborating entity \"wshbn_pio\" for hierarchy \"riscv_wishbone:cpu\|wshbn_pio:SLV0\"" {  } { { "../riscv_wishbone.sv" "SLV0" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wshbn_timer riscv_wishbone:cpu\|wshbn_timer:SLV1 " "Elaborating entity \"wshbn_timer\" for hierarchy \"riscv_wishbone:cpu\|wshbn_timer:SLV1\"" {  } { { "../riscv_wishbone.sv" "SLV1" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wshbn_master_cache riscv_wishbone:cpu\|wshbn_master_cache:MST_CACHE " "Elaborating entity \"wshbn_master_cache\" for hierarchy \"riscv_wishbone:cpu\|wshbn_master_cache:MST_CACHE\"" {  } { { "../riscv_wishbone.sv" "MST_CACHE" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 wshbn_master_cache.sv(52) " "Verilog HDL assignment warning at wshbn_master_cache.sv(52): truncated value with size 32 to match size of target (2)" {  } { { "../wsbn_ram_cache/wshbn_master_cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn_ram_cache/wshbn_master_cache.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1499573000889 "|riscv_top|riscv_wishbone:cpu|wshbn_master_cache:MST_CACHE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wshbn_slave_ram riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM " "Elaborating entity \"wshbn_slave_ram\" for hierarchy \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\"" {  } { { "../riscv_wishbone.sv" "SLV_RAM" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_wishbone.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1 " "Elaborating entity \"ram\" for hierarchy \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\"" {  } { { "../wsbn_ram_cache/wshbn_slave_ram.sv" "ram1" { Text "C:/Workspace/TG/riscv_sv_integracao/wsbn_ram_cache/wshbn_slave_ram.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573000979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499573001020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../isa-test/lw/ram.mif " "Parameter \"init_file\" = \"../../isa-test/lw/ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001020 ""}  } { { "ram.v" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499573001020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_epk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_epk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_epk1 " "Found entity 1: altsyncram_epk1" {  } { { "db/altsyncram_epk1.tdf" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/altsyncram_epk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499573001112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499573001112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_epk1 riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_epk1:auto_generated " "Elaborating entity \"altsyncram_epk1\" for hierarchy \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_epk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_35b2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_35b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_35b2 " "Found entity 1: altsyncram_35b2" {  } { { "db/altsyncram_35b2.tdf" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/altsyncram_35b2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499573001225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499573001225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_35b2 riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_epk1:auto_generated\|altsyncram_35b2:altsyncram1 " "Elaborating entity \"altsyncram_35b2\" for hierarchy \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_epk1:auto_generated\|altsyncram_35b2:altsyncram1\"" {  } { { "db/altsyncram_epk1.tdf" "altsyncram1" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/altsyncram_epk1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_epk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_epk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_epk1.tdf" "mgl_prim2" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/altsyncram_epk1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_epk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_epk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_epk1.tdf" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/altsyncram_epk1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499573001489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_epk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_epk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987569 " "Parameter \"NODE_NAME\" = \"1918987569\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001489 ""}  } { { "db/altsyncram_epk1.tdf" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/altsyncram_epk1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499573001489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_epk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"riscv_wishbone:cpu\|wshbn_slave_ram:SLV_RAM\|ram:ram1\|altsyncram:altsyncram_component\|altsyncram_epk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573001546 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[0\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[0\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[1\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[1\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[2\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[2\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[3\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[3\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[4\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[4\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[5\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[5\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[6\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[6\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[7\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[7\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[8\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[8\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[9\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[9\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[10\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[10\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[11\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[11\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[12\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[12\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[13\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[13\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[14\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[14\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[15\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[15\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[16\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[16\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[17\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[17\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[18\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[18\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[19\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[19\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[20\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[20\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[21\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[21\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[22\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[22\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[23\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[23\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[24\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[24\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[25\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[25\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[26\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[26\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[27\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[27\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[28\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[28\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[29\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[29\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[30\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[30\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "riscv_wishbone:cpu\|cache:M1\|proc_res_data\[31\] " "Converted tri-state buffer \"riscv_wishbone:cpu\|cache:M1\|proc_res_data\[31\]\" feeding internal logic into a wire" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 58 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1499573004895 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1499573004895 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|Mult0\"" {  } { { "../cpu/riscv_alu.sv" "Mult0" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_alu.sv" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499573231595 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1499573231595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|lpm_mult:Mult0\"" {  } { { "../cpu/riscv_alu.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_alu.sv" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499573231755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|lpm_mult:Mult0 " "Instantiated megafunction \"riscv_wishbone:cpu\|riscv_cpu_no:cpu1\|riscv_alu:riscv_alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573231755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573231755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573231755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573231755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573231755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573231755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573231755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573231755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499573231755 ""}  } { { "../cpu/riscv_alu.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_alu.sv" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1499573231755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1ht.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1ht.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1ht " "Found entity 1: mult_1ht" {  } { { "db/mult_1ht.tdf" "" { Text "C:/Workspace/TG/riscv_sv_integracao/work_sint2/db/mult_1ht.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499573231914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499573231914 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1499573235504 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1499573235803 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1499573235803 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../cache/cache.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cache/cache.sv" 181 -1 0 } } { "../cpu/riscv_fetch.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_fetch.sv" 220 -1 0 } } { "../cpu/riscv_div.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/cpu/riscv_div.sv" 75 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1499573236062 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1499573236078 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[1\] VCC " "Pin \"HEX0_D\[1\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499573246228 "|riscv_top|HEX0_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[6\] VCC " "Pin \"HEX0_D\[6\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499573246228 "|riscv_top|HEX0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[0\] VCC " "Pin \"HEX1_D\[0\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499573246228 "|riscv_top|HEX1_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[0\] VCC " "Pin \"HEX2_D\[0\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499573246228 "|riscv_top|HEX2_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[3\] VCC " "Pin \"HEX2_D\[3\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499573246228 "|riscv_top|HEX2_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[4\] VCC " "Pin \"HEX3_D\[4\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499573246228 "|riscv_top|HEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[5\] VCC " "Pin \"HEX3_D\[5\]\" is stuck at VCC" {  } { { "../riscv_top.sv" "" { Text "C:/Workspace/TG/riscv_sv_integracao/riscv_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499573246228 "|riscv_top|HEX3_D[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1499573246228 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499573247815 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1499573276912 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1499573277290 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1499573277290 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1499573277357 "|riscv_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1499573277357 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499573277613 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Workspace/TG/riscv_sv_integracao/work_sint2/output_files/riscv-CCMM.map.smsg " "Generated suppressed messages file C:/Workspace/TG/riscv_sv_integracao/work_sint2/output_files/riscv-CCMM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1499573278276 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499573280357 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499573280357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17264 " "Implemented 17264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499573282525 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499573282525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17156 " "Implemented 17156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1499573282525 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1499573282525 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1499573282525 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1499573282525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499573282525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "788 " "Peak virtual memory: 788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499573282664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 09 01:08:02 2017 " "Processing ended: Sun Jul 09 01:08:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499573282664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:52 " "Elapsed time: 00:04:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499573282664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:45 " "Total CPU time (on all processors): 00:04:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499573282664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499573282664 ""}
