|top_dct
data_valid <= two_d_dct_new:inst.data_valid
clk => dct_pll:inst1.inclk0
aclr => dct_pll:inst1.areset
aclr => inst2.DATAIN
clken => two_d_dct_new:inst.clken
serial_data[0] => two_d_dct_new:inst.serial_data[0]
serial_data[1] => two_d_dct_new:inst.serial_data[1]
serial_data[2] => two_d_dct_new:inst.serial_data[2]
serial_data[3] => two_d_dct_new:inst.serial_data[3]
serial_data[4] => two_d_dct_new:inst.serial_data[4]
serial_data[5] => two_d_dct_new:inst.serial_data[5]
serial_data[6] => two_d_dct_new:inst.serial_data[6]
serial_data[7] => two_d_dct_new:inst.serial_data[7]
dct_out[0] <= two_d_dct_new:inst.dct_out[0]
dct_out[1] <= two_d_dct_new:inst.dct_out[1]
dct_out[2] <= two_d_dct_new:inst.dct_out[2]
dct_out[3] <= two_d_dct_new:inst.dct_out[3]
dct_out[4] <= two_d_dct_new:inst.dct_out[4]
dct_out[5] <= two_d_dct_new:inst.dct_out[5]
dct_out[6] <= two_d_dct_new:inst.dct_out[6]
dct_out[7] <= two_d_dct_new:inst.dct_out[7]
dct_out[8] <= two_d_dct_new:inst.dct_out[8]
dct_out[9] <= two_d_dct_new:inst.dct_out[9]
dct_out[10] <= two_d_dct_new:inst.dct_out[10]
dct_out[11] <= two_d_dct_new:inst.dct_out[11]
dct_out[12] <= two_d_dct_new:inst.dct_out[12]
dct_out[13] <= two_d_dct_new:inst.dct_out[13]
dct_out[14] <= two_d_dct_new:inst.dct_out[14]
dct_out[15] <= two_d_dct_new:inst.dct_out[15]
dct_out[16] <= two_d_dct_new:inst.dct_out[16]
dct_out[17] <= two_d_dct_new:inst.dct_out[17]
dct_out[18] <= two_d_dct_new:inst.dct_out[18]
dct_out[19] <= two_d_dct_new:inst.dct_out[19]
dct_out[20] <= two_d_dct_new:inst.dct_out[20]
dct_out[21] <= two_d_dct_new:inst.dct_out[21]


|top_dct|two_d_dct_new:inst
clk => clk~0.IN3
outclk => data_valid~reg0.CLK
outclk => dct_out[21]~reg0.CLK
outclk => dct_out[20]~reg0.CLK
outclk => dct_out[19]~reg0.CLK
outclk => dct_out[18]~reg0.CLK
outclk => dct_out[17]~reg0.CLK
outclk => dct_out[16]~reg0.CLK
outclk => dct_out[15]~reg0.CLK
outclk => dct_out[14]~reg0.CLK
outclk => dct_out[13]~reg0.CLK
outclk => dct_out[12]~reg0.CLK
outclk => dct_out[11]~reg0.CLK
outclk => dct_out[10]~reg0.CLK
outclk => dct_out[9]~reg0.CLK
outclk => dct_out[8]~reg0.CLK
outclk => dct_out[7]~reg0.CLK
outclk => dct_out[6]~reg0.CLK
outclk => dct_out[5]~reg0.CLK
outclk => dct_out[4]~reg0.CLK
outclk => dct_out[3]~reg0.CLK
outclk => dct_out[2]~reg0.CLK
outclk => dct_out[1]~reg0.CLK
outclk => dct_out[0]~reg0.CLK
aclr => aclr~0.IN3
clken => clken~0.IN1
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_data[0] => serial_data[0]~7.IN1
serial_data[1] => serial_data[1]~6.IN1
serial_data[2] => serial_data[2]~5.IN1
serial_data[3] => serial_data[3]~4.IN1
serial_data[4] => serial_data[4]~3.IN1
serial_data[5] => serial_data[5]~2.IN1
serial_data[6] => serial_data[6]~1.IN1
serial_data[7] => serial_data[7]~0.IN1
dct_out[0] <= dct_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[1] <= dct_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[2] <= dct_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[3] <= dct_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[4] <= dct_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[5] <= dct_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[6] <= dct_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[7] <= dct_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[8] <= dct_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[9] <= dct_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[10] <= dct_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[11] <= dct_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[12] <= dct_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[13] <= dct_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[14] <= dct_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[15] <= dct_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[16] <= dct_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[17] <= dct_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[18] <= dct_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[19] <= dct_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[20] <= dct_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_out[21] <= dct_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst
clk => clk~0.IN1
aclr => aclr~0.IN1
clken => clken~0.IN1
serial_data[0] => dct_data[8].DATAB
serial_data[1] => dct_data[9].DATAB
serial_data[2] => dct_data[10].DATAB
serial_data[3] => dct_data[11].DATAB
serial_data[4] => dct_data[12].DATAB
serial_data[5] => dct_data[13].DATAB
serial_data[6] => dct_data[14].DATAB
serial_data[7] => dct_data[15].DATAB
row_col_en => dct_data[0].OUTPUTSELECT
row_col_en => dct_data[1].OUTPUTSELECT
row_col_en => dct_data[2].OUTPUTSELECT
row_col_en => dct_data[3].OUTPUTSELECT
row_col_en => dct_data[4].OUTPUTSELECT
row_col_en => dct_data[5].OUTPUTSELECT
row_col_en => dct_data[6].OUTPUTSELECT
row_col_en => dct_data[7].OUTPUTSELECT
row_col_en => dct_data[8].OUTPUTSELECT
row_col_en => dct_data[9].OUTPUTSELECT
row_col_en => dct_data[10].OUTPUTSELECT
row_col_en => dct_data[11].OUTPUTSELECT
row_col_en => dct_data[12].OUTPUTSELECT
row_col_en => dct_data[13].OUTPUTSELECT
row_col_en => dct_data[14].OUTPUTSELECT
row_col_en => dct_data[15].OUTPUTSELECT
row_col_en => dct_data[16].OUTPUTSELECT
row_col_en => dct_data[17].OUTPUTSELECT
row_col_en => dct_data[18].OUTPUTSELECT
row_col_en => dct_data[19].OUTPUTSELECT
row_col_en => dct_data[20].OUTPUTSELECT
row_col_en => dct_data[21].OUTPUTSELECT
first_col_dct => comb~21.OUTPUTSELECT
first_col_dct => comb~20.OUTPUTSELECT
first_col_dct => comb~19.OUTPUTSELECT
first_col_dct => comb~18.OUTPUTSELECT
first_col_dct => comb~17.OUTPUTSELECT
first_col_dct => comb~16.OUTPUTSELECT
first_col_dct => comb~15.OUTPUTSELECT
first_col_dct => comb~14.OUTPUTSELECT
first_col_dct => comb~13.OUTPUTSELECT
first_col_dct => comb~12.OUTPUTSELECT
first_col_dct => comb~11.OUTPUTSELECT
first_col_dct => comb~10.OUTPUTSELECT
first_col_dct => comb~9.OUTPUTSELECT
first_col_dct => comb~8.OUTPUTSELECT
first_col_dct => comb~7.OUTPUTSELECT
first_col_dct => comb~6.OUTPUTSELECT
first_col_dct => comb~5.OUTPUTSELECT
first_col_dct => comb~4.OUTPUTSELECT
first_col_dct => comb~3.OUTPUTSELECT
first_col_dct => comb~2.OUTPUTSELECT
first_col_dct => comb~1.OUTPUTSELECT
first_col_dct => comb~0.OUTPUTSELECT
post_row_dct[0] => dct_data[0].DATAA
post_row_dct[1] => dct_data[1].DATAA
post_row_dct[2] => dct_data[2].DATAA
post_row_dct[3] => dct_data[3].DATAA
post_row_dct[4] => dct_data[4].DATAA
post_row_dct[5] => dct_data[5].DATAA
post_row_dct[6] => dct_data[6].DATAA
post_row_dct[7] => dct_data[7].DATAA
post_row_dct[8] => dct_data[8].DATAA
post_row_dct[9] => dct_data[9].DATAA
post_row_dct[10] => dct_data[10].DATAA
post_row_dct[11] => dct_data[11].DATAA
post_row_dct[12] => dct_data[12].DATAA
post_row_dct[13] => dct_data[13].DATAA
post_row_dct[14] => dct_data[14].DATAA
post_row_dct[15] => dct_data[15].DATAA
post_row_dct[16] => dct_data[16].DATAA
post_row_dct[17] => dct_data[17].DATAA
post_row_dct[18] => dct_data[18].DATAA
post_row_dct[19] => dct_data[19].DATAA
post_row_dct[20] => dct_data[20].DATAA
post_row_dct[21] => dct_data[21].DATAA
pt0[0] <= dct:u1.y0
pt0[1] <= dct:u1.y0
pt0[2] <= dct:u1.y0
pt0[3] <= dct:u1.y0
pt0[4] <= dct:u1.y0
pt0[5] <= dct:u1.y0
pt0[6] <= dct:u1.y0
pt0[7] <= dct:u1.y0
pt0[8] <= dct:u1.y0
pt0[9] <= dct:u1.y0
pt0[10] <= dct:u1.y0
pt0[11] <= dct:u1.y0
pt0[12] <= dct:u1.y0
pt0[13] <= dct:u1.y0
pt0[14] <= dct:u1.y0
pt0[15] <= dct:u1.y0
pt0[16] <= dct:u1.y0
pt0[17] <= dct:u1.y0
pt0[18] <= dct:u1.y0
pt0[19] <= dct:u1.y0
pt0[20] <= dct:u1.y0
pt0[21] <= dct:u1.y0
pt1[0] <= dct:u1.y1
pt1[1] <= dct:u1.y1
pt1[2] <= dct:u1.y1
pt1[3] <= dct:u1.y1
pt1[4] <= dct:u1.y1
pt1[5] <= dct:u1.y1
pt1[6] <= dct:u1.y1
pt1[7] <= dct:u1.y1
pt1[8] <= dct:u1.y1
pt1[9] <= dct:u1.y1
pt1[10] <= dct:u1.y1
pt1[11] <= dct:u1.y1
pt1[12] <= dct:u1.y1
pt1[13] <= dct:u1.y1
pt1[14] <= dct:u1.y1
pt1[15] <= dct:u1.y1
pt1[16] <= dct:u1.y1
pt1[17] <= dct:u1.y1
pt1[18] <= dct:u1.y1
pt1[19] <= dct:u1.y1
pt1[20] <= dct:u1.y1
pt1[21] <= dct:u1.y1
pt2[0] <= dct:u1.y2
pt2[1] <= dct:u1.y2
pt2[2] <= dct:u1.y2
pt2[3] <= dct:u1.y2
pt2[4] <= dct:u1.y2
pt2[5] <= dct:u1.y2
pt2[6] <= dct:u1.y2
pt2[7] <= dct:u1.y2
pt2[8] <= dct:u1.y2
pt2[9] <= dct:u1.y2
pt2[10] <= dct:u1.y2
pt2[11] <= dct:u1.y2
pt2[12] <= dct:u1.y2
pt2[13] <= dct:u1.y2
pt2[14] <= dct:u1.y2
pt2[15] <= dct:u1.y2
pt2[16] <= dct:u1.y2
pt2[17] <= dct:u1.y2
pt2[18] <= dct:u1.y2
pt2[19] <= dct:u1.y2
pt2[20] <= dct:u1.y2
pt2[21] <= dct:u1.y2
pt3[0] <= dct:u1.y3
pt3[1] <= dct:u1.y3
pt3[2] <= dct:u1.y3
pt3[3] <= dct:u1.y3
pt3[4] <= dct:u1.y3
pt3[5] <= dct:u1.y3
pt3[6] <= dct:u1.y3
pt3[7] <= dct:u1.y3
pt3[8] <= dct:u1.y3
pt3[9] <= dct:u1.y3
pt3[10] <= dct:u1.y3
pt3[11] <= dct:u1.y3
pt3[12] <= dct:u1.y3
pt3[13] <= dct:u1.y3
pt3[14] <= dct:u1.y3
pt3[15] <= dct:u1.y3
pt3[16] <= dct:u1.y3
pt3[17] <= dct:u1.y3
pt3[18] <= dct:u1.y3
pt3[19] <= dct:u1.y3
pt3[20] <= dct:u1.y3
pt3[21] <= dct:u1.y3
pt4[0] <= dct:u1.y4
pt4[1] <= dct:u1.y4
pt4[2] <= dct:u1.y4
pt4[3] <= dct:u1.y4
pt4[4] <= dct:u1.y4
pt4[5] <= dct:u1.y4
pt4[6] <= dct:u1.y4
pt4[7] <= dct:u1.y4
pt4[8] <= dct:u1.y4
pt4[9] <= dct:u1.y4
pt4[10] <= dct:u1.y4
pt4[11] <= dct:u1.y4
pt4[12] <= dct:u1.y4
pt4[13] <= dct:u1.y4
pt4[14] <= dct:u1.y4
pt4[15] <= dct:u1.y4
pt4[16] <= dct:u1.y4
pt4[17] <= dct:u1.y4
pt4[18] <= dct:u1.y4
pt4[19] <= dct:u1.y4
pt4[20] <= dct:u1.y4
pt4[21] <= dct:u1.y4
pt5[0] <= dct:u1.y5
pt5[1] <= dct:u1.y5
pt5[2] <= dct:u1.y5
pt5[3] <= dct:u1.y5
pt5[4] <= dct:u1.y5
pt5[5] <= dct:u1.y5
pt5[6] <= dct:u1.y5
pt5[7] <= dct:u1.y5
pt5[8] <= dct:u1.y5
pt5[9] <= dct:u1.y5
pt5[10] <= dct:u1.y5
pt5[11] <= dct:u1.y5
pt5[12] <= dct:u1.y5
pt5[13] <= dct:u1.y5
pt5[14] <= dct:u1.y5
pt5[15] <= dct:u1.y5
pt5[16] <= dct:u1.y5
pt5[17] <= dct:u1.y5
pt5[18] <= dct:u1.y5
pt5[19] <= dct:u1.y5
pt5[20] <= dct:u1.y5
pt5[21] <= dct:u1.y5
pt6[0] <= dct:u1.y6
pt6[1] <= dct:u1.y6
pt6[2] <= dct:u1.y6
pt6[3] <= dct:u1.y6
pt6[4] <= dct:u1.y6
pt6[5] <= dct:u1.y6
pt6[6] <= dct:u1.y6
pt6[7] <= dct:u1.y6
pt6[8] <= dct:u1.y6
pt6[9] <= dct:u1.y6
pt6[10] <= dct:u1.y6
pt6[11] <= dct:u1.y6
pt6[12] <= dct:u1.y6
pt6[13] <= dct:u1.y6
pt6[14] <= dct:u1.y6
pt6[15] <= dct:u1.y6
pt6[16] <= dct:u1.y6
pt6[17] <= dct:u1.y6
pt6[18] <= dct:u1.y6
pt6[19] <= dct:u1.y6
pt6[20] <= dct:u1.y6
pt6[21] <= dct:u1.y6
pt7[0] <= dct:u1.y7
pt7[1] <= dct:u1.y7
pt7[2] <= dct:u1.y7
pt7[3] <= dct:u1.y7
pt7[4] <= dct:u1.y7
pt7[5] <= dct:u1.y7
pt7[6] <= dct:u1.y7
pt7[7] <= dct:u1.y7
pt7[8] <= dct:u1.y7
pt7[9] <= dct:u1.y7
pt7[10] <= dct:u1.y7
pt7[11] <= dct:u1.y7
pt7[12] <= dct:u1.y7
pt7[13] <= dct:u1.y7
pt7[14] <= dct:u1.y7
pt7[15] <= dct:u1.y7
pt7[16] <= dct:u1.y7
pt7[17] <= dct:u1.y7
pt7[18] <= dct:u1.y7
pt7[19] <= dct:u1.y7
pt7[20] <= dct:u1.y7
pt7[21] <= dct:u1.y7


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1
clk => clk~0.IN18
aclr => aclr~0.IN18
clken => clken~0.IN18
col_en => ~NO_FANOUT~
row_en => ~NO_FANOUT~
x0[0] => X0[0].IN2
x0[1] => X0[1].IN2
x0[2] => X0[2].IN2
x0[3] => X0[3].IN2
x0[4] => X0[4].IN2
x0[5] => X0[5].IN2
x0[6] => X0[6].IN2
x0[7] => X0[7].IN2
x0[8] => X0[8].IN2
x0[9] => X0[9].IN2
x0[10] => X0[10].IN2
x0[11] => X0[11].IN2
x0[12] => X0[12].IN2
x0[13] => X0[13].IN2
x0[14] => X0[14].IN2
x0[15] => X0[15].IN2
x0[16] => X0[16].IN2
x0[17] => X0[17].IN2
x0[18] => X0[18].IN2
x0[19] => X0[19].IN2
x0[20] => X0[20].IN2
x0[21] => X0[21].IN2
x1[0] => X1[0].IN2
x1[1] => X1[1].IN2
x1[2] => X1[2].IN2
x1[3] => X1[3].IN2
x1[4] => X1[4].IN2
x1[5] => X1[5].IN2
x1[6] => X1[6].IN2
x1[7] => X1[7].IN2
x1[8] => X1[8].IN2
x1[9] => X1[9].IN2
x1[10] => X1[10].IN2
x1[11] => X1[11].IN2
x1[12] => X1[12].IN2
x1[13] => X1[13].IN2
x1[14] => X1[14].IN2
x1[15] => X1[15].IN2
x1[16] => X1[16].IN2
x1[17] => X1[17].IN2
x1[18] => X1[18].IN2
x1[19] => X1[19].IN2
x1[20] => X1[20].IN2
x1[21] => X1[21].IN2
x2[0] => X2[0].IN2
x2[1] => X2[1].IN2
x2[2] => X2[2].IN2
x2[3] => X2[3].IN2
x2[4] => X2[4].IN2
x2[5] => X2[5].IN2
x2[6] => X2[6].IN2
x2[7] => X2[7].IN2
x2[8] => X2[8].IN2
x2[9] => X2[9].IN2
x2[10] => X2[10].IN2
x2[11] => X2[11].IN2
x2[12] => X2[12].IN2
x2[13] => X2[13].IN2
x2[14] => X2[14].IN2
x2[15] => X2[15].IN2
x2[16] => X2[16].IN2
x2[17] => X2[17].IN2
x2[18] => X2[18].IN2
x2[19] => X2[19].IN2
x2[20] => X2[20].IN2
x2[21] => X2[21].IN2
x3[0] => X3[0].IN2
x3[1] => X3[1].IN2
x3[2] => X3[2].IN2
x3[3] => X3[3].IN2
x3[4] => X3[4].IN2
x3[5] => X3[5].IN2
x3[6] => X3[6].IN2
x3[7] => X3[7].IN2
x3[8] => X3[8].IN2
x3[9] => X3[9].IN2
x3[10] => X3[10].IN2
x3[11] => X3[11].IN2
x3[12] => X3[12].IN2
x3[13] => X3[13].IN2
x3[14] => X3[14].IN2
x3[15] => X3[15].IN2
x3[16] => X3[16].IN2
x3[17] => X3[17].IN2
x3[18] => X3[18].IN2
x3[19] => X3[19].IN2
x3[20] => X3[20].IN2
x3[21] => X3[21].IN2
x4[0] => X4[0].IN2
x4[1] => X4[1].IN2
x4[2] => X4[2].IN2
x4[3] => X4[3].IN2
x4[4] => X4[4].IN2
x4[5] => X4[5].IN2
x4[6] => X4[6].IN2
x4[7] => X4[7].IN2
x4[8] => X4[8].IN2
x4[9] => X4[9].IN2
x4[10] => X4[10].IN2
x4[11] => X4[11].IN2
x4[12] => X4[12].IN2
x4[13] => X4[13].IN2
x4[14] => X4[14].IN2
x4[15] => X4[15].IN2
x4[16] => X4[16].IN2
x4[17] => X4[17].IN2
x4[18] => X4[18].IN2
x4[19] => X4[19].IN2
x4[20] => X4[20].IN2
x4[21] => X4[21].IN2
x5[0] => X5[0].IN2
x5[1] => X5[1].IN2
x5[2] => X5[2].IN2
x5[3] => X5[3].IN2
x5[4] => X5[4].IN2
x5[5] => X5[5].IN2
x5[6] => X5[6].IN2
x5[7] => X5[7].IN2
x5[8] => X5[8].IN2
x5[9] => X5[9].IN2
x5[10] => X5[10].IN2
x5[11] => X5[11].IN2
x5[12] => X5[12].IN2
x5[13] => X5[13].IN2
x5[14] => X5[14].IN2
x5[15] => X5[15].IN2
x5[16] => X5[16].IN2
x5[17] => X5[17].IN2
x5[18] => X5[18].IN2
x5[19] => X5[19].IN2
x5[20] => X5[20].IN2
x5[21] => X5[21].IN2
x6[0] => X6[0].IN2
x6[1] => X6[1].IN2
x6[2] => X6[2].IN2
x6[3] => X6[3].IN2
x6[4] => X6[4].IN2
x6[5] => X6[5].IN2
x6[6] => X6[6].IN2
x6[7] => X6[7].IN2
x6[8] => X6[8].IN2
x6[9] => X6[9].IN2
x6[10] => X6[10].IN2
x6[11] => X6[11].IN2
x6[12] => X6[12].IN2
x6[13] => X6[13].IN2
x6[14] => X6[14].IN2
x6[15] => X6[15].IN2
x6[16] => X6[16].IN2
x6[17] => X6[17].IN2
x6[18] => X6[18].IN2
x6[19] => X6[19].IN2
x6[20] => X6[20].IN2
x6[21] => X6[21].IN2
x7[0] => X7[0].IN2
x7[1] => X7[1].IN2
x7[2] => X7[2].IN2
x7[3] => X7[3].IN2
x7[4] => X7[4].IN2
x7[5] => X7[5].IN2
x7[6] => X7[6].IN2
x7[7] => X7[7].IN2
x7[8] => X7[8].IN2
x7[9] => X7[9].IN2
x7[10] => X7[10].IN2
x7[11] => X7[11].IN2
x7[12] => X7[12].IN2
x7[13] => X7[13].IN2
x7[14] => X7[14].IN2
x7[15] => X7[15].IN2
x7[16] => X7[16].IN2
x7[17] => X7[17].IN2
x7[18] => X7[18].IN2
x7[19] => X7[19].IN2
x7[20] => X7[20].IN2
x7[21] => X7[21].IN2
y0[0] <= stage4_0_4p[0].DB_MAX_OUTPUT_PORT_TYPE
y0[1] <= stage4_0_4p[1].DB_MAX_OUTPUT_PORT_TYPE
y0[2] <= stage4_0_4p[2].DB_MAX_OUTPUT_PORT_TYPE
y0[3] <= stage4_0_4p[3].DB_MAX_OUTPUT_PORT_TYPE
y0[4] <= stage4_0_4p[4].DB_MAX_OUTPUT_PORT_TYPE
y0[5] <= stage4_0_4p[5].DB_MAX_OUTPUT_PORT_TYPE
y0[6] <= stage4_0_4p[6].DB_MAX_OUTPUT_PORT_TYPE
y0[7] <= stage4_0_4p[7].DB_MAX_OUTPUT_PORT_TYPE
y0[8] <= stage4_0_4p[8].DB_MAX_OUTPUT_PORT_TYPE
y0[9] <= stage4_0_4p[9].DB_MAX_OUTPUT_PORT_TYPE
y0[10] <= stage4_0_4p[10].DB_MAX_OUTPUT_PORT_TYPE
y0[11] <= stage4_0_4p[11].DB_MAX_OUTPUT_PORT_TYPE
y0[12] <= stage4_0_4p[12].DB_MAX_OUTPUT_PORT_TYPE
y0[13] <= stage4_0_4p[13].DB_MAX_OUTPUT_PORT_TYPE
y0[14] <= stage4_0_4p[14].DB_MAX_OUTPUT_PORT_TYPE
y0[15] <= stage4_0_4p[15].DB_MAX_OUTPUT_PORT_TYPE
y0[16] <= stage4_0_4p[16].DB_MAX_OUTPUT_PORT_TYPE
y0[17] <= stage4_0_4p[17].DB_MAX_OUTPUT_PORT_TYPE
y0[18] <= stage4_0_4p[18].DB_MAX_OUTPUT_PORT_TYPE
y0[19] <= stage4_0_4p[19].DB_MAX_OUTPUT_PORT_TYPE
y0[20] <= stage4_0_4p[20].DB_MAX_OUTPUT_PORT_TYPE
y0[21] <= stage4_0_4p[21].DB_MAX_OUTPUT_PORT_TYPE
y1[0] <= stage5_sel_2p[0].DB_MAX_OUTPUT_PORT_TYPE
y1[1] <= stage5_sel_2p[1].DB_MAX_OUTPUT_PORT_TYPE
y1[2] <= stage5_sel_2p[2].DB_MAX_OUTPUT_PORT_TYPE
y1[3] <= stage5_sel_2p[3].DB_MAX_OUTPUT_PORT_TYPE
y1[4] <= stage5_sel_2p[4].DB_MAX_OUTPUT_PORT_TYPE
y1[5] <= stage5_sel_2p[5].DB_MAX_OUTPUT_PORT_TYPE
y1[6] <= stage5_sel_2p[6].DB_MAX_OUTPUT_PORT_TYPE
y1[7] <= stage5_sel_2p[7].DB_MAX_OUTPUT_PORT_TYPE
y1[8] <= stage5_sel_2p[8].DB_MAX_OUTPUT_PORT_TYPE
y1[9] <= stage5_sel_2p[9].DB_MAX_OUTPUT_PORT_TYPE
y1[10] <= stage5_sel_2p[10].DB_MAX_OUTPUT_PORT_TYPE
y1[11] <= stage5_sel_2p[11].DB_MAX_OUTPUT_PORT_TYPE
y1[12] <= stage5_sel_2p[12].DB_MAX_OUTPUT_PORT_TYPE
y1[13] <= stage5_sel_2p[13].DB_MAX_OUTPUT_PORT_TYPE
y1[14] <= stage5_sel_2p[14].DB_MAX_OUTPUT_PORT_TYPE
y1[15] <= stage5_sel_2p[15].DB_MAX_OUTPUT_PORT_TYPE
y1[16] <= stage5_sel_2p[16].DB_MAX_OUTPUT_PORT_TYPE
y1[17] <= stage5_sel_2p[17].DB_MAX_OUTPUT_PORT_TYPE
y1[18] <= stage5_sel_2p[18].DB_MAX_OUTPUT_PORT_TYPE
y1[19] <= stage5_sel_2p[19].DB_MAX_OUTPUT_PORT_TYPE
y1[20] <= stage5_sel_2p[20].DB_MAX_OUTPUT_PORT_TYPE
y1[21] <= stage5_sel_2p[21].DB_MAX_OUTPUT_PORT_TYPE
y2[0] <= stage6_2_2p[0].DB_MAX_OUTPUT_PORT_TYPE
y2[1] <= stage6_2_2p[1].DB_MAX_OUTPUT_PORT_TYPE
y2[2] <= stage6_2_2p[2].DB_MAX_OUTPUT_PORT_TYPE
y2[3] <= stage6_2_2p[3].DB_MAX_OUTPUT_PORT_TYPE
y2[4] <= stage6_2_2p[4].DB_MAX_OUTPUT_PORT_TYPE
y2[5] <= stage6_2_2p[5].DB_MAX_OUTPUT_PORT_TYPE
y2[6] <= stage6_2_2p[6].DB_MAX_OUTPUT_PORT_TYPE
y2[7] <= stage6_2_2p[7].DB_MAX_OUTPUT_PORT_TYPE
y2[8] <= stage6_2_2p[8].DB_MAX_OUTPUT_PORT_TYPE
y2[9] <= stage6_2_2p[9].DB_MAX_OUTPUT_PORT_TYPE
y2[10] <= stage6_2_2p[10].DB_MAX_OUTPUT_PORT_TYPE
y2[11] <= stage6_2_2p[11].DB_MAX_OUTPUT_PORT_TYPE
y2[12] <= stage6_2_2p[12].DB_MAX_OUTPUT_PORT_TYPE
y2[13] <= stage6_2_2p[13].DB_MAX_OUTPUT_PORT_TYPE
y2[14] <= stage6_2_2p[14].DB_MAX_OUTPUT_PORT_TYPE
y2[15] <= stage6_2_2p[15].DB_MAX_OUTPUT_PORT_TYPE
y2[16] <= stage6_2_2p[16].DB_MAX_OUTPUT_PORT_TYPE
y2[17] <= stage6_2_2p[17].DB_MAX_OUTPUT_PORT_TYPE
y2[18] <= stage6_2_2p[18].DB_MAX_OUTPUT_PORT_TYPE
y2[19] <= stage6_2_2p[19].DB_MAX_OUTPUT_PORT_TYPE
y2[20] <= stage6_2_2p[20].DB_MAX_OUTPUT_PORT_TYPE
y2[21] <= stage6_2_2p[21].DB_MAX_OUTPUT_PORT_TYPE
y3[0] <= stage5_sel_1p[0].DB_MAX_OUTPUT_PORT_TYPE
y3[1] <= stage5_sel_1p[1].DB_MAX_OUTPUT_PORT_TYPE
y3[2] <= stage5_sel_1p[2].DB_MAX_OUTPUT_PORT_TYPE
y3[3] <= stage5_sel_1p[3].DB_MAX_OUTPUT_PORT_TYPE
y3[4] <= stage5_sel_1p[4].DB_MAX_OUTPUT_PORT_TYPE
y3[5] <= stage5_sel_1p[5].DB_MAX_OUTPUT_PORT_TYPE
y3[6] <= stage5_sel_1p[6].DB_MAX_OUTPUT_PORT_TYPE
y3[7] <= stage5_sel_1p[7].DB_MAX_OUTPUT_PORT_TYPE
y3[8] <= stage5_sel_1p[8].DB_MAX_OUTPUT_PORT_TYPE
y3[9] <= stage5_sel_1p[9].DB_MAX_OUTPUT_PORT_TYPE
y3[10] <= stage5_sel_1p[10].DB_MAX_OUTPUT_PORT_TYPE
y3[11] <= stage5_sel_1p[11].DB_MAX_OUTPUT_PORT_TYPE
y3[12] <= stage5_sel_1p[12].DB_MAX_OUTPUT_PORT_TYPE
y3[13] <= stage5_sel_1p[13].DB_MAX_OUTPUT_PORT_TYPE
y3[14] <= stage5_sel_1p[14].DB_MAX_OUTPUT_PORT_TYPE
y3[15] <= stage5_sel_1p[15].DB_MAX_OUTPUT_PORT_TYPE
y3[16] <= stage5_sel_1p[16].DB_MAX_OUTPUT_PORT_TYPE
y3[17] <= stage5_sel_1p[17].DB_MAX_OUTPUT_PORT_TYPE
y3[18] <= stage5_sel_1p[18].DB_MAX_OUTPUT_PORT_TYPE
y3[19] <= stage5_sel_1p[19].DB_MAX_OUTPUT_PORT_TYPE
y3[20] <= stage5_sel_1p[20].DB_MAX_OUTPUT_PORT_TYPE
y3[21] <= stage5_sel_1p[21].DB_MAX_OUTPUT_PORT_TYPE
y4[0] <= one_mult_blk:one_mult_blk_inst0.result
y4[1] <= one_mult_blk:one_mult_blk_inst0.result
y4[2] <= one_mult_blk:one_mult_blk_inst0.result
y4[3] <= one_mult_blk:one_mult_blk_inst0.result
y4[4] <= one_mult_blk:one_mult_blk_inst0.result
y4[5] <= one_mult_blk:one_mult_blk_inst0.result
y4[6] <= one_mult_blk:one_mult_blk_inst0.result
y4[7] <= one_mult_blk:one_mult_blk_inst0.result
y4[8] <= one_mult_blk:one_mult_blk_inst0.result
y4[9] <= one_mult_blk:one_mult_blk_inst0.result
y4[10] <= one_mult_blk:one_mult_blk_inst0.result
y4[11] <= one_mult_blk:one_mult_blk_inst0.result
y4[12] <= one_mult_blk:one_mult_blk_inst0.result
y4[13] <= one_mult_blk:one_mult_blk_inst0.result
y4[14] <= one_mult_blk:one_mult_blk_inst0.result
y4[15] <= one_mult_blk:one_mult_blk_inst0.result
y4[16] <= one_mult_blk:one_mult_blk_inst0.result
y4[17] <= one_mult_blk:one_mult_blk_inst0.result
y4[18] <= one_mult_blk:one_mult_blk_inst0.result
y4[19] <= one_mult_blk:one_mult_blk_inst0.result
y4[20] <= one_mult_blk:one_mult_blk_inst0.result
y4[21] <= one_mult_blk:one_mult_blk_inst0.result
y5[0] <= stage5_sel_0p[0].DB_MAX_OUTPUT_PORT_TYPE
y5[1] <= stage5_sel_0p[1].DB_MAX_OUTPUT_PORT_TYPE
y5[2] <= stage5_sel_0p[2].DB_MAX_OUTPUT_PORT_TYPE
y5[3] <= stage5_sel_0p[3].DB_MAX_OUTPUT_PORT_TYPE
y5[4] <= stage5_sel_0p[4].DB_MAX_OUTPUT_PORT_TYPE
y5[5] <= stage5_sel_0p[5].DB_MAX_OUTPUT_PORT_TYPE
y5[6] <= stage5_sel_0p[6].DB_MAX_OUTPUT_PORT_TYPE
y5[7] <= stage5_sel_0p[7].DB_MAX_OUTPUT_PORT_TYPE
y5[8] <= stage5_sel_0p[8].DB_MAX_OUTPUT_PORT_TYPE
y5[9] <= stage5_sel_0p[9].DB_MAX_OUTPUT_PORT_TYPE
y5[10] <= stage5_sel_0p[10].DB_MAX_OUTPUT_PORT_TYPE
y5[11] <= stage5_sel_0p[11].DB_MAX_OUTPUT_PORT_TYPE
y5[12] <= stage5_sel_0p[12].DB_MAX_OUTPUT_PORT_TYPE
y5[13] <= stage5_sel_0p[13].DB_MAX_OUTPUT_PORT_TYPE
y5[14] <= stage5_sel_0p[14].DB_MAX_OUTPUT_PORT_TYPE
y5[15] <= stage5_sel_0p[15].DB_MAX_OUTPUT_PORT_TYPE
y5[16] <= stage5_sel_0p[16].DB_MAX_OUTPUT_PORT_TYPE
y5[17] <= stage5_sel_0p[17].DB_MAX_OUTPUT_PORT_TYPE
y5[18] <= stage5_sel_0p[18].DB_MAX_OUTPUT_PORT_TYPE
y5[19] <= stage5_sel_0p[19].DB_MAX_OUTPUT_PORT_TYPE
y5[20] <= stage5_sel_0p[20].DB_MAX_OUTPUT_PORT_TYPE
y5[21] <= stage5_sel_0p[21].DB_MAX_OUTPUT_PORT_TYPE
y6[0] <= stage6_3_2p[0].DB_MAX_OUTPUT_PORT_TYPE
y6[1] <= stage6_3_2p[1].DB_MAX_OUTPUT_PORT_TYPE
y6[2] <= stage6_3_2p[2].DB_MAX_OUTPUT_PORT_TYPE
y6[3] <= stage6_3_2p[3].DB_MAX_OUTPUT_PORT_TYPE
y6[4] <= stage6_3_2p[4].DB_MAX_OUTPUT_PORT_TYPE
y6[5] <= stage6_3_2p[5].DB_MAX_OUTPUT_PORT_TYPE
y6[6] <= stage6_3_2p[6].DB_MAX_OUTPUT_PORT_TYPE
y6[7] <= stage6_3_2p[7].DB_MAX_OUTPUT_PORT_TYPE
y6[8] <= stage6_3_2p[8].DB_MAX_OUTPUT_PORT_TYPE
y6[9] <= stage6_3_2p[9].DB_MAX_OUTPUT_PORT_TYPE
y6[10] <= stage6_3_2p[10].DB_MAX_OUTPUT_PORT_TYPE
y6[11] <= stage6_3_2p[11].DB_MAX_OUTPUT_PORT_TYPE
y6[12] <= stage6_3_2p[12].DB_MAX_OUTPUT_PORT_TYPE
y6[13] <= stage6_3_2p[13].DB_MAX_OUTPUT_PORT_TYPE
y6[14] <= stage6_3_2p[14].DB_MAX_OUTPUT_PORT_TYPE
y6[15] <= stage6_3_2p[15].DB_MAX_OUTPUT_PORT_TYPE
y6[16] <= stage6_3_2p[16].DB_MAX_OUTPUT_PORT_TYPE
y6[17] <= stage6_3_2p[17].DB_MAX_OUTPUT_PORT_TYPE
y6[18] <= stage6_3_2p[18].DB_MAX_OUTPUT_PORT_TYPE
y6[19] <= stage6_3_2p[19].DB_MAX_OUTPUT_PORT_TYPE
y6[20] <= stage6_3_2p[20].DB_MAX_OUTPUT_PORT_TYPE
y6[21] <= stage6_3_2p[21].DB_MAX_OUTPUT_PORT_TYPE
y7[0] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[1] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[2] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[3] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[4] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[5] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[6] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[7] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[8] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[9] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[10] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[11] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[12] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[13] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[14] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[15] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[16] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[17] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[18] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[19] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[20] <= four_mult_add_blk:four_mult_add_blk_inst0.result
y7[21] <= four_mult_add_blk:four_mult_add_blk_inst0.result


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_0
dataa[0] => dataa[0]~21.IN1
dataa[1] => dataa[1]~20.IN1
dataa[2] => dataa[2]~19.IN1
dataa[3] => dataa[3]~18.IN1
dataa[4] => dataa[4]~17.IN1
dataa[5] => dataa[5]~16.IN1
dataa[6] => dataa[6]~15.IN1
dataa[7] => dataa[7]~14.IN1
dataa[8] => dataa[8]~13.IN1
dataa[9] => dataa[9]~12.IN1
dataa[10] => dataa[10]~11.IN1
dataa[11] => dataa[11]~10.IN1
dataa[12] => dataa[12]~9.IN1
dataa[13] => dataa[13]~8.IN1
dataa[14] => dataa[14]~7.IN1
dataa[15] => dataa[15]~6.IN1
dataa[16] => dataa[16]~5.IN1
dataa[17] => dataa[17]~4.IN1
dataa[18] => dataa[18]~3.IN1
dataa[19] => dataa[19]~2.IN1
dataa[20] => dataa[20]~1.IN1
dataa[21] => dataa[21]~0.IN1
datab[0] => datab[0]~21.IN1
datab[1] => datab[1]~20.IN1
datab[2] => datab[2]~19.IN1
datab[3] => datab[3]~18.IN1
datab[4] => datab[4]~17.IN1
datab[5] => datab[5]~16.IN1
datab[6] => datab[6]~15.IN1
datab[7] => datab[7]~14.IN1
datab[8] => datab[8]~13.IN1
datab[9] => datab[9]~12.IN1
datab[10] => datab[10]~11.IN1
datab[11] => datab[11]~10.IN1
datab[12] => datab[12]~9.IN1
datab[13] => datab[13]~8.IN1
datab[14] => datab[14]~7.IN1
datab[15] => datab[15]~6.IN1
datab[16] => datab[16]~5.IN1
datab[17] => datab[17]~4.IN1
datab[18] => datab[18]~3.IN1
datab[19] => datab[19]~2.IN1
datab[20] => datab[20]~1.IN1
datab[21] => datab[21]~0.IN1
clock => clock~0.IN1
aclr => aclr~0.IN1
clken => clken~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
cout <= lpm_add_sub:lpm_add_sub_component.cout
overflow <= lpm_add_sub:lpm_add_sub_component.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_0|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_n2j:auto_generated.dataa[0]
dataa[1] => add_sub_n2j:auto_generated.dataa[1]
dataa[2] => add_sub_n2j:auto_generated.dataa[2]
dataa[3] => add_sub_n2j:auto_generated.dataa[3]
dataa[4] => add_sub_n2j:auto_generated.dataa[4]
dataa[5] => add_sub_n2j:auto_generated.dataa[5]
dataa[6] => add_sub_n2j:auto_generated.dataa[6]
dataa[7] => add_sub_n2j:auto_generated.dataa[7]
dataa[8] => add_sub_n2j:auto_generated.dataa[8]
dataa[9] => add_sub_n2j:auto_generated.dataa[9]
dataa[10] => add_sub_n2j:auto_generated.dataa[10]
dataa[11] => add_sub_n2j:auto_generated.dataa[11]
dataa[12] => add_sub_n2j:auto_generated.dataa[12]
dataa[13] => add_sub_n2j:auto_generated.dataa[13]
dataa[14] => add_sub_n2j:auto_generated.dataa[14]
dataa[15] => add_sub_n2j:auto_generated.dataa[15]
dataa[16] => add_sub_n2j:auto_generated.dataa[16]
dataa[17] => add_sub_n2j:auto_generated.dataa[17]
dataa[18] => add_sub_n2j:auto_generated.dataa[18]
dataa[19] => add_sub_n2j:auto_generated.dataa[19]
dataa[20] => add_sub_n2j:auto_generated.dataa[20]
dataa[21] => add_sub_n2j:auto_generated.dataa[21]
datab[0] => add_sub_n2j:auto_generated.datab[0]
datab[1] => add_sub_n2j:auto_generated.datab[1]
datab[2] => add_sub_n2j:auto_generated.datab[2]
datab[3] => add_sub_n2j:auto_generated.datab[3]
datab[4] => add_sub_n2j:auto_generated.datab[4]
datab[5] => add_sub_n2j:auto_generated.datab[5]
datab[6] => add_sub_n2j:auto_generated.datab[6]
datab[7] => add_sub_n2j:auto_generated.datab[7]
datab[8] => add_sub_n2j:auto_generated.datab[8]
datab[9] => add_sub_n2j:auto_generated.datab[9]
datab[10] => add_sub_n2j:auto_generated.datab[10]
datab[11] => add_sub_n2j:auto_generated.datab[11]
datab[12] => add_sub_n2j:auto_generated.datab[12]
datab[13] => add_sub_n2j:auto_generated.datab[13]
datab[14] => add_sub_n2j:auto_generated.datab[14]
datab[15] => add_sub_n2j:auto_generated.datab[15]
datab[16] => add_sub_n2j:auto_generated.datab[16]
datab[17] => add_sub_n2j:auto_generated.datab[17]
datab[18] => add_sub_n2j:auto_generated.datab[18]
datab[19] => add_sub_n2j:auto_generated.datab[19]
datab[20] => add_sub_n2j:auto_generated.datab[20]
datab[21] => add_sub_n2j:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_n2j:auto_generated.clock
aclr => add_sub_n2j:auto_generated.aclr
clken => add_sub_n2j:auto_generated.clken
result[0] <= add_sub_n2j:auto_generated.result[0]
result[1] <= add_sub_n2j:auto_generated.result[1]
result[2] <= add_sub_n2j:auto_generated.result[2]
result[3] <= add_sub_n2j:auto_generated.result[3]
result[4] <= add_sub_n2j:auto_generated.result[4]
result[5] <= add_sub_n2j:auto_generated.result[5]
result[6] <= add_sub_n2j:auto_generated.result[6]
result[7] <= add_sub_n2j:auto_generated.result[7]
result[8] <= add_sub_n2j:auto_generated.result[8]
result[9] <= add_sub_n2j:auto_generated.result[9]
result[10] <= add_sub_n2j:auto_generated.result[10]
result[11] <= add_sub_n2j:auto_generated.result[11]
result[12] <= add_sub_n2j:auto_generated.result[12]
result[13] <= add_sub_n2j:auto_generated.result[13]
result[14] <= add_sub_n2j:auto_generated.result[14]
result[15] <= add_sub_n2j:auto_generated.result[15]
result[16] <= add_sub_n2j:auto_generated.result[16]
result[17] <= add_sub_n2j:auto_generated.result[17]
result[18] <= add_sub_n2j:auto_generated.result[18]
result[19] <= add_sub_n2j:auto_generated.result[19]
result[20] <= add_sub_n2j:auto_generated.result[20]
result[21] <= add_sub_n2j:auto_generated.result[21]
cout <= add_sub_n2j:auto_generated.cout
overflow <= add_sub_n2j:auto_generated.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_0|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[22].ENA
clken => overflow_dffe[21].ENA
clken => overflow_dffe[20].ENA
clken => overflow_dffe[19].ENA
clken => overflow_dffe[18].ENA
clken => overflow_dffe[17].ENA
clken => overflow_dffe[16].ENA
clken => overflow_dffe[15].ENA
clken => overflow_dffe[14].ENA
clken => overflow_dffe[13].ENA
clken => overflow_dffe[12].ENA
clken => overflow_dffe[11].ENA
clken => overflow_dffe[10].ENA
clken => overflow_dffe[9].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[22].CLK
clock => overflow_dffe[21].CLK
clock => overflow_dffe[20].CLK
clock => overflow_dffe[19].CLK
clock => overflow_dffe[18].CLK
clock => overflow_dffe[17].CLK
clock => overflow_dffe[16].CLK
clock => overflow_dffe[15].CLK
clock => overflow_dffe[14].CLK
clock => overflow_dffe[13].CLK
clock => overflow_dffe[12].CLK
clock => overflow_dffe[11].CLK
clock => overflow_dffe[10].CLK
clock => overflow_dffe[9].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
cout <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
datab[0] => op_1.IN45
datab[1] => op_1.IN43
datab[2] => op_1.IN41
datab[3] => op_1.IN39
datab[4] => op_1.IN37
datab[5] => op_1.IN35
datab[6] => op_1.IN33
datab[7] => op_1.IN31
datab[8] => op_1.IN29
datab[9] => op_1.IN27
datab[10] => op_1.IN25
datab[11] => op_1.IN23
datab[12] => op_1.IN21
datab[13] => op_1.IN19
datab[14] => op_1.IN17
datab[15] => op_1.IN15
datab[16] => op_1.IN13
datab[17] => op_1.IN11
datab[18] => op_1.IN9
datab[19] => op_1.IN7
datab[20] => op_1.IN5
datab[21] => op_1.IN3
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_1
dataa[0] => dataa[0]~21.IN1
dataa[1] => dataa[1]~20.IN1
dataa[2] => dataa[2]~19.IN1
dataa[3] => dataa[3]~18.IN1
dataa[4] => dataa[4]~17.IN1
dataa[5] => dataa[5]~16.IN1
dataa[6] => dataa[6]~15.IN1
dataa[7] => dataa[7]~14.IN1
dataa[8] => dataa[8]~13.IN1
dataa[9] => dataa[9]~12.IN1
dataa[10] => dataa[10]~11.IN1
dataa[11] => dataa[11]~10.IN1
dataa[12] => dataa[12]~9.IN1
dataa[13] => dataa[13]~8.IN1
dataa[14] => dataa[14]~7.IN1
dataa[15] => dataa[15]~6.IN1
dataa[16] => dataa[16]~5.IN1
dataa[17] => dataa[17]~4.IN1
dataa[18] => dataa[18]~3.IN1
dataa[19] => dataa[19]~2.IN1
dataa[20] => dataa[20]~1.IN1
dataa[21] => dataa[21]~0.IN1
datab[0] => datab[0]~21.IN1
datab[1] => datab[1]~20.IN1
datab[2] => datab[2]~19.IN1
datab[3] => datab[3]~18.IN1
datab[4] => datab[4]~17.IN1
datab[5] => datab[5]~16.IN1
datab[6] => datab[6]~15.IN1
datab[7] => datab[7]~14.IN1
datab[8] => datab[8]~13.IN1
datab[9] => datab[9]~12.IN1
datab[10] => datab[10]~11.IN1
datab[11] => datab[11]~10.IN1
datab[12] => datab[12]~9.IN1
datab[13] => datab[13]~8.IN1
datab[14] => datab[14]~7.IN1
datab[15] => datab[15]~6.IN1
datab[16] => datab[16]~5.IN1
datab[17] => datab[17]~4.IN1
datab[18] => datab[18]~3.IN1
datab[19] => datab[19]~2.IN1
datab[20] => datab[20]~1.IN1
datab[21] => datab[21]~0.IN1
clock => clock~0.IN1
aclr => aclr~0.IN1
clken => clken~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
cout <= lpm_add_sub:lpm_add_sub_component.cout
overflow <= lpm_add_sub:lpm_add_sub_component.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_n2j:auto_generated.dataa[0]
dataa[1] => add_sub_n2j:auto_generated.dataa[1]
dataa[2] => add_sub_n2j:auto_generated.dataa[2]
dataa[3] => add_sub_n2j:auto_generated.dataa[3]
dataa[4] => add_sub_n2j:auto_generated.dataa[4]
dataa[5] => add_sub_n2j:auto_generated.dataa[5]
dataa[6] => add_sub_n2j:auto_generated.dataa[6]
dataa[7] => add_sub_n2j:auto_generated.dataa[7]
dataa[8] => add_sub_n2j:auto_generated.dataa[8]
dataa[9] => add_sub_n2j:auto_generated.dataa[9]
dataa[10] => add_sub_n2j:auto_generated.dataa[10]
dataa[11] => add_sub_n2j:auto_generated.dataa[11]
dataa[12] => add_sub_n2j:auto_generated.dataa[12]
dataa[13] => add_sub_n2j:auto_generated.dataa[13]
dataa[14] => add_sub_n2j:auto_generated.dataa[14]
dataa[15] => add_sub_n2j:auto_generated.dataa[15]
dataa[16] => add_sub_n2j:auto_generated.dataa[16]
dataa[17] => add_sub_n2j:auto_generated.dataa[17]
dataa[18] => add_sub_n2j:auto_generated.dataa[18]
dataa[19] => add_sub_n2j:auto_generated.dataa[19]
dataa[20] => add_sub_n2j:auto_generated.dataa[20]
dataa[21] => add_sub_n2j:auto_generated.dataa[21]
datab[0] => add_sub_n2j:auto_generated.datab[0]
datab[1] => add_sub_n2j:auto_generated.datab[1]
datab[2] => add_sub_n2j:auto_generated.datab[2]
datab[3] => add_sub_n2j:auto_generated.datab[3]
datab[4] => add_sub_n2j:auto_generated.datab[4]
datab[5] => add_sub_n2j:auto_generated.datab[5]
datab[6] => add_sub_n2j:auto_generated.datab[6]
datab[7] => add_sub_n2j:auto_generated.datab[7]
datab[8] => add_sub_n2j:auto_generated.datab[8]
datab[9] => add_sub_n2j:auto_generated.datab[9]
datab[10] => add_sub_n2j:auto_generated.datab[10]
datab[11] => add_sub_n2j:auto_generated.datab[11]
datab[12] => add_sub_n2j:auto_generated.datab[12]
datab[13] => add_sub_n2j:auto_generated.datab[13]
datab[14] => add_sub_n2j:auto_generated.datab[14]
datab[15] => add_sub_n2j:auto_generated.datab[15]
datab[16] => add_sub_n2j:auto_generated.datab[16]
datab[17] => add_sub_n2j:auto_generated.datab[17]
datab[18] => add_sub_n2j:auto_generated.datab[18]
datab[19] => add_sub_n2j:auto_generated.datab[19]
datab[20] => add_sub_n2j:auto_generated.datab[20]
datab[21] => add_sub_n2j:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_n2j:auto_generated.clock
aclr => add_sub_n2j:auto_generated.aclr
clken => add_sub_n2j:auto_generated.clken
result[0] <= add_sub_n2j:auto_generated.result[0]
result[1] <= add_sub_n2j:auto_generated.result[1]
result[2] <= add_sub_n2j:auto_generated.result[2]
result[3] <= add_sub_n2j:auto_generated.result[3]
result[4] <= add_sub_n2j:auto_generated.result[4]
result[5] <= add_sub_n2j:auto_generated.result[5]
result[6] <= add_sub_n2j:auto_generated.result[6]
result[7] <= add_sub_n2j:auto_generated.result[7]
result[8] <= add_sub_n2j:auto_generated.result[8]
result[9] <= add_sub_n2j:auto_generated.result[9]
result[10] <= add_sub_n2j:auto_generated.result[10]
result[11] <= add_sub_n2j:auto_generated.result[11]
result[12] <= add_sub_n2j:auto_generated.result[12]
result[13] <= add_sub_n2j:auto_generated.result[13]
result[14] <= add_sub_n2j:auto_generated.result[14]
result[15] <= add_sub_n2j:auto_generated.result[15]
result[16] <= add_sub_n2j:auto_generated.result[16]
result[17] <= add_sub_n2j:auto_generated.result[17]
result[18] <= add_sub_n2j:auto_generated.result[18]
result[19] <= add_sub_n2j:auto_generated.result[19]
result[20] <= add_sub_n2j:auto_generated.result[20]
result[21] <= add_sub_n2j:auto_generated.result[21]
cout <= add_sub_n2j:auto_generated.cout
overflow <= add_sub_n2j:auto_generated.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_1|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[22].ENA
clken => overflow_dffe[21].ENA
clken => overflow_dffe[20].ENA
clken => overflow_dffe[19].ENA
clken => overflow_dffe[18].ENA
clken => overflow_dffe[17].ENA
clken => overflow_dffe[16].ENA
clken => overflow_dffe[15].ENA
clken => overflow_dffe[14].ENA
clken => overflow_dffe[13].ENA
clken => overflow_dffe[12].ENA
clken => overflow_dffe[11].ENA
clken => overflow_dffe[10].ENA
clken => overflow_dffe[9].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[22].CLK
clock => overflow_dffe[21].CLK
clock => overflow_dffe[20].CLK
clock => overflow_dffe[19].CLK
clock => overflow_dffe[18].CLK
clock => overflow_dffe[17].CLK
clock => overflow_dffe[16].CLK
clock => overflow_dffe[15].CLK
clock => overflow_dffe[14].CLK
clock => overflow_dffe[13].CLK
clock => overflow_dffe[12].CLK
clock => overflow_dffe[11].CLK
clock => overflow_dffe[10].CLK
clock => overflow_dffe[9].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
cout <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
datab[0] => op_1.IN45
datab[1] => op_1.IN43
datab[2] => op_1.IN41
datab[3] => op_1.IN39
datab[4] => op_1.IN37
datab[5] => op_1.IN35
datab[6] => op_1.IN33
datab[7] => op_1.IN31
datab[8] => op_1.IN29
datab[9] => op_1.IN27
datab[10] => op_1.IN25
datab[11] => op_1.IN23
datab[12] => op_1.IN21
datab[13] => op_1.IN19
datab[14] => op_1.IN17
datab[15] => op_1.IN15
datab[16] => op_1.IN13
datab[17] => op_1.IN11
datab[18] => op_1.IN9
datab[19] => op_1.IN7
datab[20] => op_1.IN5
datab[21] => op_1.IN3
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_2
dataa[0] => dataa[0]~21.IN1
dataa[1] => dataa[1]~20.IN1
dataa[2] => dataa[2]~19.IN1
dataa[3] => dataa[3]~18.IN1
dataa[4] => dataa[4]~17.IN1
dataa[5] => dataa[5]~16.IN1
dataa[6] => dataa[6]~15.IN1
dataa[7] => dataa[7]~14.IN1
dataa[8] => dataa[8]~13.IN1
dataa[9] => dataa[9]~12.IN1
dataa[10] => dataa[10]~11.IN1
dataa[11] => dataa[11]~10.IN1
dataa[12] => dataa[12]~9.IN1
dataa[13] => dataa[13]~8.IN1
dataa[14] => dataa[14]~7.IN1
dataa[15] => dataa[15]~6.IN1
dataa[16] => dataa[16]~5.IN1
dataa[17] => dataa[17]~4.IN1
dataa[18] => dataa[18]~3.IN1
dataa[19] => dataa[19]~2.IN1
dataa[20] => dataa[20]~1.IN1
dataa[21] => dataa[21]~0.IN1
datab[0] => datab[0]~21.IN1
datab[1] => datab[1]~20.IN1
datab[2] => datab[2]~19.IN1
datab[3] => datab[3]~18.IN1
datab[4] => datab[4]~17.IN1
datab[5] => datab[5]~16.IN1
datab[6] => datab[6]~15.IN1
datab[7] => datab[7]~14.IN1
datab[8] => datab[8]~13.IN1
datab[9] => datab[9]~12.IN1
datab[10] => datab[10]~11.IN1
datab[11] => datab[11]~10.IN1
datab[12] => datab[12]~9.IN1
datab[13] => datab[13]~8.IN1
datab[14] => datab[14]~7.IN1
datab[15] => datab[15]~6.IN1
datab[16] => datab[16]~5.IN1
datab[17] => datab[17]~4.IN1
datab[18] => datab[18]~3.IN1
datab[19] => datab[19]~2.IN1
datab[20] => datab[20]~1.IN1
datab[21] => datab[21]~0.IN1
clock => clock~0.IN1
aclr => aclr~0.IN1
clken => clken~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
cout <= lpm_add_sub:lpm_add_sub_component.cout
overflow <= lpm_add_sub:lpm_add_sub_component.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_2|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_n2j:auto_generated.dataa[0]
dataa[1] => add_sub_n2j:auto_generated.dataa[1]
dataa[2] => add_sub_n2j:auto_generated.dataa[2]
dataa[3] => add_sub_n2j:auto_generated.dataa[3]
dataa[4] => add_sub_n2j:auto_generated.dataa[4]
dataa[5] => add_sub_n2j:auto_generated.dataa[5]
dataa[6] => add_sub_n2j:auto_generated.dataa[6]
dataa[7] => add_sub_n2j:auto_generated.dataa[7]
dataa[8] => add_sub_n2j:auto_generated.dataa[8]
dataa[9] => add_sub_n2j:auto_generated.dataa[9]
dataa[10] => add_sub_n2j:auto_generated.dataa[10]
dataa[11] => add_sub_n2j:auto_generated.dataa[11]
dataa[12] => add_sub_n2j:auto_generated.dataa[12]
dataa[13] => add_sub_n2j:auto_generated.dataa[13]
dataa[14] => add_sub_n2j:auto_generated.dataa[14]
dataa[15] => add_sub_n2j:auto_generated.dataa[15]
dataa[16] => add_sub_n2j:auto_generated.dataa[16]
dataa[17] => add_sub_n2j:auto_generated.dataa[17]
dataa[18] => add_sub_n2j:auto_generated.dataa[18]
dataa[19] => add_sub_n2j:auto_generated.dataa[19]
dataa[20] => add_sub_n2j:auto_generated.dataa[20]
dataa[21] => add_sub_n2j:auto_generated.dataa[21]
datab[0] => add_sub_n2j:auto_generated.datab[0]
datab[1] => add_sub_n2j:auto_generated.datab[1]
datab[2] => add_sub_n2j:auto_generated.datab[2]
datab[3] => add_sub_n2j:auto_generated.datab[3]
datab[4] => add_sub_n2j:auto_generated.datab[4]
datab[5] => add_sub_n2j:auto_generated.datab[5]
datab[6] => add_sub_n2j:auto_generated.datab[6]
datab[7] => add_sub_n2j:auto_generated.datab[7]
datab[8] => add_sub_n2j:auto_generated.datab[8]
datab[9] => add_sub_n2j:auto_generated.datab[9]
datab[10] => add_sub_n2j:auto_generated.datab[10]
datab[11] => add_sub_n2j:auto_generated.datab[11]
datab[12] => add_sub_n2j:auto_generated.datab[12]
datab[13] => add_sub_n2j:auto_generated.datab[13]
datab[14] => add_sub_n2j:auto_generated.datab[14]
datab[15] => add_sub_n2j:auto_generated.datab[15]
datab[16] => add_sub_n2j:auto_generated.datab[16]
datab[17] => add_sub_n2j:auto_generated.datab[17]
datab[18] => add_sub_n2j:auto_generated.datab[18]
datab[19] => add_sub_n2j:auto_generated.datab[19]
datab[20] => add_sub_n2j:auto_generated.datab[20]
datab[21] => add_sub_n2j:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_n2j:auto_generated.clock
aclr => add_sub_n2j:auto_generated.aclr
clken => add_sub_n2j:auto_generated.clken
result[0] <= add_sub_n2j:auto_generated.result[0]
result[1] <= add_sub_n2j:auto_generated.result[1]
result[2] <= add_sub_n2j:auto_generated.result[2]
result[3] <= add_sub_n2j:auto_generated.result[3]
result[4] <= add_sub_n2j:auto_generated.result[4]
result[5] <= add_sub_n2j:auto_generated.result[5]
result[6] <= add_sub_n2j:auto_generated.result[6]
result[7] <= add_sub_n2j:auto_generated.result[7]
result[8] <= add_sub_n2j:auto_generated.result[8]
result[9] <= add_sub_n2j:auto_generated.result[9]
result[10] <= add_sub_n2j:auto_generated.result[10]
result[11] <= add_sub_n2j:auto_generated.result[11]
result[12] <= add_sub_n2j:auto_generated.result[12]
result[13] <= add_sub_n2j:auto_generated.result[13]
result[14] <= add_sub_n2j:auto_generated.result[14]
result[15] <= add_sub_n2j:auto_generated.result[15]
result[16] <= add_sub_n2j:auto_generated.result[16]
result[17] <= add_sub_n2j:auto_generated.result[17]
result[18] <= add_sub_n2j:auto_generated.result[18]
result[19] <= add_sub_n2j:auto_generated.result[19]
result[20] <= add_sub_n2j:auto_generated.result[20]
result[21] <= add_sub_n2j:auto_generated.result[21]
cout <= add_sub_n2j:auto_generated.cout
overflow <= add_sub_n2j:auto_generated.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_2|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[22].ENA
clken => overflow_dffe[21].ENA
clken => overflow_dffe[20].ENA
clken => overflow_dffe[19].ENA
clken => overflow_dffe[18].ENA
clken => overflow_dffe[17].ENA
clken => overflow_dffe[16].ENA
clken => overflow_dffe[15].ENA
clken => overflow_dffe[14].ENA
clken => overflow_dffe[13].ENA
clken => overflow_dffe[12].ENA
clken => overflow_dffe[11].ENA
clken => overflow_dffe[10].ENA
clken => overflow_dffe[9].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[22].CLK
clock => overflow_dffe[21].CLK
clock => overflow_dffe[20].CLK
clock => overflow_dffe[19].CLK
clock => overflow_dffe[18].CLK
clock => overflow_dffe[17].CLK
clock => overflow_dffe[16].CLK
clock => overflow_dffe[15].CLK
clock => overflow_dffe[14].CLK
clock => overflow_dffe[13].CLK
clock => overflow_dffe[12].CLK
clock => overflow_dffe[11].CLK
clock => overflow_dffe[10].CLK
clock => overflow_dffe[9].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
cout <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
datab[0] => op_1.IN45
datab[1] => op_1.IN43
datab[2] => op_1.IN41
datab[3] => op_1.IN39
datab[4] => op_1.IN37
datab[5] => op_1.IN35
datab[6] => op_1.IN33
datab[7] => op_1.IN31
datab[8] => op_1.IN29
datab[9] => op_1.IN27
datab[10] => op_1.IN25
datab[11] => op_1.IN23
datab[12] => op_1.IN21
datab[13] => op_1.IN19
datab[14] => op_1.IN17
datab[15] => op_1.IN15
datab[16] => op_1.IN13
datab[17] => op_1.IN11
datab[18] => op_1.IN9
datab[19] => op_1.IN7
datab[20] => op_1.IN5
datab[21] => op_1.IN3
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_3
dataa[0] => dataa[0]~21.IN1
dataa[1] => dataa[1]~20.IN1
dataa[2] => dataa[2]~19.IN1
dataa[3] => dataa[3]~18.IN1
dataa[4] => dataa[4]~17.IN1
dataa[5] => dataa[5]~16.IN1
dataa[6] => dataa[6]~15.IN1
dataa[7] => dataa[7]~14.IN1
dataa[8] => dataa[8]~13.IN1
dataa[9] => dataa[9]~12.IN1
dataa[10] => dataa[10]~11.IN1
dataa[11] => dataa[11]~10.IN1
dataa[12] => dataa[12]~9.IN1
dataa[13] => dataa[13]~8.IN1
dataa[14] => dataa[14]~7.IN1
dataa[15] => dataa[15]~6.IN1
dataa[16] => dataa[16]~5.IN1
dataa[17] => dataa[17]~4.IN1
dataa[18] => dataa[18]~3.IN1
dataa[19] => dataa[19]~2.IN1
dataa[20] => dataa[20]~1.IN1
dataa[21] => dataa[21]~0.IN1
datab[0] => datab[0]~21.IN1
datab[1] => datab[1]~20.IN1
datab[2] => datab[2]~19.IN1
datab[3] => datab[3]~18.IN1
datab[4] => datab[4]~17.IN1
datab[5] => datab[5]~16.IN1
datab[6] => datab[6]~15.IN1
datab[7] => datab[7]~14.IN1
datab[8] => datab[8]~13.IN1
datab[9] => datab[9]~12.IN1
datab[10] => datab[10]~11.IN1
datab[11] => datab[11]~10.IN1
datab[12] => datab[12]~9.IN1
datab[13] => datab[13]~8.IN1
datab[14] => datab[14]~7.IN1
datab[15] => datab[15]~6.IN1
datab[16] => datab[16]~5.IN1
datab[17] => datab[17]~4.IN1
datab[18] => datab[18]~3.IN1
datab[19] => datab[19]~2.IN1
datab[20] => datab[20]~1.IN1
datab[21] => datab[21]~0.IN1
clock => clock~0.IN1
aclr => aclr~0.IN1
clken => clken~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
cout <= lpm_add_sub:lpm_add_sub_component.cout
overflow <= lpm_add_sub:lpm_add_sub_component.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_3|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_n2j:auto_generated.dataa[0]
dataa[1] => add_sub_n2j:auto_generated.dataa[1]
dataa[2] => add_sub_n2j:auto_generated.dataa[2]
dataa[3] => add_sub_n2j:auto_generated.dataa[3]
dataa[4] => add_sub_n2j:auto_generated.dataa[4]
dataa[5] => add_sub_n2j:auto_generated.dataa[5]
dataa[6] => add_sub_n2j:auto_generated.dataa[6]
dataa[7] => add_sub_n2j:auto_generated.dataa[7]
dataa[8] => add_sub_n2j:auto_generated.dataa[8]
dataa[9] => add_sub_n2j:auto_generated.dataa[9]
dataa[10] => add_sub_n2j:auto_generated.dataa[10]
dataa[11] => add_sub_n2j:auto_generated.dataa[11]
dataa[12] => add_sub_n2j:auto_generated.dataa[12]
dataa[13] => add_sub_n2j:auto_generated.dataa[13]
dataa[14] => add_sub_n2j:auto_generated.dataa[14]
dataa[15] => add_sub_n2j:auto_generated.dataa[15]
dataa[16] => add_sub_n2j:auto_generated.dataa[16]
dataa[17] => add_sub_n2j:auto_generated.dataa[17]
dataa[18] => add_sub_n2j:auto_generated.dataa[18]
dataa[19] => add_sub_n2j:auto_generated.dataa[19]
dataa[20] => add_sub_n2j:auto_generated.dataa[20]
dataa[21] => add_sub_n2j:auto_generated.dataa[21]
datab[0] => add_sub_n2j:auto_generated.datab[0]
datab[1] => add_sub_n2j:auto_generated.datab[1]
datab[2] => add_sub_n2j:auto_generated.datab[2]
datab[3] => add_sub_n2j:auto_generated.datab[3]
datab[4] => add_sub_n2j:auto_generated.datab[4]
datab[5] => add_sub_n2j:auto_generated.datab[5]
datab[6] => add_sub_n2j:auto_generated.datab[6]
datab[7] => add_sub_n2j:auto_generated.datab[7]
datab[8] => add_sub_n2j:auto_generated.datab[8]
datab[9] => add_sub_n2j:auto_generated.datab[9]
datab[10] => add_sub_n2j:auto_generated.datab[10]
datab[11] => add_sub_n2j:auto_generated.datab[11]
datab[12] => add_sub_n2j:auto_generated.datab[12]
datab[13] => add_sub_n2j:auto_generated.datab[13]
datab[14] => add_sub_n2j:auto_generated.datab[14]
datab[15] => add_sub_n2j:auto_generated.datab[15]
datab[16] => add_sub_n2j:auto_generated.datab[16]
datab[17] => add_sub_n2j:auto_generated.datab[17]
datab[18] => add_sub_n2j:auto_generated.datab[18]
datab[19] => add_sub_n2j:auto_generated.datab[19]
datab[20] => add_sub_n2j:auto_generated.datab[20]
datab[21] => add_sub_n2j:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_n2j:auto_generated.clock
aclr => add_sub_n2j:auto_generated.aclr
clken => add_sub_n2j:auto_generated.clken
result[0] <= add_sub_n2j:auto_generated.result[0]
result[1] <= add_sub_n2j:auto_generated.result[1]
result[2] <= add_sub_n2j:auto_generated.result[2]
result[3] <= add_sub_n2j:auto_generated.result[3]
result[4] <= add_sub_n2j:auto_generated.result[4]
result[5] <= add_sub_n2j:auto_generated.result[5]
result[6] <= add_sub_n2j:auto_generated.result[6]
result[7] <= add_sub_n2j:auto_generated.result[7]
result[8] <= add_sub_n2j:auto_generated.result[8]
result[9] <= add_sub_n2j:auto_generated.result[9]
result[10] <= add_sub_n2j:auto_generated.result[10]
result[11] <= add_sub_n2j:auto_generated.result[11]
result[12] <= add_sub_n2j:auto_generated.result[12]
result[13] <= add_sub_n2j:auto_generated.result[13]
result[14] <= add_sub_n2j:auto_generated.result[14]
result[15] <= add_sub_n2j:auto_generated.result[15]
result[16] <= add_sub_n2j:auto_generated.result[16]
result[17] <= add_sub_n2j:auto_generated.result[17]
result[18] <= add_sub_n2j:auto_generated.result[18]
result[19] <= add_sub_n2j:auto_generated.result[19]
result[20] <= add_sub_n2j:auto_generated.result[20]
result[21] <= add_sub_n2j:auto_generated.result[21]
cout <= add_sub_n2j:auto_generated.cout
overflow <= add_sub_n2j:auto_generated.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s1_3|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[22].ENA
clken => overflow_dffe[21].ENA
clken => overflow_dffe[20].ENA
clken => overflow_dffe[19].ENA
clken => overflow_dffe[18].ENA
clken => overflow_dffe[17].ENA
clken => overflow_dffe[16].ENA
clken => overflow_dffe[15].ENA
clken => overflow_dffe[14].ENA
clken => overflow_dffe[13].ENA
clken => overflow_dffe[12].ENA
clken => overflow_dffe[11].ENA
clken => overflow_dffe[10].ENA
clken => overflow_dffe[9].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[22].CLK
clock => overflow_dffe[21].CLK
clock => overflow_dffe[20].CLK
clock => overflow_dffe[19].CLK
clock => overflow_dffe[18].CLK
clock => overflow_dffe[17].CLK
clock => overflow_dffe[16].CLK
clock => overflow_dffe[15].CLK
clock => overflow_dffe[14].CLK
clock => overflow_dffe[13].CLK
clock => overflow_dffe[12].CLK
clock => overflow_dffe[11].CLK
clock => overflow_dffe[10].CLK
clock => overflow_dffe[9].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
cout <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
datab[0] => op_1.IN45
datab[1] => op_1.IN43
datab[2] => op_1.IN41
datab[3] => op_1.IN39
datab[4] => op_1.IN37
datab[5] => op_1.IN35
datab[6] => op_1.IN33
datab[7] => op_1.IN31
datab[8] => op_1.IN29
datab[9] => op_1.IN27
datab[10] => op_1.IN25
datab[11] => op_1.IN23
datab[12] => op_1.IN21
datab[13] => op_1.IN19
datab[14] => op_1.IN17
datab[15] => op_1.IN15
datab[16] => op_1.IN13
datab[17] => op_1.IN11
datab[18] => op_1.IN9
datab[19] => op_1.IN7
datab[20] => op_1.IN5
datab[21] => op_1.IN3
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4
dataa[0] => dataa[0]~21.IN1
dataa[1] => dataa[1]~20.IN1
dataa[2] => dataa[2]~19.IN1
dataa[3] => dataa[3]~18.IN1
dataa[4] => dataa[4]~17.IN1
dataa[5] => dataa[5]~16.IN1
dataa[6] => dataa[6]~15.IN1
dataa[7] => dataa[7]~14.IN1
dataa[8] => dataa[8]~13.IN1
dataa[9] => dataa[9]~12.IN1
dataa[10] => dataa[10]~11.IN1
dataa[11] => dataa[11]~10.IN1
dataa[12] => dataa[12]~9.IN1
dataa[13] => dataa[13]~8.IN1
dataa[14] => dataa[14]~7.IN1
dataa[15] => dataa[15]~6.IN1
dataa[16] => dataa[16]~5.IN1
dataa[17] => dataa[17]~4.IN1
dataa[18] => dataa[18]~3.IN1
dataa[19] => dataa[19]~2.IN1
dataa[20] => dataa[20]~1.IN1
dataa[21] => dataa[21]~0.IN1
datab[0] => datab[0]~21.IN1
datab[1] => datab[1]~20.IN1
datab[2] => datab[2]~19.IN1
datab[3] => datab[3]~18.IN1
datab[4] => datab[4]~17.IN1
datab[5] => datab[5]~16.IN1
datab[6] => datab[6]~15.IN1
datab[7] => datab[7]~14.IN1
datab[8] => datab[8]~13.IN1
datab[9] => datab[9]~12.IN1
datab[10] => datab[10]~11.IN1
datab[11] => datab[11]~10.IN1
datab[12] => datab[12]~9.IN1
datab[13] => datab[13]~8.IN1
datab[14] => datab[14]~7.IN1
datab[15] => datab[15]~6.IN1
datab[16] => datab[16]~5.IN1
datab[17] => datab[17]~4.IN1
datab[18] => datab[18]~3.IN1
datab[19] => datab[19]~2.IN1
datab[20] => datab[20]~1.IN1
datab[21] => datab[21]~0.IN1
clock => clock~0.IN1
aclr => aclr~0.IN1
clken => clken~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
cout <= lpm_add_sub:lpm_add_sub_component.cout
overflow <= lpm_add_sub:lpm_add_sub_component.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_o3j:auto_generated.dataa[0]
dataa[1] => add_sub_o3j:auto_generated.dataa[1]
dataa[2] => add_sub_o3j:auto_generated.dataa[2]
dataa[3] => add_sub_o3j:auto_generated.dataa[3]
dataa[4] => add_sub_o3j:auto_generated.dataa[4]
dataa[5] => add_sub_o3j:auto_generated.dataa[5]
dataa[6] => add_sub_o3j:auto_generated.dataa[6]
dataa[7] => add_sub_o3j:auto_generated.dataa[7]
dataa[8] => add_sub_o3j:auto_generated.dataa[8]
dataa[9] => add_sub_o3j:auto_generated.dataa[9]
dataa[10] => add_sub_o3j:auto_generated.dataa[10]
dataa[11] => add_sub_o3j:auto_generated.dataa[11]
dataa[12] => add_sub_o3j:auto_generated.dataa[12]
dataa[13] => add_sub_o3j:auto_generated.dataa[13]
dataa[14] => add_sub_o3j:auto_generated.dataa[14]
dataa[15] => add_sub_o3j:auto_generated.dataa[15]
dataa[16] => add_sub_o3j:auto_generated.dataa[16]
dataa[17] => add_sub_o3j:auto_generated.dataa[17]
dataa[18] => add_sub_o3j:auto_generated.dataa[18]
dataa[19] => add_sub_o3j:auto_generated.dataa[19]
dataa[20] => add_sub_o3j:auto_generated.dataa[20]
dataa[21] => add_sub_o3j:auto_generated.dataa[21]
datab[0] => add_sub_o3j:auto_generated.datab[0]
datab[1] => add_sub_o3j:auto_generated.datab[1]
datab[2] => add_sub_o3j:auto_generated.datab[2]
datab[3] => add_sub_o3j:auto_generated.datab[3]
datab[4] => add_sub_o3j:auto_generated.datab[4]
datab[5] => add_sub_o3j:auto_generated.datab[5]
datab[6] => add_sub_o3j:auto_generated.datab[6]
datab[7] => add_sub_o3j:auto_generated.datab[7]
datab[8] => add_sub_o3j:auto_generated.datab[8]
datab[9] => add_sub_o3j:auto_generated.datab[9]
datab[10] => add_sub_o3j:auto_generated.datab[10]
datab[11] => add_sub_o3j:auto_generated.datab[11]
datab[12] => add_sub_o3j:auto_generated.datab[12]
datab[13] => add_sub_o3j:auto_generated.datab[13]
datab[14] => add_sub_o3j:auto_generated.datab[14]
datab[15] => add_sub_o3j:auto_generated.datab[15]
datab[16] => add_sub_o3j:auto_generated.datab[16]
datab[17] => add_sub_o3j:auto_generated.datab[17]
datab[18] => add_sub_o3j:auto_generated.datab[18]
datab[19] => add_sub_o3j:auto_generated.datab[19]
datab[20] => add_sub_o3j:auto_generated.datab[20]
datab[21] => add_sub_o3j:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_o3j:auto_generated.clock
aclr => add_sub_o3j:auto_generated.aclr
clken => add_sub_o3j:auto_generated.clken
result[0] <= add_sub_o3j:auto_generated.result[0]
result[1] <= add_sub_o3j:auto_generated.result[1]
result[2] <= add_sub_o3j:auto_generated.result[2]
result[3] <= add_sub_o3j:auto_generated.result[3]
result[4] <= add_sub_o3j:auto_generated.result[4]
result[5] <= add_sub_o3j:auto_generated.result[5]
result[6] <= add_sub_o3j:auto_generated.result[6]
result[7] <= add_sub_o3j:auto_generated.result[7]
result[8] <= add_sub_o3j:auto_generated.result[8]
result[9] <= add_sub_o3j:auto_generated.result[9]
result[10] <= add_sub_o3j:auto_generated.result[10]
result[11] <= add_sub_o3j:auto_generated.result[11]
result[12] <= add_sub_o3j:auto_generated.result[12]
result[13] <= add_sub_o3j:auto_generated.result[13]
result[14] <= add_sub_o3j:auto_generated.result[14]
result[15] <= add_sub_o3j:auto_generated.result[15]
result[16] <= add_sub_o3j:auto_generated.result[16]
result[17] <= add_sub_o3j:auto_generated.result[17]
result[18] <= add_sub_o3j:auto_generated.result[18]
result[19] <= add_sub_o3j:auto_generated.result[19]
result[20] <= add_sub_o3j:auto_generated.result[20]
result[21] <= add_sub_o3j:auto_generated.result[21]
cout <= add_sub_o3j:auto_generated.cout
overflow <= add_sub_o3j:auto_generated.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_4|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[22].ENA
clken => overflow_dffe[21].ENA
clken => overflow_dffe[20].ENA
clken => overflow_dffe[19].ENA
clken => overflow_dffe[18].ENA
clken => overflow_dffe[17].ENA
clken => overflow_dffe[16].ENA
clken => overflow_dffe[15].ENA
clken => overflow_dffe[14].ENA
clken => overflow_dffe[13].ENA
clken => overflow_dffe[12].ENA
clken => overflow_dffe[11].ENA
clken => overflow_dffe[10].ENA
clken => overflow_dffe[9].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[22].CLK
clock => overflow_dffe[21].CLK
clock => overflow_dffe[20].CLK
clock => overflow_dffe[19].CLK
clock => overflow_dffe[18].CLK
clock => overflow_dffe[17].CLK
clock => overflow_dffe[16].CLK
clock => overflow_dffe[15].CLK
clock => overflow_dffe[14].CLK
clock => overflow_dffe[13].CLK
clock => overflow_dffe[12].CLK
clock => overflow_dffe[11].CLK
clock => overflow_dffe[10].CLK
clock => overflow_dffe[9].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
cout <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN45
dataa[1] => op_1.IN43
dataa[2] => op_1.IN41
dataa[3] => op_1.IN39
dataa[4] => op_1.IN37
dataa[5] => op_1.IN35
dataa[6] => op_1.IN33
dataa[7] => op_1.IN31
dataa[8] => op_1.IN29
dataa[9] => op_1.IN27
dataa[10] => op_1.IN25
dataa[11] => op_1.IN23
dataa[12] => op_1.IN21
dataa[13] => op_1.IN19
dataa[14] => op_1.IN17
dataa[15] => op_1.IN15
dataa[16] => op_1.IN13
dataa[17] => op_1.IN11
dataa[18] => op_1.IN9
dataa[19] => op_1.IN7
dataa[20] => op_1.IN5
dataa[21] => op_1.IN3
datab[0] => op_1.IN46
datab[1] => op_1.IN44
datab[2] => op_1.IN42
datab[3] => op_1.IN40
datab[4] => op_1.IN38
datab[5] => op_1.IN36
datab[6] => op_1.IN34
datab[7] => op_1.IN32
datab[8] => op_1.IN30
datab[9] => op_1.IN28
datab[10] => op_1.IN26
datab[11] => op_1.IN24
datab[12] => op_1.IN22
datab[13] => op_1.IN20
datab[14] => op_1.IN18
datab[15] => op_1.IN16
datab[16] => op_1.IN14
datab[17] => op_1.IN12
datab[18] => op_1.IN10
datab[19] => op_1.IN8
datab[20] => op_1.IN6
datab[21] => op_1.IN4
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5
dataa[0] => dataa[0]~21.IN1
dataa[1] => dataa[1]~20.IN1
dataa[2] => dataa[2]~19.IN1
dataa[3] => dataa[3]~18.IN1
dataa[4] => dataa[4]~17.IN1
dataa[5] => dataa[5]~16.IN1
dataa[6] => dataa[6]~15.IN1
dataa[7] => dataa[7]~14.IN1
dataa[8] => dataa[8]~13.IN1
dataa[9] => dataa[9]~12.IN1
dataa[10] => dataa[10]~11.IN1
dataa[11] => dataa[11]~10.IN1
dataa[12] => dataa[12]~9.IN1
dataa[13] => dataa[13]~8.IN1
dataa[14] => dataa[14]~7.IN1
dataa[15] => dataa[15]~6.IN1
dataa[16] => dataa[16]~5.IN1
dataa[17] => dataa[17]~4.IN1
dataa[18] => dataa[18]~3.IN1
dataa[19] => dataa[19]~2.IN1
dataa[20] => dataa[20]~1.IN1
dataa[21] => dataa[21]~0.IN1
datab[0] => datab[0]~21.IN1
datab[1] => datab[1]~20.IN1
datab[2] => datab[2]~19.IN1
datab[3] => datab[3]~18.IN1
datab[4] => datab[4]~17.IN1
datab[5] => datab[5]~16.IN1
datab[6] => datab[6]~15.IN1
datab[7] => datab[7]~14.IN1
datab[8] => datab[8]~13.IN1
datab[9] => datab[9]~12.IN1
datab[10] => datab[10]~11.IN1
datab[11] => datab[11]~10.IN1
datab[12] => datab[12]~9.IN1
datab[13] => datab[13]~8.IN1
datab[14] => datab[14]~7.IN1
datab[15] => datab[15]~6.IN1
datab[16] => datab[16]~5.IN1
datab[17] => datab[17]~4.IN1
datab[18] => datab[18]~3.IN1
datab[19] => datab[19]~2.IN1
datab[20] => datab[20]~1.IN1
datab[21] => datab[21]~0.IN1
clock => clock~0.IN1
aclr => aclr~0.IN1
clken => clken~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
cout <= lpm_add_sub:lpm_add_sub_component.cout
overflow <= lpm_add_sub:lpm_add_sub_component.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_o3j:auto_generated.dataa[0]
dataa[1] => add_sub_o3j:auto_generated.dataa[1]
dataa[2] => add_sub_o3j:auto_generated.dataa[2]
dataa[3] => add_sub_o3j:auto_generated.dataa[3]
dataa[4] => add_sub_o3j:auto_generated.dataa[4]
dataa[5] => add_sub_o3j:auto_generated.dataa[5]
dataa[6] => add_sub_o3j:auto_generated.dataa[6]
dataa[7] => add_sub_o3j:auto_generated.dataa[7]
dataa[8] => add_sub_o3j:auto_generated.dataa[8]
dataa[9] => add_sub_o3j:auto_generated.dataa[9]
dataa[10] => add_sub_o3j:auto_generated.dataa[10]
dataa[11] => add_sub_o3j:auto_generated.dataa[11]
dataa[12] => add_sub_o3j:auto_generated.dataa[12]
dataa[13] => add_sub_o3j:auto_generated.dataa[13]
dataa[14] => add_sub_o3j:auto_generated.dataa[14]
dataa[15] => add_sub_o3j:auto_generated.dataa[15]
dataa[16] => add_sub_o3j:auto_generated.dataa[16]
dataa[17] => add_sub_o3j:auto_generated.dataa[17]
dataa[18] => add_sub_o3j:auto_generated.dataa[18]
dataa[19] => add_sub_o3j:auto_generated.dataa[19]
dataa[20] => add_sub_o3j:auto_generated.dataa[20]
dataa[21] => add_sub_o3j:auto_generated.dataa[21]
datab[0] => add_sub_o3j:auto_generated.datab[0]
datab[1] => add_sub_o3j:auto_generated.datab[1]
datab[2] => add_sub_o3j:auto_generated.datab[2]
datab[3] => add_sub_o3j:auto_generated.datab[3]
datab[4] => add_sub_o3j:auto_generated.datab[4]
datab[5] => add_sub_o3j:auto_generated.datab[5]
datab[6] => add_sub_o3j:auto_generated.datab[6]
datab[7] => add_sub_o3j:auto_generated.datab[7]
datab[8] => add_sub_o3j:auto_generated.datab[8]
datab[9] => add_sub_o3j:auto_generated.datab[9]
datab[10] => add_sub_o3j:auto_generated.datab[10]
datab[11] => add_sub_o3j:auto_generated.datab[11]
datab[12] => add_sub_o3j:auto_generated.datab[12]
datab[13] => add_sub_o3j:auto_generated.datab[13]
datab[14] => add_sub_o3j:auto_generated.datab[14]
datab[15] => add_sub_o3j:auto_generated.datab[15]
datab[16] => add_sub_o3j:auto_generated.datab[16]
datab[17] => add_sub_o3j:auto_generated.datab[17]
datab[18] => add_sub_o3j:auto_generated.datab[18]
datab[19] => add_sub_o3j:auto_generated.datab[19]
datab[20] => add_sub_o3j:auto_generated.datab[20]
datab[21] => add_sub_o3j:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_o3j:auto_generated.clock
aclr => add_sub_o3j:auto_generated.aclr
clken => add_sub_o3j:auto_generated.clken
result[0] <= add_sub_o3j:auto_generated.result[0]
result[1] <= add_sub_o3j:auto_generated.result[1]
result[2] <= add_sub_o3j:auto_generated.result[2]
result[3] <= add_sub_o3j:auto_generated.result[3]
result[4] <= add_sub_o3j:auto_generated.result[4]
result[5] <= add_sub_o3j:auto_generated.result[5]
result[6] <= add_sub_o3j:auto_generated.result[6]
result[7] <= add_sub_o3j:auto_generated.result[7]
result[8] <= add_sub_o3j:auto_generated.result[8]
result[9] <= add_sub_o3j:auto_generated.result[9]
result[10] <= add_sub_o3j:auto_generated.result[10]
result[11] <= add_sub_o3j:auto_generated.result[11]
result[12] <= add_sub_o3j:auto_generated.result[12]
result[13] <= add_sub_o3j:auto_generated.result[13]
result[14] <= add_sub_o3j:auto_generated.result[14]
result[15] <= add_sub_o3j:auto_generated.result[15]
result[16] <= add_sub_o3j:auto_generated.result[16]
result[17] <= add_sub_o3j:auto_generated.result[17]
result[18] <= add_sub_o3j:auto_generated.result[18]
result[19] <= add_sub_o3j:auto_generated.result[19]
result[20] <= add_sub_o3j:auto_generated.result[20]
result[21] <= add_sub_o3j:auto_generated.result[21]
cout <= add_sub_o3j:auto_generated.cout
overflow <= add_sub_o3j:auto_generated.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_5|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[22].ENA
clken => overflow_dffe[21].ENA
clken => overflow_dffe[20].ENA
clken => overflow_dffe[19].ENA
clken => overflow_dffe[18].ENA
clken => overflow_dffe[17].ENA
clken => overflow_dffe[16].ENA
clken => overflow_dffe[15].ENA
clken => overflow_dffe[14].ENA
clken => overflow_dffe[13].ENA
clken => overflow_dffe[12].ENA
clken => overflow_dffe[11].ENA
clken => overflow_dffe[10].ENA
clken => overflow_dffe[9].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[22].CLK
clock => overflow_dffe[21].CLK
clock => overflow_dffe[20].CLK
clock => overflow_dffe[19].CLK
clock => overflow_dffe[18].CLK
clock => overflow_dffe[17].CLK
clock => overflow_dffe[16].CLK
clock => overflow_dffe[15].CLK
clock => overflow_dffe[14].CLK
clock => overflow_dffe[13].CLK
clock => overflow_dffe[12].CLK
clock => overflow_dffe[11].CLK
clock => overflow_dffe[10].CLK
clock => overflow_dffe[9].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
cout <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN45
dataa[1] => op_1.IN43
dataa[2] => op_1.IN41
dataa[3] => op_1.IN39
dataa[4] => op_1.IN37
dataa[5] => op_1.IN35
dataa[6] => op_1.IN33
dataa[7] => op_1.IN31
dataa[8] => op_1.IN29
dataa[9] => op_1.IN27
dataa[10] => op_1.IN25
dataa[11] => op_1.IN23
dataa[12] => op_1.IN21
dataa[13] => op_1.IN19
dataa[14] => op_1.IN17
dataa[15] => op_1.IN15
dataa[16] => op_1.IN13
dataa[17] => op_1.IN11
dataa[18] => op_1.IN9
dataa[19] => op_1.IN7
dataa[20] => op_1.IN5
dataa[21] => op_1.IN3
datab[0] => op_1.IN46
datab[1] => op_1.IN44
datab[2] => op_1.IN42
datab[3] => op_1.IN40
datab[4] => op_1.IN38
datab[5] => op_1.IN36
datab[6] => op_1.IN34
datab[7] => op_1.IN32
datab[8] => op_1.IN30
datab[9] => op_1.IN28
datab[10] => op_1.IN26
datab[11] => op_1.IN24
datab[12] => op_1.IN22
datab[13] => op_1.IN20
datab[14] => op_1.IN18
datab[15] => op_1.IN16
datab[16] => op_1.IN14
datab[17] => op_1.IN12
datab[18] => op_1.IN10
datab[19] => op_1.IN8
datab[20] => op_1.IN6
datab[21] => op_1.IN4
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6
dataa[0] => dataa[0]~21.IN1
dataa[1] => dataa[1]~20.IN1
dataa[2] => dataa[2]~19.IN1
dataa[3] => dataa[3]~18.IN1
dataa[4] => dataa[4]~17.IN1
dataa[5] => dataa[5]~16.IN1
dataa[6] => dataa[6]~15.IN1
dataa[7] => dataa[7]~14.IN1
dataa[8] => dataa[8]~13.IN1
dataa[9] => dataa[9]~12.IN1
dataa[10] => dataa[10]~11.IN1
dataa[11] => dataa[11]~10.IN1
dataa[12] => dataa[12]~9.IN1
dataa[13] => dataa[13]~8.IN1
dataa[14] => dataa[14]~7.IN1
dataa[15] => dataa[15]~6.IN1
dataa[16] => dataa[16]~5.IN1
dataa[17] => dataa[17]~4.IN1
dataa[18] => dataa[18]~3.IN1
dataa[19] => dataa[19]~2.IN1
dataa[20] => dataa[20]~1.IN1
dataa[21] => dataa[21]~0.IN1
datab[0] => datab[0]~21.IN1
datab[1] => datab[1]~20.IN1
datab[2] => datab[2]~19.IN1
datab[3] => datab[3]~18.IN1
datab[4] => datab[4]~17.IN1
datab[5] => datab[5]~16.IN1
datab[6] => datab[6]~15.IN1
datab[7] => datab[7]~14.IN1
datab[8] => datab[8]~13.IN1
datab[9] => datab[9]~12.IN1
datab[10] => datab[10]~11.IN1
datab[11] => datab[11]~10.IN1
datab[12] => datab[12]~9.IN1
datab[13] => datab[13]~8.IN1
datab[14] => datab[14]~7.IN1
datab[15] => datab[15]~6.IN1
datab[16] => datab[16]~5.IN1
datab[17] => datab[17]~4.IN1
datab[18] => datab[18]~3.IN1
datab[19] => datab[19]~2.IN1
datab[20] => datab[20]~1.IN1
datab[21] => datab[21]~0.IN1
clock => clock~0.IN1
aclr => aclr~0.IN1
clken => clken~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
cout <= lpm_add_sub:lpm_add_sub_component.cout
overflow <= lpm_add_sub:lpm_add_sub_component.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_o3j:auto_generated.dataa[0]
dataa[1] => add_sub_o3j:auto_generated.dataa[1]
dataa[2] => add_sub_o3j:auto_generated.dataa[2]
dataa[3] => add_sub_o3j:auto_generated.dataa[3]
dataa[4] => add_sub_o3j:auto_generated.dataa[4]
dataa[5] => add_sub_o3j:auto_generated.dataa[5]
dataa[6] => add_sub_o3j:auto_generated.dataa[6]
dataa[7] => add_sub_o3j:auto_generated.dataa[7]
dataa[8] => add_sub_o3j:auto_generated.dataa[8]
dataa[9] => add_sub_o3j:auto_generated.dataa[9]
dataa[10] => add_sub_o3j:auto_generated.dataa[10]
dataa[11] => add_sub_o3j:auto_generated.dataa[11]
dataa[12] => add_sub_o3j:auto_generated.dataa[12]
dataa[13] => add_sub_o3j:auto_generated.dataa[13]
dataa[14] => add_sub_o3j:auto_generated.dataa[14]
dataa[15] => add_sub_o3j:auto_generated.dataa[15]
dataa[16] => add_sub_o3j:auto_generated.dataa[16]
dataa[17] => add_sub_o3j:auto_generated.dataa[17]
dataa[18] => add_sub_o3j:auto_generated.dataa[18]
dataa[19] => add_sub_o3j:auto_generated.dataa[19]
dataa[20] => add_sub_o3j:auto_generated.dataa[20]
dataa[21] => add_sub_o3j:auto_generated.dataa[21]
datab[0] => add_sub_o3j:auto_generated.datab[0]
datab[1] => add_sub_o3j:auto_generated.datab[1]
datab[2] => add_sub_o3j:auto_generated.datab[2]
datab[3] => add_sub_o3j:auto_generated.datab[3]
datab[4] => add_sub_o3j:auto_generated.datab[4]
datab[5] => add_sub_o3j:auto_generated.datab[5]
datab[6] => add_sub_o3j:auto_generated.datab[6]
datab[7] => add_sub_o3j:auto_generated.datab[7]
datab[8] => add_sub_o3j:auto_generated.datab[8]
datab[9] => add_sub_o3j:auto_generated.datab[9]
datab[10] => add_sub_o3j:auto_generated.datab[10]
datab[11] => add_sub_o3j:auto_generated.datab[11]
datab[12] => add_sub_o3j:auto_generated.datab[12]
datab[13] => add_sub_o3j:auto_generated.datab[13]
datab[14] => add_sub_o3j:auto_generated.datab[14]
datab[15] => add_sub_o3j:auto_generated.datab[15]
datab[16] => add_sub_o3j:auto_generated.datab[16]
datab[17] => add_sub_o3j:auto_generated.datab[17]
datab[18] => add_sub_o3j:auto_generated.datab[18]
datab[19] => add_sub_o3j:auto_generated.datab[19]
datab[20] => add_sub_o3j:auto_generated.datab[20]
datab[21] => add_sub_o3j:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_o3j:auto_generated.clock
aclr => add_sub_o3j:auto_generated.aclr
clken => add_sub_o3j:auto_generated.clken
result[0] <= add_sub_o3j:auto_generated.result[0]
result[1] <= add_sub_o3j:auto_generated.result[1]
result[2] <= add_sub_o3j:auto_generated.result[2]
result[3] <= add_sub_o3j:auto_generated.result[3]
result[4] <= add_sub_o3j:auto_generated.result[4]
result[5] <= add_sub_o3j:auto_generated.result[5]
result[6] <= add_sub_o3j:auto_generated.result[6]
result[7] <= add_sub_o3j:auto_generated.result[7]
result[8] <= add_sub_o3j:auto_generated.result[8]
result[9] <= add_sub_o3j:auto_generated.result[9]
result[10] <= add_sub_o3j:auto_generated.result[10]
result[11] <= add_sub_o3j:auto_generated.result[11]
result[12] <= add_sub_o3j:auto_generated.result[12]
result[13] <= add_sub_o3j:auto_generated.result[13]
result[14] <= add_sub_o3j:auto_generated.result[14]
result[15] <= add_sub_o3j:auto_generated.result[15]
result[16] <= add_sub_o3j:auto_generated.result[16]
result[17] <= add_sub_o3j:auto_generated.result[17]
result[18] <= add_sub_o3j:auto_generated.result[18]
result[19] <= add_sub_o3j:auto_generated.result[19]
result[20] <= add_sub_o3j:auto_generated.result[20]
result[21] <= add_sub_o3j:auto_generated.result[21]
cout <= add_sub_o3j:auto_generated.cout
overflow <= add_sub_o3j:auto_generated.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_6|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[22].ENA
clken => overflow_dffe[21].ENA
clken => overflow_dffe[20].ENA
clken => overflow_dffe[19].ENA
clken => overflow_dffe[18].ENA
clken => overflow_dffe[17].ENA
clken => overflow_dffe[16].ENA
clken => overflow_dffe[15].ENA
clken => overflow_dffe[14].ENA
clken => overflow_dffe[13].ENA
clken => overflow_dffe[12].ENA
clken => overflow_dffe[11].ENA
clken => overflow_dffe[10].ENA
clken => overflow_dffe[9].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[22].CLK
clock => overflow_dffe[21].CLK
clock => overflow_dffe[20].CLK
clock => overflow_dffe[19].CLK
clock => overflow_dffe[18].CLK
clock => overflow_dffe[17].CLK
clock => overflow_dffe[16].CLK
clock => overflow_dffe[15].CLK
clock => overflow_dffe[14].CLK
clock => overflow_dffe[13].CLK
clock => overflow_dffe[12].CLK
clock => overflow_dffe[11].CLK
clock => overflow_dffe[10].CLK
clock => overflow_dffe[9].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
cout <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN45
dataa[1] => op_1.IN43
dataa[2] => op_1.IN41
dataa[3] => op_1.IN39
dataa[4] => op_1.IN37
dataa[5] => op_1.IN35
dataa[6] => op_1.IN33
dataa[7] => op_1.IN31
dataa[8] => op_1.IN29
dataa[9] => op_1.IN27
dataa[10] => op_1.IN25
dataa[11] => op_1.IN23
dataa[12] => op_1.IN21
dataa[13] => op_1.IN19
dataa[14] => op_1.IN17
dataa[15] => op_1.IN15
dataa[16] => op_1.IN13
dataa[17] => op_1.IN11
dataa[18] => op_1.IN9
dataa[19] => op_1.IN7
dataa[20] => op_1.IN5
dataa[21] => op_1.IN3
datab[0] => op_1.IN46
datab[1] => op_1.IN44
datab[2] => op_1.IN42
datab[3] => op_1.IN40
datab[4] => op_1.IN38
datab[5] => op_1.IN36
datab[6] => op_1.IN34
datab[7] => op_1.IN32
datab[8] => op_1.IN30
datab[9] => op_1.IN28
datab[10] => op_1.IN26
datab[11] => op_1.IN24
datab[12] => op_1.IN22
datab[13] => op_1.IN20
datab[14] => op_1.IN18
datab[15] => op_1.IN16
datab[16] => op_1.IN14
datab[17] => op_1.IN12
datab[18] => op_1.IN10
datab[19] => op_1.IN8
datab[20] => op_1.IN6
datab[21] => op_1.IN4
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_7
dataa[0] => dataa[0]~21.IN1
dataa[1] => dataa[1]~20.IN1
dataa[2] => dataa[2]~19.IN1
dataa[3] => dataa[3]~18.IN1
dataa[4] => dataa[4]~17.IN1
dataa[5] => dataa[5]~16.IN1
dataa[6] => dataa[6]~15.IN1
dataa[7] => dataa[7]~14.IN1
dataa[8] => dataa[8]~13.IN1
dataa[9] => dataa[9]~12.IN1
dataa[10] => dataa[10]~11.IN1
dataa[11] => dataa[11]~10.IN1
dataa[12] => dataa[12]~9.IN1
dataa[13] => dataa[13]~8.IN1
dataa[14] => dataa[14]~7.IN1
dataa[15] => dataa[15]~6.IN1
dataa[16] => dataa[16]~5.IN1
dataa[17] => dataa[17]~4.IN1
dataa[18] => dataa[18]~3.IN1
dataa[19] => dataa[19]~2.IN1
dataa[20] => dataa[20]~1.IN1
dataa[21] => dataa[21]~0.IN1
datab[0] => datab[0]~21.IN1
datab[1] => datab[1]~20.IN1
datab[2] => datab[2]~19.IN1
datab[3] => datab[3]~18.IN1
datab[4] => datab[4]~17.IN1
datab[5] => datab[5]~16.IN1
datab[6] => datab[6]~15.IN1
datab[7] => datab[7]~14.IN1
datab[8] => datab[8]~13.IN1
datab[9] => datab[9]~12.IN1
datab[10] => datab[10]~11.IN1
datab[11] => datab[11]~10.IN1
datab[12] => datab[12]~9.IN1
datab[13] => datab[13]~8.IN1
datab[14] => datab[14]~7.IN1
datab[15] => datab[15]~6.IN1
datab[16] => datab[16]~5.IN1
datab[17] => datab[17]~4.IN1
datab[18] => datab[18]~3.IN1
datab[19] => datab[19]~2.IN1
datab[20] => datab[20]~1.IN1
datab[21] => datab[21]~0.IN1
clock => clock~0.IN1
aclr => aclr~0.IN1
clken => clken~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
cout <= lpm_add_sub:lpm_add_sub_component.cout
overflow <= lpm_add_sub:lpm_add_sub_component.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_7|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_o3j:auto_generated.dataa[0]
dataa[1] => add_sub_o3j:auto_generated.dataa[1]
dataa[2] => add_sub_o3j:auto_generated.dataa[2]
dataa[3] => add_sub_o3j:auto_generated.dataa[3]
dataa[4] => add_sub_o3j:auto_generated.dataa[4]
dataa[5] => add_sub_o3j:auto_generated.dataa[5]
dataa[6] => add_sub_o3j:auto_generated.dataa[6]
dataa[7] => add_sub_o3j:auto_generated.dataa[7]
dataa[8] => add_sub_o3j:auto_generated.dataa[8]
dataa[9] => add_sub_o3j:auto_generated.dataa[9]
dataa[10] => add_sub_o3j:auto_generated.dataa[10]
dataa[11] => add_sub_o3j:auto_generated.dataa[11]
dataa[12] => add_sub_o3j:auto_generated.dataa[12]
dataa[13] => add_sub_o3j:auto_generated.dataa[13]
dataa[14] => add_sub_o3j:auto_generated.dataa[14]
dataa[15] => add_sub_o3j:auto_generated.dataa[15]
dataa[16] => add_sub_o3j:auto_generated.dataa[16]
dataa[17] => add_sub_o3j:auto_generated.dataa[17]
dataa[18] => add_sub_o3j:auto_generated.dataa[18]
dataa[19] => add_sub_o3j:auto_generated.dataa[19]
dataa[20] => add_sub_o3j:auto_generated.dataa[20]
dataa[21] => add_sub_o3j:auto_generated.dataa[21]
datab[0] => add_sub_o3j:auto_generated.datab[0]
datab[1] => add_sub_o3j:auto_generated.datab[1]
datab[2] => add_sub_o3j:auto_generated.datab[2]
datab[3] => add_sub_o3j:auto_generated.datab[3]
datab[4] => add_sub_o3j:auto_generated.datab[4]
datab[5] => add_sub_o3j:auto_generated.datab[5]
datab[6] => add_sub_o3j:auto_generated.datab[6]
datab[7] => add_sub_o3j:auto_generated.datab[7]
datab[8] => add_sub_o3j:auto_generated.datab[8]
datab[9] => add_sub_o3j:auto_generated.datab[9]
datab[10] => add_sub_o3j:auto_generated.datab[10]
datab[11] => add_sub_o3j:auto_generated.datab[11]
datab[12] => add_sub_o3j:auto_generated.datab[12]
datab[13] => add_sub_o3j:auto_generated.datab[13]
datab[14] => add_sub_o3j:auto_generated.datab[14]
datab[15] => add_sub_o3j:auto_generated.datab[15]
datab[16] => add_sub_o3j:auto_generated.datab[16]
datab[17] => add_sub_o3j:auto_generated.datab[17]
datab[18] => add_sub_o3j:auto_generated.datab[18]
datab[19] => add_sub_o3j:auto_generated.datab[19]
datab[20] => add_sub_o3j:auto_generated.datab[20]
datab[21] => add_sub_o3j:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_o3j:auto_generated.clock
aclr => add_sub_o3j:auto_generated.aclr
clken => add_sub_o3j:auto_generated.clken
result[0] <= add_sub_o3j:auto_generated.result[0]
result[1] <= add_sub_o3j:auto_generated.result[1]
result[2] <= add_sub_o3j:auto_generated.result[2]
result[3] <= add_sub_o3j:auto_generated.result[3]
result[4] <= add_sub_o3j:auto_generated.result[4]
result[5] <= add_sub_o3j:auto_generated.result[5]
result[6] <= add_sub_o3j:auto_generated.result[6]
result[7] <= add_sub_o3j:auto_generated.result[7]
result[8] <= add_sub_o3j:auto_generated.result[8]
result[9] <= add_sub_o3j:auto_generated.result[9]
result[10] <= add_sub_o3j:auto_generated.result[10]
result[11] <= add_sub_o3j:auto_generated.result[11]
result[12] <= add_sub_o3j:auto_generated.result[12]
result[13] <= add_sub_o3j:auto_generated.result[13]
result[14] <= add_sub_o3j:auto_generated.result[14]
result[15] <= add_sub_o3j:auto_generated.result[15]
result[16] <= add_sub_o3j:auto_generated.result[16]
result[17] <= add_sub_o3j:auto_generated.result[17]
result[18] <= add_sub_o3j:auto_generated.result[18]
result[19] <= add_sub_o3j:auto_generated.result[19]
result[20] <= add_sub_o3j:auto_generated.result[20]
result[21] <= add_sub_o3j:auto_generated.result[21]
cout <= add_sub_o3j:auto_generated.cout
overflow <= add_sub_o3j:auto_generated.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s1_7|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[22].ENA
clken => overflow_dffe[21].ENA
clken => overflow_dffe[20].ENA
clken => overflow_dffe[19].ENA
clken => overflow_dffe[18].ENA
clken => overflow_dffe[17].ENA
clken => overflow_dffe[16].ENA
clken => overflow_dffe[15].ENA
clken => overflow_dffe[14].ENA
clken => overflow_dffe[13].ENA
clken => overflow_dffe[12].ENA
clken => overflow_dffe[11].ENA
clken => overflow_dffe[10].ENA
clken => overflow_dffe[9].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[22].CLK
clock => overflow_dffe[21].CLK
clock => overflow_dffe[20].CLK
clock => overflow_dffe[19].CLK
clock => overflow_dffe[18].CLK
clock => overflow_dffe[17].CLK
clock => overflow_dffe[16].CLK
clock => overflow_dffe[15].CLK
clock => overflow_dffe[14].CLK
clock => overflow_dffe[13].CLK
clock => overflow_dffe[12].CLK
clock => overflow_dffe[11].CLK
clock => overflow_dffe[10].CLK
clock => overflow_dffe[9].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
cout <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN45
dataa[1] => op_1.IN43
dataa[2] => op_1.IN41
dataa[3] => op_1.IN39
dataa[4] => op_1.IN37
dataa[5] => op_1.IN35
dataa[6] => op_1.IN33
dataa[7] => op_1.IN31
dataa[8] => op_1.IN29
dataa[9] => op_1.IN27
dataa[10] => op_1.IN25
dataa[11] => op_1.IN23
dataa[12] => op_1.IN21
dataa[13] => op_1.IN19
dataa[14] => op_1.IN17
dataa[15] => op_1.IN15
dataa[16] => op_1.IN13
dataa[17] => op_1.IN11
dataa[18] => op_1.IN9
dataa[19] => op_1.IN7
dataa[20] => op_1.IN5
dataa[21] => op_1.IN3
datab[0] => op_1.IN46
datab[1] => op_1.IN44
datab[2] => op_1.IN42
datab[3] => op_1.IN40
datab[4] => op_1.IN38
datab[5] => op_1.IN36
datab[6] => op_1.IN34
datab[7] => op_1.IN32
datab[8] => op_1.IN30
datab[9] => op_1.IN28
datab[10] => op_1.IN26
datab[11] => op_1.IN24
datab[12] => op_1.IN22
datab[13] => op_1.IN20
datab[14] => op_1.IN18
datab[15] => op_1.IN16
datab[16] => op_1.IN14
datab[17] => op_1.IN12
datab[18] => op_1.IN10
datab[19] => op_1.IN8
datab[20] => op_1.IN6
datab[21] => op_1.IN4
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s2_0
dataa[0] => dataa[0]~21.IN1
dataa[1] => dataa[1]~20.IN1
dataa[2] => dataa[2]~19.IN1
dataa[3] => dataa[3]~18.IN1
dataa[4] => dataa[4]~17.IN1
dataa[5] => dataa[5]~16.IN1
dataa[6] => dataa[6]~15.IN1
dataa[7] => dataa[7]~14.IN1
dataa[8] => dataa[8]~13.IN1
dataa[9] => dataa[9]~12.IN1
dataa[10] => dataa[10]~11.IN1
dataa[11] => dataa[11]~10.IN1
dataa[12] => dataa[12]~9.IN1
dataa[13] => dataa[13]~8.IN1
dataa[14] => dataa[14]~7.IN1
dataa[15] => dataa[15]~6.IN1
dataa[16] => dataa[16]~5.IN1
dataa[17] => dataa[17]~4.IN1
dataa[18] => dataa[18]~3.IN1
dataa[19] => dataa[19]~2.IN1
dataa[20] => dataa[20]~1.IN1
dataa[21] => dataa[21]~0.IN1
datab[0] => datab[0]~21.IN1
datab[1] => datab[1]~20.IN1
datab[2] => datab[2]~19.IN1
datab[3] => datab[3]~18.IN1
datab[4] => datab[4]~17.IN1
datab[5] => datab[5]~16.IN1
datab[6] => datab[6]~15.IN1
datab[7] => datab[7]~14.IN1
datab[8] => datab[8]~13.IN1
datab[9] => datab[9]~12.IN1
datab[10] => datab[10]~11.IN1
datab[11] => datab[11]~10.IN1
datab[12] => datab[12]~9.IN1
datab[13] => datab[13]~8.IN1
datab[14] => datab[14]~7.IN1
datab[15] => datab[15]~6.IN1
datab[16] => datab[16]~5.IN1
datab[17] => datab[17]~4.IN1
datab[18] => datab[18]~3.IN1
datab[19] => datab[19]~2.IN1
datab[20] => datab[20]~1.IN1
datab[21] => datab[21]~0.IN1
clock => clock~0.IN1
aclr => aclr~0.IN1
clken => clken~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
cout <= lpm_add_sub:lpm_add_sub_component.cout
overflow <= lpm_add_sub:lpm_add_sub_component.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s2_0|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_n2j:auto_generated.dataa[0]
dataa[1] => add_sub_n2j:auto_generated.dataa[1]
dataa[2] => add_sub_n2j:auto_generated.dataa[2]
dataa[3] => add_sub_n2j:auto_generated.dataa[3]
dataa[4] => add_sub_n2j:auto_generated.dataa[4]
dataa[5] => add_sub_n2j:auto_generated.dataa[5]
dataa[6] => add_sub_n2j:auto_generated.dataa[6]
dataa[7] => add_sub_n2j:auto_generated.dataa[7]
dataa[8] => add_sub_n2j:auto_generated.dataa[8]
dataa[9] => add_sub_n2j:auto_generated.dataa[9]
dataa[10] => add_sub_n2j:auto_generated.dataa[10]
dataa[11] => add_sub_n2j:auto_generated.dataa[11]
dataa[12] => add_sub_n2j:auto_generated.dataa[12]
dataa[13] => add_sub_n2j:auto_generated.dataa[13]
dataa[14] => add_sub_n2j:auto_generated.dataa[14]
dataa[15] => add_sub_n2j:auto_generated.dataa[15]
dataa[16] => add_sub_n2j:auto_generated.dataa[16]
dataa[17] => add_sub_n2j:auto_generated.dataa[17]
dataa[18] => add_sub_n2j:auto_generated.dataa[18]
dataa[19] => add_sub_n2j:auto_generated.dataa[19]
dataa[20] => add_sub_n2j:auto_generated.dataa[20]
dataa[21] => add_sub_n2j:auto_generated.dataa[21]
datab[0] => add_sub_n2j:auto_generated.datab[0]
datab[1] => add_sub_n2j:auto_generated.datab[1]
datab[2] => add_sub_n2j:auto_generated.datab[2]
datab[3] => add_sub_n2j:auto_generated.datab[3]
datab[4] => add_sub_n2j:auto_generated.datab[4]
datab[5] => add_sub_n2j:auto_generated.datab[5]
datab[6] => add_sub_n2j:auto_generated.datab[6]
datab[7] => add_sub_n2j:auto_generated.datab[7]
datab[8] => add_sub_n2j:auto_generated.datab[8]
datab[9] => add_sub_n2j:auto_generated.datab[9]
datab[10] => add_sub_n2j:auto_generated.datab[10]
datab[11] => add_sub_n2j:auto_generated.datab[11]
datab[12] => add_sub_n2j:auto_generated.datab[12]
datab[13] => add_sub_n2j:auto_generated.datab[13]
datab[14] => add_sub_n2j:auto_generated.datab[14]
datab[15] => add_sub_n2j:auto_generated.datab[15]
datab[16] => add_sub_n2j:auto_generated.datab[16]
datab[17] => add_sub_n2j:auto_generated.datab[17]
datab[18] => add_sub_n2j:auto_generated.datab[18]
datab[19] => add_sub_n2j:auto_generated.datab[19]
datab[20] => add_sub_n2j:auto_generated.datab[20]
datab[21] => add_sub_n2j:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_n2j:auto_generated.clock
aclr => add_sub_n2j:auto_generated.aclr
clken => add_sub_n2j:auto_generated.clken
result[0] <= add_sub_n2j:auto_generated.result[0]
result[1] <= add_sub_n2j:auto_generated.result[1]
result[2] <= add_sub_n2j:auto_generated.result[2]
result[3] <= add_sub_n2j:auto_generated.result[3]
result[4] <= add_sub_n2j:auto_generated.result[4]
result[5] <= add_sub_n2j:auto_generated.result[5]
result[6] <= add_sub_n2j:auto_generated.result[6]
result[7] <= add_sub_n2j:auto_generated.result[7]
result[8] <= add_sub_n2j:auto_generated.result[8]
result[9] <= add_sub_n2j:auto_generated.result[9]
result[10] <= add_sub_n2j:auto_generated.result[10]
result[11] <= add_sub_n2j:auto_generated.result[11]
result[12] <= add_sub_n2j:auto_generated.result[12]
result[13] <= add_sub_n2j:auto_generated.result[13]
result[14] <= add_sub_n2j:auto_generated.result[14]
result[15] <= add_sub_n2j:auto_generated.result[15]
result[16] <= add_sub_n2j:auto_generated.result[16]
result[17] <= add_sub_n2j:auto_generated.result[17]
result[18] <= add_sub_n2j:auto_generated.result[18]
result[19] <= add_sub_n2j:auto_generated.result[19]
result[20] <= add_sub_n2j:auto_generated.result[20]
result[21] <= add_sub_n2j:auto_generated.result[21]
cout <= add_sub_n2j:auto_generated.cout
overflow <= add_sub_n2j:auto_generated.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s2_0|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[22].ENA
clken => overflow_dffe[21].ENA
clken => overflow_dffe[20].ENA
clken => overflow_dffe[19].ENA
clken => overflow_dffe[18].ENA
clken => overflow_dffe[17].ENA
clken => overflow_dffe[16].ENA
clken => overflow_dffe[15].ENA
clken => overflow_dffe[14].ENA
clken => overflow_dffe[13].ENA
clken => overflow_dffe[12].ENA
clken => overflow_dffe[11].ENA
clken => overflow_dffe[10].ENA
clken => overflow_dffe[9].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[22].CLK
clock => overflow_dffe[21].CLK
clock => overflow_dffe[20].CLK
clock => overflow_dffe[19].CLK
clock => overflow_dffe[18].CLK
clock => overflow_dffe[17].CLK
clock => overflow_dffe[16].CLK
clock => overflow_dffe[15].CLK
clock => overflow_dffe[14].CLK
clock => overflow_dffe[13].CLK
clock => overflow_dffe[12].CLK
clock => overflow_dffe[11].CLK
clock => overflow_dffe[10].CLK
clock => overflow_dffe[9].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
cout <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
datab[0] => op_1.IN45
datab[1] => op_1.IN43
datab[2] => op_1.IN41
datab[3] => op_1.IN39
datab[4] => op_1.IN37
datab[5] => op_1.IN35
datab[6] => op_1.IN33
datab[7] => op_1.IN31
datab[8] => op_1.IN29
datab[9] => op_1.IN27
datab[10] => op_1.IN25
datab[11] => op_1.IN23
datab[12] => op_1.IN21
datab[13] => op_1.IN19
datab[14] => op_1.IN17
datab[15] => op_1.IN15
datab[16] => op_1.IN13
datab[17] => op_1.IN11
datab[18] => op_1.IN9
datab[19] => op_1.IN7
datab[20] => op_1.IN5
datab[21] => op_1.IN3
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s2_1
dataa[0] => dataa[0]~21.IN1
dataa[1] => dataa[1]~20.IN1
dataa[2] => dataa[2]~19.IN1
dataa[3] => dataa[3]~18.IN1
dataa[4] => dataa[4]~17.IN1
dataa[5] => dataa[5]~16.IN1
dataa[6] => dataa[6]~15.IN1
dataa[7] => dataa[7]~14.IN1
dataa[8] => dataa[8]~13.IN1
dataa[9] => dataa[9]~12.IN1
dataa[10] => dataa[10]~11.IN1
dataa[11] => dataa[11]~10.IN1
dataa[12] => dataa[12]~9.IN1
dataa[13] => dataa[13]~8.IN1
dataa[14] => dataa[14]~7.IN1
dataa[15] => dataa[15]~6.IN1
dataa[16] => dataa[16]~5.IN1
dataa[17] => dataa[17]~4.IN1
dataa[18] => dataa[18]~3.IN1
dataa[19] => dataa[19]~2.IN1
dataa[20] => dataa[20]~1.IN1
dataa[21] => dataa[21]~0.IN1
datab[0] => datab[0]~21.IN1
datab[1] => datab[1]~20.IN1
datab[2] => datab[2]~19.IN1
datab[3] => datab[3]~18.IN1
datab[4] => datab[4]~17.IN1
datab[5] => datab[5]~16.IN1
datab[6] => datab[6]~15.IN1
datab[7] => datab[7]~14.IN1
datab[8] => datab[8]~13.IN1
datab[9] => datab[9]~12.IN1
datab[10] => datab[10]~11.IN1
datab[11] => datab[11]~10.IN1
datab[12] => datab[12]~9.IN1
datab[13] => datab[13]~8.IN1
datab[14] => datab[14]~7.IN1
datab[15] => datab[15]~6.IN1
datab[16] => datab[16]~5.IN1
datab[17] => datab[17]~4.IN1
datab[18] => datab[18]~3.IN1
datab[19] => datab[19]~2.IN1
datab[20] => datab[20]~1.IN1
datab[21] => datab[21]~0.IN1
clock => clock~0.IN1
aclr => aclr~0.IN1
clken => clken~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
cout <= lpm_add_sub:lpm_add_sub_component.cout
overflow <= lpm_add_sub:lpm_add_sub_component.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s2_1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_n2j:auto_generated.dataa[0]
dataa[1] => add_sub_n2j:auto_generated.dataa[1]
dataa[2] => add_sub_n2j:auto_generated.dataa[2]
dataa[3] => add_sub_n2j:auto_generated.dataa[3]
dataa[4] => add_sub_n2j:auto_generated.dataa[4]
dataa[5] => add_sub_n2j:auto_generated.dataa[5]
dataa[6] => add_sub_n2j:auto_generated.dataa[6]
dataa[7] => add_sub_n2j:auto_generated.dataa[7]
dataa[8] => add_sub_n2j:auto_generated.dataa[8]
dataa[9] => add_sub_n2j:auto_generated.dataa[9]
dataa[10] => add_sub_n2j:auto_generated.dataa[10]
dataa[11] => add_sub_n2j:auto_generated.dataa[11]
dataa[12] => add_sub_n2j:auto_generated.dataa[12]
dataa[13] => add_sub_n2j:auto_generated.dataa[13]
dataa[14] => add_sub_n2j:auto_generated.dataa[14]
dataa[15] => add_sub_n2j:auto_generated.dataa[15]
dataa[16] => add_sub_n2j:auto_generated.dataa[16]
dataa[17] => add_sub_n2j:auto_generated.dataa[17]
dataa[18] => add_sub_n2j:auto_generated.dataa[18]
dataa[19] => add_sub_n2j:auto_generated.dataa[19]
dataa[20] => add_sub_n2j:auto_generated.dataa[20]
dataa[21] => add_sub_n2j:auto_generated.dataa[21]
datab[0] => add_sub_n2j:auto_generated.datab[0]
datab[1] => add_sub_n2j:auto_generated.datab[1]
datab[2] => add_sub_n2j:auto_generated.datab[2]
datab[3] => add_sub_n2j:auto_generated.datab[3]
datab[4] => add_sub_n2j:auto_generated.datab[4]
datab[5] => add_sub_n2j:auto_generated.datab[5]
datab[6] => add_sub_n2j:auto_generated.datab[6]
datab[7] => add_sub_n2j:auto_generated.datab[7]
datab[8] => add_sub_n2j:auto_generated.datab[8]
datab[9] => add_sub_n2j:auto_generated.datab[9]
datab[10] => add_sub_n2j:auto_generated.datab[10]
datab[11] => add_sub_n2j:auto_generated.datab[11]
datab[12] => add_sub_n2j:auto_generated.datab[12]
datab[13] => add_sub_n2j:auto_generated.datab[13]
datab[14] => add_sub_n2j:auto_generated.datab[14]
datab[15] => add_sub_n2j:auto_generated.datab[15]
datab[16] => add_sub_n2j:auto_generated.datab[16]
datab[17] => add_sub_n2j:auto_generated.datab[17]
datab[18] => add_sub_n2j:auto_generated.datab[18]
datab[19] => add_sub_n2j:auto_generated.datab[19]
datab[20] => add_sub_n2j:auto_generated.datab[20]
datab[21] => add_sub_n2j:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_n2j:auto_generated.clock
aclr => add_sub_n2j:auto_generated.aclr
clken => add_sub_n2j:auto_generated.clken
result[0] <= add_sub_n2j:auto_generated.result[0]
result[1] <= add_sub_n2j:auto_generated.result[1]
result[2] <= add_sub_n2j:auto_generated.result[2]
result[3] <= add_sub_n2j:auto_generated.result[3]
result[4] <= add_sub_n2j:auto_generated.result[4]
result[5] <= add_sub_n2j:auto_generated.result[5]
result[6] <= add_sub_n2j:auto_generated.result[6]
result[7] <= add_sub_n2j:auto_generated.result[7]
result[8] <= add_sub_n2j:auto_generated.result[8]
result[9] <= add_sub_n2j:auto_generated.result[9]
result[10] <= add_sub_n2j:auto_generated.result[10]
result[11] <= add_sub_n2j:auto_generated.result[11]
result[12] <= add_sub_n2j:auto_generated.result[12]
result[13] <= add_sub_n2j:auto_generated.result[13]
result[14] <= add_sub_n2j:auto_generated.result[14]
result[15] <= add_sub_n2j:auto_generated.result[15]
result[16] <= add_sub_n2j:auto_generated.result[16]
result[17] <= add_sub_n2j:auto_generated.result[17]
result[18] <= add_sub_n2j:auto_generated.result[18]
result[19] <= add_sub_n2j:auto_generated.result[19]
result[20] <= add_sub_n2j:auto_generated.result[20]
result[21] <= add_sub_n2j:auto_generated.result[21]
cout <= add_sub_n2j:auto_generated.cout
overflow <= add_sub_n2j:auto_generated.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s2_1|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[22].ENA
clken => overflow_dffe[21].ENA
clken => overflow_dffe[20].ENA
clken => overflow_dffe[19].ENA
clken => overflow_dffe[18].ENA
clken => overflow_dffe[17].ENA
clken => overflow_dffe[16].ENA
clken => overflow_dffe[15].ENA
clken => overflow_dffe[14].ENA
clken => overflow_dffe[13].ENA
clken => overflow_dffe[12].ENA
clken => overflow_dffe[11].ENA
clken => overflow_dffe[10].ENA
clken => overflow_dffe[9].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[22].CLK
clock => overflow_dffe[21].CLK
clock => overflow_dffe[20].CLK
clock => overflow_dffe[19].CLK
clock => overflow_dffe[18].CLK
clock => overflow_dffe[17].CLK
clock => overflow_dffe[16].CLK
clock => overflow_dffe[15].CLK
clock => overflow_dffe[14].CLK
clock => overflow_dffe[13].CLK
clock => overflow_dffe[12].CLK
clock => overflow_dffe[11].CLK
clock => overflow_dffe[10].CLK
clock => overflow_dffe[9].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
cout <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
datab[0] => op_1.IN45
datab[1] => op_1.IN43
datab[2] => op_1.IN41
datab[3] => op_1.IN39
datab[4] => op_1.IN37
datab[5] => op_1.IN35
datab[6] => op_1.IN33
datab[7] => op_1.IN31
datab[8] => op_1.IN29
datab[9] => op_1.IN27
datab[10] => op_1.IN25
datab[11] => op_1.IN23
datab[12] => op_1.IN21
datab[13] => op_1.IN19
datab[14] => op_1.IN17
datab[15] => op_1.IN15
datab[16] => op_1.IN13
datab[17] => op_1.IN11
datab[18] => op_1.IN9
datab[19] => op_1.IN7
datab[20] => op_1.IN5
datab[21] => op_1.IN3
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_2
dataa[0] => dataa[0]~21.IN1
dataa[1] => dataa[1]~20.IN1
dataa[2] => dataa[2]~19.IN1
dataa[3] => dataa[3]~18.IN1
dataa[4] => dataa[4]~17.IN1
dataa[5] => dataa[5]~16.IN1
dataa[6] => dataa[6]~15.IN1
dataa[7] => dataa[7]~14.IN1
dataa[8] => dataa[8]~13.IN1
dataa[9] => dataa[9]~12.IN1
dataa[10] => dataa[10]~11.IN1
dataa[11] => dataa[11]~10.IN1
dataa[12] => dataa[12]~9.IN1
dataa[13] => dataa[13]~8.IN1
dataa[14] => dataa[14]~7.IN1
dataa[15] => dataa[15]~6.IN1
dataa[16] => dataa[16]~5.IN1
dataa[17] => dataa[17]~4.IN1
dataa[18] => dataa[18]~3.IN1
dataa[19] => dataa[19]~2.IN1
dataa[20] => dataa[20]~1.IN1
dataa[21] => dataa[21]~0.IN1
datab[0] => datab[0]~21.IN1
datab[1] => datab[1]~20.IN1
datab[2] => datab[2]~19.IN1
datab[3] => datab[3]~18.IN1
datab[4] => datab[4]~17.IN1
datab[5] => datab[5]~16.IN1
datab[6] => datab[6]~15.IN1
datab[7] => datab[7]~14.IN1
datab[8] => datab[8]~13.IN1
datab[9] => datab[9]~12.IN1
datab[10] => datab[10]~11.IN1
datab[11] => datab[11]~10.IN1
datab[12] => datab[12]~9.IN1
datab[13] => datab[13]~8.IN1
datab[14] => datab[14]~7.IN1
datab[15] => datab[15]~6.IN1
datab[16] => datab[16]~5.IN1
datab[17] => datab[17]~4.IN1
datab[18] => datab[18]~3.IN1
datab[19] => datab[19]~2.IN1
datab[20] => datab[20]~1.IN1
datab[21] => datab[21]~0.IN1
clock => clock~0.IN1
aclr => aclr~0.IN1
clken => clken~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
cout <= lpm_add_sub:lpm_add_sub_component.cout
overflow <= lpm_add_sub:lpm_add_sub_component.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_2|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_o3j:auto_generated.dataa[0]
dataa[1] => add_sub_o3j:auto_generated.dataa[1]
dataa[2] => add_sub_o3j:auto_generated.dataa[2]
dataa[3] => add_sub_o3j:auto_generated.dataa[3]
dataa[4] => add_sub_o3j:auto_generated.dataa[4]
dataa[5] => add_sub_o3j:auto_generated.dataa[5]
dataa[6] => add_sub_o3j:auto_generated.dataa[6]
dataa[7] => add_sub_o3j:auto_generated.dataa[7]
dataa[8] => add_sub_o3j:auto_generated.dataa[8]
dataa[9] => add_sub_o3j:auto_generated.dataa[9]
dataa[10] => add_sub_o3j:auto_generated.dataa[10]
dataa[11] => add_sub_o3j:auto_generated.dataa[11]
dataa[12] => add_sub_o3j:auto_generated.dataa[12]
dataa[13] => add_sub_o3j:auto_generated.dataa[13]
dataa[14] => add_sub_o3j:auto_generated.dataa[14]
dataa[15] => add_sub_o3j:auto_generated.dataa[15]
dataa[16] => add_sub_o3j:auto_generated.dataa[16]
dataa[17] => add_sub_o3j:auto_generated.dataa[17]
dataa[18] => add_sub_o3j:auto_generated.dataa[18]
dataa[19] => add_sub_o3j:auto_generated.dataa[19]
dataa[20] => add_sub_o3j:auto_generated.dataa[20]
dataa[21] => add_sub_o3j:auto_generated.dataa[21]
datab[0] => add_sub_o3j:auto_generated.datab[0]
datab[1] => add_sub_o3j:auto_generated.datab[1]
datab[2] => add_sub_o3j:auto_generated.datab[2]
datab[3] => add_sub_o3j:auto_generated.datab[3]
datab[4] => add_sub_o3j:auto_generated.datab[4]
datab[5] => add_sub_o3j:auto_generated.datab[5]
datab[6] => add_sub_o3j:auto_generated.datab[6]
datab[7] => add_sub_o3j:auto_generated.datab[7]
datab[8] => add_sub_o3j:auto_generated.datab[8]
datab[9] => add_sub_o3j:auto_generated.datab[9]
datab[10] => add_sub_o3j:auto_generated.datab[10]
datab[11] => add_sub_o3j:auto_generated.datab[11]
datab[12] => add_sub_o3j:auto_generated.datab[12]
datab[13] => add_sub_o3j:auto_generated.datab[13]
datab[14] => add_sub_o3j:auto_generated.datab[14]
datab[15] => add_sub_o3j:auto_generated.datab[15]
datab[16] => add_sub_o3j:auto_generated.datab[16]
datab[17] => add_sub_o3j:auto_generated.datab[17]
datab[18] => add_sub_o3j:auto_generated.datab[18]
datab[19] => add_sub_o3j:auto_generated.datab[19]
datab[20] => add_sub_o3j:auto_generated.datab[20]
datab[21] => add_sub_o3j:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_o3j:auto_generated.clock
aclr => add_sub_o3j:auto_generated.aclr
clken => add_sub_o3j:auto_generated.clken
result[0] <= add_sub_o3j:auto_generated.result[0]
result[1] <= add_sub_o3j:auto_generated.result[1]
result[2] <= add_sub_o3j:auto_generated.result[2]
result[3] <= add_sub_o3j:auto_generated.result[3]
result[4] <= add_sub_o3j:auto_generated.result[4]
result[5] <= add_sub_o3j:auto_generated.result[5]
result[6] <= add_sub_o3j:auto_generated.result[6]
result[7] <= add_sub_o3j:auto_generated.result[7]
result[8] <= add_sub_o3j:auto_generated.result[8]
result[9] <= add_sub_o3j:auto_generated.result[9]
result[10] <= add_sub_o3j:auto_generated.result[10]
result[11] <= add_sub_o3j:auto_generated.result[11]
result[12] <= add_sub_o3j:auto_generated.result[12]
result[13] <= add_sub_o3j:auto_generated.result[13]
result[14] <= add_sub_o3j:auto_generated.result[14]
result[15] <= add_sub_o3j:auto_generated.result[15]
result[16] <= add_sub_o3j:auto_generated.result[16]
result[17] <= add_sub_o3j:auto_generated.result[17]
result[18] <= add_sub_o3j:auto_generated.result[18]
result[19] <= add_sub_o3j:auto_generated.result[19]
result[20] <= add_sub_o3j:auto_generated.result[20]
result[21] <= add_sub_o3j:auto_generated.result[21]
cout <= add_sub_o3j:auto_generated.cout
overflow <= add_sub_o3j:auto_generated.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_2|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[22].ENA
clken => overflow_dffe[21].ENA
clken => overflow_dffe[20].ENA
clken => overflow_dffe[19].ENA
clken => overflow_dffe[18].ENA
clken => overflow_dffe[17].ENA
clken => overflow_dffe[16].ENA
clken => overflow_dffe[15].ENA
clken => overflow_dffe[14].ENA
clken => overflow_dffe[13].ENA
clken => overflow_dffe[12].ENA
clken => overflow_dffe[11].ENA
clken => overflow_dffe[10].ENA
clken => overflow_dffe[9].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[22].CLK
clock => overflow_dffe[21].CLK
clock => overflow_dffe[20].CLK
clock => overflow_dffe[19].CLK
clock => overflow_dffe[18].CLK
clock => overflow_dffe[17].CLK
clock => overflow_dffe[16].CLK
clock => overflow_dffe[15].CLK
clock => overflow_dffe[14].CLK
clock => overflow_dffe[13].CLK
clock => overflow_dffe[12].CLK
clock => overflow_dffe[11].CLK
clock => overflow_dffe[10].CLK
clock => overflow_dffe[9].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
cout <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN45
dataa[1] => op_1.IN43
dataa[2] => op_1.IN41
dataa[3] => op_1.IN39
dataa[4] => op_1.IN37
dataa[5] => op_1.IN35
dataa[6] => op_1.IN33
dataa[7] => op_1.IN31
dataa[8] => op_1.IN29
dataa[9] => op_1.IN27
dataa[10] => op_1.IN25
dataa[11] => op_1.IN23
dataa[12] => op_1.IN21
dataa[13] => op_1.IN19
dataa[14] => op_1.IN17
dataa[15] => op_1.IN15
dataa[16] => op_1.IN13
dataa[17] => op_1.IN11
dataa[18] => op_1.IN9
dataa[19] => op_1.IN7
dataa[20] => op_1.IN5
dataa[21] => op_1.IN3
datab[0] => op_1.IN46
datab[1] => op_1.IN44
datab[2] => op_1.IN42
datab[3] => op_1.IN40
datab[4] => op_1.IN38
datab[5] => op_1.IN36
datab[6] => op_1.IN34
datab[7] => op_1.IN32
datab[8] => op_1.IN30
datab[9] => op_1.IN28
datab[10] => op_1.IN26
datab[11] => op_1.IN24
datab[12] => op_1.IN22
datab[13] => op_1.IN20
datab[14] => op_1.IN18
datab[15] => op_1.IN16
datab[16] => op_1.IN14
datab[17] => op_1.IN12
datab[18] => op_1.IN10
datab[19] => op_1.IN8
datab[20] => op_1.IN6
datab[21] => op_1.IN4
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_3
dataa[0] => dataa[0]~21.IN1
dataa[1] => dataa[1]~20.IN1
dataa[2] => dataa[2]~19.IN1
dataa[3] => dataa[3]~18.IN1
dataa[4] => dataa[4]~17.IN1
dataa[5] => dataa[5]~16.IN1
dataa[6] => dataa[6]~15.IN1
dataa[7] => dataa[7]~14.IN1
dataa[8] => dataa[8]~13.IN1
dataa[9] => dataa[9]~12.IN1
dataa[10] => dataa[10]~11.IN1
dataa[11] => dataa[11]~10.IN1
dataa[12] => dataa[12]~9.IN1
dataa[13] => dataa[13]~8.IN1
dataa[14] => dataa[14]~7.IN1
dataa[15] => dataa[15]~6.IN1
dataa[16] => dataa[16]~5.IN1
dataa[17] => dataa[17]~4.IN1
dataa[18] => dataa[18]~3.IN1
dataa[19] => dataa[19]~2.IN1
dataa[20] => dataa[20]~1.IN1
dataa[21] => dataa[21]~0.IN1
datab[0] => datab[0]~21.IN1
datab[1] => datab[1]~20.IN1
datab[2] => datab[2]~19.IN1
datab[3] => datab[3]~18.IN1
datab[4] => datab[4]~17.IN1
datab[5] => datab[5]~16.IN1
datab[6] => datab[6]~15.IN1
datab[7] => datab[7]~14.IN1
datab[8] => datab[8]~13.IN1
datab[9] => datab[9]~12.IN1
datab[10] => datab[10]~11.IN1
datab[11] => datab[11]~10.IN1
datab[12] => datab[12]~9.IN1
datab[13] => datab[13]~8.IN1
datab[14] => datab[14]~7.IN1
datab[15] => datab[15]~6.IN1
datab[16] => datab[16]~5.IN1
datab[17] => datab[17]~4.IN1
datab[18] => datab[18]~3.IN1
datab[19] => datab[19]~2.IN1
datab[20] => datab[20]~1.IN1
datab[21] => datab[21]~0.IN1
clock => clock~0.IN1
aclr => aclr~0.IN1
clken => clken~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
cout <= lpm_add_sub:lpm_add_sub_component.cout
overflow <= lpm_add_sub:lpm_add_sub_component.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_3|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_o3j:auto_generated.dataa[0]
dataa[1] => add_sub_o3j:auto_generated.dataa[1]
dataa[2] => add_sub_o3j:auto_generated.dataa[2]
dataa[3] => add_sub_o3j:auto_generated.dataa[3]
dataa[4] => add_sub_o3j:auto_generated.dataa[4]
dataa[5] => add_sub_o3j:auto_generated.dataa[5]
dataa[6] => add_sub_o3j:auto_generated.dataa[6]
dataa[7] => add_sub_o3j:auto_generated.dataa[7]
dataa[8] => add_sub_o3j:auto_generated.dataa[8]
dataa[9] => add_sub_o3j:auto_generated.dataa[9]
dataa[10] => add_sub_o3j:auto_generated.dataa[10]
dataa[11] => add_sub_o3j:auto_generated.dataa[11]
dataa[12] => add_sub_o3j:auto_generated.dataa[12]
dataa[13] => add_sub_o3j:auto_generated.dataa[13]
dataa[14] => add_sub_o3j:auto_generated.dataa[14]
dataa[15] => add_sub_o3j:auto_generated.dataa[15]
dataa[16] => add_sub_o3j:auto_generated.dataa[16]
dataa[17] => add_sub_o3j:auto_generated.dataa[17]
dataa[18] => add_sub_o3j:auto_generated.dataa[18]
dataa[19] => add_sub_o3j:auto_generated.dataa[19]
dataa[20] => add_sub_o3j:auto_generated.dataa[20]
dataa[21] => add_sub_o3j:auto_generated.dataa[21]
datab[0] => add_sub_o3j:auto_generated.datab[0]
datab[1] => add_sub_o3j:auto_generated.datab[1]
datab[2] => add_sub_o3j:auto_generated.datab[2]
datab[3] => add_sub_o3j:auto_generated.datab[3]
datab[4] => add_sub_o3j:auto_generated.datab[4]
datab[5] => add_sub_o3j:auto_generated.datab[5]
datab[6] => add_sub_o3j:auto_generated.datab[6]
datab[7] => add_sub_o3j:auto_generated.datab[7]
datab[8] => add_sub_o3j:auto_generated.datab[8]
datab[9] => add_sub_o3j:auto_generated.datab[9]
datab[10] => add_sub_o3j:auto_generated.datab[10]
datab[11] => add_sub_o3j:auto_generated.datab[11]
datab[12] => add_sub_o3j:auto_generated.datab[12]
datab[13] => add_sub_o3j:auto_generated.datab[13]
datab[14] => add_sub_o3j:auto_generated.datab[14]
datab[15] => add_sub_o3j:auto_generated.datab[15]
datab[16] => add_sub_o3j:auto_generated.datab[16]
datab[17] => add_sub_o3j:auto_generated.datab[17]
datab[18] => add_sub_o3j:auto_generated.datab[18]
datab[19] => add_sub_o3j:auto_generated.datab[19]
datab[20] => add_sub_o3j:auto_generated.datab[20]
datab[21] => add_sub_o3j:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_o3j:auto_generated.clock
aclr => add_sub_o3j:auto_generated.aclr
clken => add_sub_o3j:auto_generated.clken
result[0] <= add_sub_o3j:auto_generated.result[0]
result[1] <= add_sub_o3j:auto_generated.result[1]
result[2] <= add_sub_o3j:auto_generated.result[2]
result[3] <= add_sub_o3j:auto_generated.result[3]
result[4] <= add_sub_o3j:auto_generated.result[4]
result[5] <= add_sub_o3j:auto_generated.result[5]
result[6] <= add_sub_o3j:auto_generated.result[6]
result[7] <= add_sub_o3j:auto_generated.result[7]
result[8] <= add_sub_o3j:auto_generated.result[8]
result[9] <= add_sub_o3j:auto_generated.result[9]
result[10] <= add_sub_o3j:auto_generated.result[10]
result[11] <= add_sub_o3j:auto_generated.result[11]
result[12] <= add_sub_o3j:auto_generated.result[12]
result[13] <= add_sub_o3j:auto_generated.result[13]
result[14] <= add_sub_o3j:auto_generated.result[14]
result[15] <= add_sub_o3j:auto_generated.result[15]
result[16] <= add_sub_o3j:auto_generated.result[16]
result[17] <= add_sub_o3j:auto_generated.result[17]
result[18] <= add_sub_o3j:auto_generated.result[18]
result[19] <= add_sub_o3j:auto_generated.result[19]
result[20] <= add_sub_o3j:auto_generated.result[20]
result[21] <= add_sub_o3j:auto_generated.result[21]
cout <= add_sub_o3j:auto_generated.cout
overflow <= add_sub_o3j:auto_generated.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s2_3|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[22].ENA
clken => overflow_dffe[21].ENA
clken => overflow_dffe[20].ENA
clken => overflow_dffe[19].ENA
clken => overflow_dffe[18].ENA
clken => overflow_dffe[17].ENA
clken => overflow_dffe[16].ENA
clken => overflow_dffe[15].ENA
clken => overflow_dffe[14].ENA
clken => overflow_dffe[13].ENA
clken => overflow_dffe[12].ENA
clken => overflow_dffe[11].ENA
clken => overflow_dffe[10].ENA
clken => overflow_dffe[9].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[22].CLK
clock => overflow_dffe[21].CLK
clock => overflow_dffe[20].CLK
clock => overflow_dffe[19].CLK
clock => overflow_dffe[18].CLK
clock => overflow_dffe[17].CLK
clock => overflow_dffe[16].CLK
clock => overflow_dffe[15].CLK
clock => overflow_dffe[14].CLK
clock => overflow_dffe[13].CLK
clock => overflow_dffe[12].CLK
clock => overflow_dffe[11].CLK
clock => overflow_dffe[10].CLK
clock => overflow_dffe[9].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
cout <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN45
dataa[1] => op_1.IN43
dataa[2] => op_1.IN41
dataa[3] => op_1.IN39
dataa[4] => op_1.IN37
dataa[5] => op_1.IN35
dataa[6] => op_1.IN33
dataa[7] => op_1.IN31
dataa[8] => op_1.IN29
dataa[9] => op_1.IN27
dataa[10] => op_1.IN25
dataa[11] => op_1.IN23
dataa[12] => op_1.IN21
dataa[13] => op_1.IN19
dataa[14] => op_1.IN17
dataa[15] => op_1.IN15
dataa[16] => op_1.IN13
dataa[17] => op_1.IN11
dataa[18] => op_1.IN9
dataa[19] => op_1.IN7
dataa[20] => op_1.IN5
dataa[21] => op_1.IN3
datab[0] => op_1.IN46
datab[1] => op_1.IN44
datab[2] => op_1.IN42
datab[3] => op_1.IN40
datab[4] => op_1.IN38
datab[5] => op_1.IN36
datab[6] => op_1.IN34
datab[7] => op_1.IN32
datab[8] => op_1.IN30
datab[9] => op_1.IN28
datab[10] => op_1.IN26
datab[11] => op_1.IN24
datab[12] => op_1.IN22
datab[13] => op_1.IN20
datab[14] => op_1.IN18
datab[15] => op_1.IN16
datab[16] => op_1.IN14
datab[17] => op_1.IN12
datab[18] => op_1.IN10
datab[19] => op_1.IN8
datab[20] => op_1.IN6
datab[21] => op_1.IN4
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s3_0
dataa[0] => dataa[0]~21.IN1
dataa[1] => dataa[1]~20.IN1
dataa[2] => dataa[2]~19.IN1
dataa[3] => dataa[3]~18.IN1
dataa[4] => dataa[4]~17.IN1
dataa[5] => dataa[5]~16.IN1
dataa[6] => dataa[6]~15.IN1
dataa[7] => dataa[7]~14.IN1
dataa[8] => dataa[8]~13.IN1
dataa[9] => dataa[9]~12.IN1
dataa[10] => dataa[10]~11.IN1
dataa[11] => dataa[11]~10.IN1
dataa[12] => dataa[12]~9.IN1
dataa[13] => dataa[13]~8.IN1
dataa[14] => dataa[14]~7.IN1
dataa[15] => dataa[15]~6.IN1
dataa[16] => dataa[16]~5.IN1
dataa[17] => dataa[17]~4.IN1
dataa[18] => dataa[18]~3.IN1
dataa[19] => dataa[19]~2.IN1
dataa[20] => dataa[20]~1.IN1
dataa[21] => dataa[21]~0.IN1
datab[0] => datab[0]~21.IN1
datab[1] => datab[1]~20.IN1
datab[2] => datab[2]~19.IN1
datab[3] => datab[3]~18.IN1
datab[4] => datab[4]~17.IN1
datab[5] => datab[5]~16.IN1
datab[6] => datab[6]~15.IN1
datab[7] => datab[7]~14.IN1
datab[8] => datab[8]~13.IN1
datab[9] => datab[9]~12.IN1
datab[10] => datab[10]~11.IN1
datab[11] => datab[11]~10.IN1
datab[12] => datab[12]~9.IN1
datab[13] => datab[13]~8.IN1
datab[14] => datab[14]~7.IN1
datab[15] => datab[15]~6.IN1
datab[16] => datab[16]~5.IN1
datab[17] => datab[17]~4.IN1
datab[18] => datab[18]~3.IN1
datab[19] => datab[19]~2.IN1
datab[20] => datab[20]~1.IN1
datab[21] => datab[21]~0.IN1
clock => clock~0.IN1
aclr => aclr~0.IN1
clken => clken~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
cout <= lpm_add_sub:lpm_add_sub_component.cout
overflow <= lpm_add_sub:lpm_add_sub_component.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s3_0|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_n2j:auto_generated.dataa[0]
dataa[1] => add_sub_n2j:auto_generated.dataa[1]
dataa[2] => add_sub_n2j:auto_generated.dataa[2]
dataa[3] => add_sub_n2j:auto_generated.dataa[3]
dataa[4] => add_sub_n2j:auto_generated.dataa[4]
dataa[5] => add_sub_n2j:auto_generated.dataa[5]
dataa[6] => add_sub_n2j:auto_generated.dataa[6]
dataa[7] => add_sub_n2j:auto_generated.dataa[7]
dataa[8] => add_sub_n2j:auto_generated.dataa[8]
dataa[9] => add_sub_n2j:auto_generated.dataa[9]
dataa[10] => add_sub_n2j:auto_generated.dataa[10]
dataa[11] => add_sub_n2j:auto_generated.dataa[11]
dataa[12] => add_sub_n2j:auto_generated.dataa[12]
dataa[13] => add_sub_n2j:auto_generated.dataa[13]
dataa[14] => add_sub_n2j:auto_generated.dataa[14]
dataa[15] => add_sub_n2j:auto_generated.dataa[15]
dataa[16] => add_sub_n2j:auto_generated.dataa[16]
dataa[17] => add_sub_n2j:auto_generated.dataa[17]
dataa[18] => add_sub_n2j:auto_generated.dataa[18]
dataa[19] => add_sub_n2j:auto_generated.dataa[19]
dataa[20] => add_sub_n2j:auto_generated.dataa[20]
dataa[21] => add_sub_n2j:auto_generated.dataa[21]
datab[0] => add_sub_n2j:auto_generated.datab[0]
datab[1] => add_sub_n2j:auto_generated.datab[1]
datab[2] => add_sub_n2j:auto_generated.datab[2]
datab[3] => add_sub_n2j:auto_generated.datab[3]
datab[4] => add_sub_n2j:auto_generated.datab[4]
datab[5] => add_sub_n2j:auto_generated.datab[5]
datab[6] => add_sub_n2j:auto_generated.datab[6]
datab[7] => add_sub_n2j:auto_generated.datab[7]
datab[8] => add_sub_n2j:auto_generated.datab[8]
datab[9] => add_sub_n2j:auto_generated.datab[9]
datab[10] => add_sub_n2j:auto_generated.datab[10]
datab[11] => add_sub_n2j:auto_generated.datab[11]
datab[12] => add_sub_n2j:auto_generated.datab[12]
datab[13] => add_sub_n2j:auto_generated.datab[13]
datab[14] => add_sub_n2j:auto_generated.datab[14]
datab[15] => add_sub_n2j:auto_generated.datab[15]
datab[16] => add_sub_n2j:auto_generated.datab[16]
datab[17] => add_sub_n2j:auto_generated.datab[17]
datab[18] => add_sub_n2j:auto_generated.datab[18]
datab[19] => add_sub_n2j:auto_generated.datab[19]
datab[20] => add_sub_n2j:auto_generated.datab[20]
datab[21] => add_sub_n2j:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_n2j:auto_generated.clock
aclr => add_sub_n2j:auto_generated.aclr
clken => add_sub_n2j:auto_generated.clken
result[0] <= add_sub_n2j:auto_generated.result[0]
result[1] <= add_sub_n2j:auto_generated.result[1]
result[2] <= add_sub_n2j:auto_generated.result[2]
result[3] <= add_sub_n2j:auto_generated.result[3]
result[4] <= add_sub_n2j:auto_generated.result[4]
result[5] <= add_sub_n2j:auto_generated.result[5]
result[6] <= add_sub_n2j:auto_generated.result[6]
result[7] <= add_sub_n2j:auto_generated.result[7]
result[8] <= add_sub_n2j:auto_generated.result[8]
result[9] <= add_sub_n2j:auto_generated.result[9]
result[10] <= add_sub_n2j:auto_generated.result[10]
result[11] <= add_sub_n2j:auto_generated.result[11]
result[12] <= add_sub_n2j:auto_generated.result[12]
result[13] <= add_sub_n2j:auto_generated.result[13]
result[14] <= add_sub_n2j:auto_generated.result[14]
result[15] <= add_sub_n2j:auto_generated.result[15]
result[16] <= add_sub_n2j:auto_generated.result[16]
result[17] <= add_sub_n2j:auto_generated.result[17]
result[18] <= add_sub_n2j:auto_generated.result[18]
result[19] <= add_sub_n2j:auto_generated.result[19]
result[20] <= add_sub_n2j:auto_generated.result[20]
result[21] <= add_sub_n2j:auto_generated.result[21]
cout <= add_sub_n2j:auto_generated.cout
overflow <= add_sub_n2j:auto_generated.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|adder:adder_s3_0|lpm_add_sub:lpm_add_sub_component|add_sub_n2j:auto_generated
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[22].ENA
clken => overflow_dffe[21].ENA
clken => overflow_dffe[20].ENA
clken => overflow_dffe[19].ENA
clken => overflow_dffe[18].ENA
clken => overflow_dffe[17].ENA
clken => overflow_dffe[16].ENA
clken => overflow_dffe[15].ENA
clken => overflow_dffe[14].ENA
clken => overflow_dffe[13].ENA
clken => overflow_dffe[12].ENA
clken => overflow_dffe[11].ENA
clken => overflow_dffe[10].ENA
clken => overflow_dffe[9].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[22].CLK
clock => overflow_dffe[21].CLK
clock => overflow_dffe[20].CLK
clock => overflow_dffe[19].CLK
clock => overflow_dffe[18].CLK
clock => overflow_dffe[17].CLK
clock => overflow_dffe[16].CLK
clock => overflow_dffe[15].CLK
clock => overflow_dffe[14].CLK
clock => overflow_dffe[13].CLK
clock => overflow_dffe[12].CLK
clock => overflow_dffe[11].CLK
clock => overflow_dffe[10].CLK
clock => overflow_dffe[9].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
cout <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
datab[0] => op_1.IN45
datab[1] => op_1.IN43
datab[2] => op_1.IN41
datab[3] => op_1.IN39
datab[4] => op_1.IN37
datab[5] => op_1.IN35
datab[6] => op_1.IN33
datab[7] => op_1.IN31
datab[8] => op_1.IN29
datab[9] => op_1.IN27
datab[10] => op_1.IN25
datab[11] => op_1.IN23
datab[12] => op_1.IN21
datab[13] => op_1.IN19
datab[14] => op_1.IN17
datab[15] => op_1.IN15
datab[16] => op_1.IN13
datab[17] => op_1.IN11
datab[18] => op_1.IN9
datab[19] => op_1.IN7
datab[20] => op_1.IN5
datab[21] => op_1.IN3
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s3_1
dataa[0] => dataa[0]~21.IN1
dataa[1] => dataa[1]~20.IN1
dataa[2] => dataa[2]~19.IN1
dataa[3] => dataa[3]~18.IN1
dataa[4] => dataa[4]~17.IN1
dataa[5] => dataa[5]~16.IN1
dataa[6] => dataa[6]~15.IN1
dataa[7] => dataa[7]~14.IN1
dataa[8] => dataa[8]~13.IN1
dataa[9] => dataa[9]~12.IN1
dataa[10] => dataa[10]~11.IN1
dataa[11] => dataa[11]~10.IN1
dataa[12] => dataa[12]~9.IN1
dataa[13] => dataa[13]~8.IN1
dataa[14] => dataa[14]~7.IN1
dataa[15] => dataa[15]~6.IN1
dataa[16] => dataa[16]~5.IN1
dataa[17] => dataa[17]~4.IN1
dataa[18] => dataa[18]~3.IN1
dataa[19] => dataa[19]~2.IN1
dataa[20] => dataa[20]~1.IN1
dataa[21] => dataa[21]~0.IN1
datab[0] => datab[0]~21.IN1
datab[1] => datab[1]~20.IN1
datab[2] => datab[2]~19.IN1
datab[3] => datab[3]~18.IN1
datab[4] => datab[4]~17.IN1
datab[5] => datab[5]~16.IN1
datab[6] => datab[6]~15.IN1
datab[7] => datab[7]~14.IN1
datab[8] => datab[8]~13.IN1
datab[9] => datab[9]~12.IN1
datab[10] => datab[10]~11.IN1
datab[11] => datab[11]~10.IN1
datab[12] => datab[12]~9.IN1
datab[13] => datab[13]~8.IN1
datab[14] => datab[14]~7.IN1
datab[15] => datab[15]~6.IN1
datab[16] => datab[16]~5.IN1
datab[17] => datab[17]~4.IN1
datab[18] => datab[18]~3.IN1
datab[19] => datab[19]~2.IN1
datab[20] => datab[20]~1.IN1
datab[21] => datab[21]~0.IN1
clock => clock~0.IN1
aclr => aclr~0.IN1
clken => clken~0.IN1
result[0] <= lpm_add_sub:lpm_add_sub_component.result
result[1] <= lpm_add_sub:lpm_add_sub_component.result
result[2] <= lpm_add_sub:lpm_add_sub_component.result
result[3] <= lpm_add_sub:lpm_add_sub_component.result
result[4] <= lpm_add_sub:lpm_add_sub_component.result
result[5] <= lpm_add_sub:lpm_add_sub_component.result
result[6] <= lpm_add_sub:lpm_add_sub_component.result
result[7] <= lpm_add_sub:lpm_add_sub_component.result
result[8] <= lpm_add_sub:lpm_add_sub_component.result
result[9] <= lpm_add_sub:lpm_add_sub_component.result
result[10] <= lpm_add_sub:lpm_add_sub_component.result
result[11] <= lpm_add_sub:lpm_add_sub_component.result
result[12] <= lpm_add_sub:lpm_add_sub_component.result
result[13] <= lpm_add_sub:lpm_add_sub_component.result
result[14] <= lpm_add_sub:lpm_add_sub_component.result
result[15] <= lpm_add_sub:lpm_add_sub_component.result
result[16] <= lpm_add_sub:lpm_add_sub_component.result
result[17] <= lpm_add_sub:lpm_add_sub_component.result
result[18] <= lpm_add_sub:lpm_add_sub_component.result
result[19] <= lpm_add_sub:lpm_add_sub_component.result
result[20] <= lpm_add_sub:lpm_add_sub_component.result
result[21] <= lpm_add_sub:lpm_add_sub_component.result
cout <= lpm_add_sub:lpm_add_sub_component.cout
overflow <= lpm_add_sub:lpm_add_sub_component.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s3_1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_o3j:auto_generated.dataa[0]
dataa[1] => add_sub_o3j:auto_generated.dataa[1]
dataa[2] => add_sub_o3j:auto_generated.dataa[2]
dataa[3] => add_sub_o3j:auto_generated.dataa[3]
dataa[4] => add_sub_o3j:auto_generated.dataa[4]
dataa[5] => add_sub_o3j:auto_generated.dataa[5]
dataa[6] => add_sub_o3j:auto_generated.dataa[6]
dataa[7] => add_sub_o3j:auto_generated.dataa[7]
dataa[8] => add_sub_o3j:auto_generated.dataa[8]
dataa[9] => add_sub_o3j:auto_generated.dataa[9]
dataa[10] => add_sub_o3j:auto_generated.dataa[10]
dataa[11] => add_sub_o3j:auto_generated.dataa[11]
dataa[12] => add_sub_o3j:auto_generated.dataa[12]
dataa[13] => add_sub_o3j:auto_generated.dataa[13]
dataa[14] => add_sub_o3j:auto_generated.dataa[14]
dataa[15] => add_sub_o3j:auto_generated.dataa[15]
dataa[16] => add_sub_o3j:auto_generated.dataa[16]
dataa[17] => add_sub_o3j:auto_generated.dataa[17]
dataa[18] => add_sub_o3j:auto_generated.dataa[18]
dataa[19] => add_sub_o3j:auto_generated.dataa[19]
dataa[20] => add_sub_o3j:auto_generated.dataa[20]
dataa[21] => add_sub_o3j:auto_generated.dataa[21]
datab[0] => add_sub_o3j:auto_generated.datab[0]
datab[1] => add_sub_o3j:auto_generated.datab[1]
datab[2] => add_sub_o3j:auto_generated.datab[2]
datab[3] => add_sub_o3j:auto_generated.datab[3]
datab[4] => add_sub_o3j:auto_generated.datab[4]
datab[5] => add_sub_o3j:auto_generated.datab[5]
datab[6] => add_sub_o3j:auto_generated.datab[6]
datab[7] => add_sub_o3j:auto_generated.datab[7]
datab[8] => add_sub_o3j:auto_generated.datab[8]
datab[9] => add_sub_o3j:auto_generated.datab[9]
datab[10] => add_sub_o3j:auto_generated.datab[10]
datab[11] => add_sub_o3j:auto_generated.datab[11]
datab[12] => add_sub_o3j:auto_generated.datab[12]
datab[13] => add_sub_o3j:auto_generated.datab[13]
datab[14] => add_sub_o3j:auto_generated.datab[14]
datab[15] => add_sub_o3j:auto_generated.datab[15]
datab[16] => add_sub_o3j:auto_generated.datab[16]
datab[17] => add_sub_o3j:auto_generated.datab[17]
datab[18] => add_sub_o3j:auto_generated.datab[18]
datab[19] => add_sub_o3j:auto_generated.datab[19]
datab[20] => add_sub_o3j:auto_generated.datab[20]
datab[21] => add_sub_o3j:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_o3j:auto_generated.clock
aclr => add_sub_o3j:auto_generated.aclr
clken => add_sub_o3j:auto_generated.clken
result[0] <= add_sub_o3j:auto_generated.result[0]
result[1] <= add_sub_o3j:auto_generated.result[1]
result[2] <= add_sub_o3j:auto_generated.result[2]
result[3] <= add_sub_o3j:auto_generated.result[3]
result[4] <= add_sub_o3j:auto_generated.result[4]
result[5] <= add_sub_o3j:auto_generated.result[5]
result[6] <= add_sub_o3j:auto_generated.result[6]
result[7] <= add_sub_o3j:auto_generated.result[7]
result[8] <= add_sub_o3j:auto_generated.result[8]
result[9] <= add_sub_o3j:auto_generated.result[9]
result[10] <= add_sub_o3j:auto_generated.result[10]
result[11] <= add_sub_o3j:auto_generated.result[11]
result[12] <= add_sub_o3j:auto_generated.result[12]
result[13] <= add_sub_o3j:auto_generated.result[13]
result[14] <= add_sub_o3j:auto_generated.result[14]
result[15] <= add_sub_o3j:auto_generated.result[15]
result[16] <= add_sub_o3j:auto_generated.result[16]
result[17] <= add_sub_o3j:auto_generated.result[17]
result[18] <= add_sub_o3j:auto_generated.result[18]
result[19] <= add_sub_o3j:auto_generated.result[19]
result[20] <= add_sub_o3j:auto_generated.result[20]
result[21] <= add_sub_o3j:auto_generated.result[21]
cout <= add_sub_o3j:auto_generated.cout
overflow <= add_sub_o3j:auto_generated.overflow


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|subtractor:subtractor_s3_1|lpm_add_sub:lpm_add_sub_component|add_sub_o3j:auto_generated
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clken => overflow_dffe[22].ENA
clken => overflow_dffe[21].ENA
clken => overflow_dffe[20].ENA
clken => overflow_dffe[19].ENA
clken => overflow_dffe[18].ENA
clken => overflow_dffe[17].ENA
clken => overflow_dffe[16].ENA
clken => overflow_dffe[15].ENA
clken => overflow_dffe[14].ENA
clken => overflow_dffe[13].ENA
clken => overflow_dffe[12].ENA
clken => overflow_dffe[11].ENA
clken => overflow_dffe[10].ENA
clken => overflow_dffe[9].ENA
clken => overflow_dffe[8].ENA
clken => overflow_dffe[7].ENA
clken => overflow_dffe[6].ENA
clken => overflow_dffe[5].ENA
clken => overflow_dffe[4].ENA
clken => overflow_dffe[3].ENA
clken => overflow_dffe[2].ENA
clken => overflow_dffe[1].ENA
clken => overflow_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
clock => overflow_dffe[22].CLK
clock => overflow_dffe[21].CLK
clock => overflow_dffe[20].CLK
clock => overflow_dffe[19].CLK
clock => overflow_dffe[18].CLK
clock => overflow_dffe[17].CLK
clock => overflow_dffe[16].CLK
clock => overflow_dffe[15].CLK
clock => overflow_dffe[14].CLK
clock => overflow_dffe[13].CLK
clock => overflow_dffe[12].CLK
clock => overflow_dffe[11].CLK
clock => overflow_dffe[10].CLK
clock => overflow_dffe[9].CLK
clock => overflow_dffe[8].CLK
clock => overflow_dffe[7].CLK
clock => overflow_dffe[6].CLK
clock => overflow_dffe[5].CLK
clock => overflow_dffe[4].CLK
clock => overflow_dffe[3].CLK
clock => overflow_dffe[2].CLK
clock => overflow_dffe[1].CLK
clock => overflow_dffe[0].CLK
cout <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN45
dataa[1] => op_1.IN43
dataa[2] => op_1.IN41
dataa[3] => op_1.IN39
dataa[4] => op_1.IN37
dataa[5] => op_1.IN35
dataa[6] => op_1.IN33
dataa[7] => op_1.IN31
dataa[8] => op_1.IN29
dataa[9] => op_1.IN27
dataa[10] => op_1.IN25
dataa[11] => op_1.IN23
dataa[12] => op_1.IN21
dataa[13] => op_1.IN19
dataa[14] => op_1.IN17
dataa[15] => op_1.IN15
dataa[16] => op_1.IN13
dataa[17] => op_1.IN11
dataa[18] => op_1.IN9
dataa[19] => op_1.IN7
dataa[20] => op_1.IN5
dataa[21] => op_1.IN3
datab[0] => op_1.IN46
datab[1] => op_1.IN44
datab[2] => op_1.IN42
datab[3] => op_1.IN40
datab[4] => op_1.IN38
datab[5] => op_1.IN36
datab[6] => op_1.IN34
datab[7] => op_1.IN32
datab[8] => op_1.IN30
datab[9] => op_1.IN28
datab[10] => op_1.IN26
datab[11] => op_1.IN24
datab[12] => op_1.IN22
datab[13] => op_1.IN20
datab[14] => op_1.IN18
datab[15] => op_1.IN16
datab[16] => op_1.IN14
datab[17] => op_1.IN12
datab[18] => op_1.IN10
datab[19] => op_1.IN8
datab[20] => op_1.IN6
datab[21] => op_1.IN4
overflow <= overflow_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0
dataa[0] => dataa[0]~17.IN1
dataa[1] => dataa[1]~16.IN1
dataa[2] => dataa[2]~15.IN1
dataa[3] => dataa[3]~14.IN1
dataa[4] => dataa[4]~13.IN1
dataa[5] => dataa[5]~12.IN1
dataa[6] => dataa[6]~11.IN1
dataa[7] => dataa[7]~10.IN1
dataa[8] => dataa[8]~9.IN1
dataa[9] => dataa[9]~8.IN1
dataa[10] => dataa[10]~7.IN1
dataa[11] => dataa[11]~6.IN1
dataa[12] => dataa[12]~5.IN1
dataa[13] => dataa[13]~4.IN1
dataa[14] => dataa[14]~3.IN1
dataa[15] => dataa[15]~2.IN1
dataa[16] => dataa[16]~1.IN1
dataa[17] => dataa[17]~0.IN1
datab[0] => datab[0]~17.IN1
datab[1] => datab[1]~16.IN1
datab[2] => datab[2]~15.IN1
datab[3] => datab[3]~14.IN1
datab[4] => datab[4]~13.IN1
datab[5] => datab[5]~12.IN1
datab[6] => datab[6]~11.IN1
datab[7] => datab[7]~10.IN1
datab[8] => datab[8]~9.IN1
datab[9] => datab[9]~8.IN1
datab[10] => datab[10]~7.IN1
datab[11] => datab[11]~6.IN1
datab[12] => datab[12]~5.IN1
datab[13] => datab[13]~4.IN1
datab[14] => datab[14]~3.IN1
datab[15] => datab[15]~2.IN1
datab[16] => datab[16]~1.IN1
datab[17] => datab[17]~0.IN1
clock => clock~0.IN1
aclr => aclr~0.IN1
clken => clken~0.IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0|lpm_mult:lpm_mult_component
dataa[0] => mult_lar:auto_generated.dataa[0]
dataa[1] => mult_lar:auto_generated.dataa[1]
dataa[2] => mult_lar:auto_generated.dataa[2]
dataa[3] => mult_lar:auto_generated.dataa[3]
dataa[4] => mult_lar:auto_generated.dataa[4]
dataa[5] => mult_lar:auto_generated.dataa[5]
dataa[6] => mult_lar:auto_generated.dataa[6]
dataa[7] => mult_lar:auto_generated.dataa[7]
dataa[8] => mult_lar:auto_generated.dataa[8]
dataa[9] => mult_lar:auto_generated.dataa[9]
dataa[10] => mult_lar:auto_generated.dataa[10]
dataa[11] => mult_lar:auto_generated.dataa[11]
dataa[12] => mult_lar:auto_generated.dataa[12]
dataa[13] => mult_lar:auto_generated.dataa[13]
dataa[14] => mult_lar:auto_generated.dataa[14]
dataa[15] => mult_lar:auto_generated.dataa[15]
dataa[16] => mult_lar:auto_generated.dataa[16]
dataa[17] => mult_lar:auto_generated.dataa[17]
datab[0] => mult_lar:auto_generated.datab[0]
datab[1] => mult_lar:auto_generated.datab[1]
datab[2] => mult_lar:auto_generated.datab[2]
datab[3] => mult_lar:auto_generated.datab[3]
datab[4] => mult_lar:auto_generated.datab[4]
datab[5] => mult_lar:auto_generated.datab[5]
datab[6] => mult_lar:auto_generated.datab[6]
datab[7] => mult_lar:auto_generated.datab[7]
datab[8] => mult_lar:auto_generated.datab[8]
datab[9] => mult_lar:auto_generated.datab[9]
datab[10] => mult_lar:auto_generated.datab[10]
datab[11] => mult_lar:auto_generated.datab[11]
datab[12] => mult_lar:auto_generated.datab[12]
datab[13] => mult_lar:auto_generated.datab[13]
datab[14] => mult_lar:auto_generated.datab[14]
datab[15] => mult_lar:auto_generated.datab[15]
datab[16] => mult_lar:auto_generated.datab[16]
datab[17] => mult_lar:auto_generated.datab[17]
sum[0] => ~NO_FANOUT~
sum[1] => ~NO_FANOUT~
sum[2] => ~NO_FANOUT~
sum[3] => ~NO_FANOUT~
sum[4] => ~NO_FANOUT~
sum[5] => ~NO_FANOUT~
sum[6] => ~NO_FANOUT~
sum[7] => ~NO_FANOUT~
sum[8] => ~NO_FANOUT~
sum[9] => ~NO_FANOUT~
sum[10] => ~NO_FANOUT~
sum[11] => ~NO_FANOUT~
sum[12] => ~NO_FANOUT~
sum[13] => ~NO_FANOUT~
sum[14] => ~NO_FANOUT~
sum[15] => ~NO_FANOUT~
sum[16] => ~NO_FANOUT~
sum[17] => ~NO_FANOUT~
sum[18] => ~NO_FANOUT~
sum[19] => ~NO_FANOUT~
sum[20] => ~NO_FANOUT~
sum[21] => ~NO_FANOUT~
sum[22] => ~NO_FANOUT~
sum[23] => ~NO_FANOUT~
sum[24] => ~NO_FANOUT~
sum[25] => ~NO_FANOUT~
sum[26] => ~NO_FANOUT~
sum[27] => ~NO_FANOUT~
sum[28] => ~NO_FANOUT~
sum[29] => ~NO_FANOUT~
sum[30] => ~NO_FANOUT~
sum[31] => ~NO_FANOUT~
sum[32] => ~NO_FANOUT~
sum[33] => ~NO_FANOUT~
sum[34] => ~NO_FANOUT~
sum[35] => ~NO_FANOUT~
aclr => mult_lar:auto_generated.aclr
clock => mult_lar:auto_generated.clock
clken => mult_lar:auto_generated.clken
result[0] <= mult_lar:auto_generated.result[0]
result[1] <= mult_lar:auto_generated.result[1]
result[2] <= mult_lar:auto_generated.result[2]
result[3] <= mult_lar:auto_generated.result[3]
result[4] <= mult_lar:auto_generated.result[4]
result[5] <= mult_lar:auto_generated.result[5]
result[6] <= mult_lar:auto_generated.result[6]
result[7] <= mult_lar:auto_generated.result[7]
result[8] <= mult_lar:auto_generated.result[8]
result[9] <= mult_lar:auto_generated.result[9]
result[10] <= mult_lar:auto_generated.result[10]
result[11] <= mult_lar:auto_generated.result[11]
result[12] <= mult_lar:auto_generated.result[12]
result[13] <= mult_lar:auto_generated.result[13]
result[14] <= mult_lar:auto_generated.result[14]
result[15] <= mult_lar:auto_generated.result[15]
result[16] <= mult_lar:auto_generated.result[16]
result[17] <= mult_lar:auto_generated.result[17]
result[18] <= mult_lar:auto_generated.result[18]
result[19] <= mult_lar:auto_generated.result[19]
result[20] <= mult_lar:auto_generated.result[20]
result[21] <= mult_lar:auto_generated.result[21]
result[22] <= mult_lar:auto_generated.result[22]
result[23] <= mult_lar:auto_generated.result[23]
result[24] <= mult_lar:auto_generated.result[24]
result[25] <= mult_lar:auto_generated.result[25]
result[26] <= mult_lar:auto_generated.result[26]
result[27] <= mult_lar:auto_generated.result[27]
result[28] <= mult_lar:auto_generated.result[28]
result[29] <= mult_lar:auto_generated.result[29]
result[30] <= mult_lar:auto_generated.result[30]
result[31] <= mult_lar:auto_generated.result[31]
result[32] <= mult_lar:auto_generated.result[32]
result[33] <= mult_lar:auto_generated.result[33]
result[34] <= mult_lar:auto_generated.result[34]
result[35] <= mult_lar:auto_generated.result[35]


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|one_mult_blk:one_mult_blk_inst0|lpm_mult:lpm_mult_component|mult_lar:auto_generated
aclr => mac_mult2.ACLR
aclr => mac_mult2.ACLR1
aclr => mac_mult2.ACLR2
aclr => mac_mult2.ACLR3
aclr => mac_out1.ACLR
aclr => mac_out1.ACLR1
aclr => mac_out1.ACLR2
aclr => mac_out1.ACLR3
clken => mac_mult2.ENA
clken => mac_mult2.ENA1
clken => mac_mult2.ENA2
clken => mac_mult2.ENA3
clken => mac_out1.ENA
clken => mac_out1.ENA1
clken => mac_out1.ENA2
clken => mac_out1.ENA3
clken => dffe3a[35].ENA
clken => dffe3a[34].ENA
clken => dffe3a[33].ENA
clken => dffe3a[32].ENA
clken => dffe3a[31].ENA
clken => dffe3a[30].ENA
clken => dffe3a[29].ENA
clken => dffe3a[28].ENA
clken => dffe3a[27].ENA
clken => dffe3a[26].ENA
clken => dffe3a[25].ENA
clken => dffe3a[24].ENA
clken => dffe3a[23].ENA
clken => dffe3a[22].ENA
clken => dffe3a[21].ENA
clken => dffe3a[20].ENA
clken => dffe3a[19].ENA
clken => dffe3a[18].ENA
clken => dffe3a[17].ENA
clken => dffe3a[16].ENA
clken => dffe3a[15].ENA
clken => dffe3a[14].ENA
clken => dffe3a[13].ENA
clken => dffe3a[12].ENA
clken => dffe3a[11].ENA
clken => dffe3a[10].ENA
clken => dffe3a[9].ENA
clken => dffe3a[8].ENA
clken => dffe3a[7].ENA
clken => dffe3a[6].ENA
clken => dffe3a[5].ENA
clken => dffe3a[4].ENA
clken => dffe3a[3].ENA
clken => dffe3a[2].ENA
clken => dffe3a[1].ENA
clken => dffe3a[0].ENA
clken => dffe4a[35].ENA
clken => dffe4a[34].ENA
clken => dffe4a[33].ENA
clken => dffe4a[32].ENA
clken => dffe4a[31].ENA
clken => dffe4a[30].ENA
clken => dffe4a[29].ENA
clken => dffe4a[28].ENA
clken => dffe4a[27].ENA
clken => dffe4a[26].ENA
clken => dffe4a[25].ENA
clken => dffe4a[24].ENA
clken => dffe4a[23].ENA
clken => dffe4a[22].ENA
clken => dffe4a[21].ENA
clken => dffe4a[20].ENA
clken => dffe4a[19].ENA
clken => dffe4a[18].ENA
clken => dffe4a[17].ENA
clken => dffe4a[16].ENA
clken => dffe4a[15].ENA
clken => dffe4a[14].ENA
clken => dffe4a[13].ENA
clken => dffe4a[12].ENA
clken => dffe4a[11].ENA
clken => dffe4a[10].ENA
clken => dffe4a[9].ENA
clken => dffe4a[8].ENA
clken => dffe4a[7].ENA
clken => dffe4a[6].ENA
clken => dffe4a[5].ENA
clken => dffe4a[4].ENA
clken => dffe4a[3].ENA
clken => dffe4a[2].ENA
clken => dffe4a[1].ENA
clken => dffe4a[0].ENA
clock => mac_mult2.CLK
clock => mac_mult2.CLK1
clock => mac_mult2.CLK2
clock => mac_mult2.CLK3
clock => mac_out1.CLK
clock => mac_out1.CLK1
clock => mac_out1.CLK2
clock => mac_out1.CLK3
clock => dffe3a[35].CLK
clock => dffe3a[34].CLK
clock => dffe3a[33].CLK
clock => dffe3a[32].CLK
clock => dffe3a[31].CLK
clock => dffe3a[30].CLK
clock => dffe3a[29].CLK
clock => dffe3a[28].CLK
clock => dffe3a[27].CLK
clock => dffe3a[26].CLK
clock => dffe3a[25].CLK
clock => dffe3a[24].CLK
clock => dffe3a[23].CLK
clock => dffe3a[22].CLK
clock => dffe3a[21].CLK
clock => dffe3a[20].CLK
clock => dffe3a[19].CLK
clock => dffe3a[18].CLK
clock => dffe3a[17].CLK
clock => dffe3a[16].CLK
clock => dffe3a[15].CLK
clock => dffe3a[14].CLK
clock => dffe3a[13].CLK
clock => dffe3a[12].CLK
clock => dffe3a[11].CLK
clock => dffe3a[10].CLK
clock => dffe3a[9].CLK
clock => dffe3a[8].CLK
clock => dffe3a[7].CLK
clock => dffe3a[6].CLK
clock => dffe3a[5].CLK
clock => dffe3a[4].CLK
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
clock => dffe4a[35].CLK
clock => dffe4a[34].CLK
clock => dffe4a[33].CLK
clock => dffe4a[32].CLK
clock => dffe4a[31].CLK
clock => dffe4a[30].CLK
clock => dffe4a[29].CLK
clock => dffe4a[28].CLK
clock => dffe4a[27].CLK
clock => dffe4a[26].CLK
clock => dffe4a[25].CLK
clock => dffe4a[24].CLK
clock => dffe4a[23].CLK
clock => dffe4a[22].CLK
clock => dffe4a[21].CLK
clock => dffe4a[20].CLK
clock => dffe4a[19].CLK
clock => dffe4a[18].CLK
clock => dffe4a[17].CLK
clock => dffe4a[16].CLK
clock => dffe4a[15].CLK
clock => dffe4a[14].CLK
clock => dffe4a[13].CLK
clock => dffe4a[12].CLK
clock => dffe4a[11].CLK
clock => dffe4a[10].CLK
clock => dffe4a[9].CLK
clock => dffe4a[8].CLK
clock => dffe4a[7].CLK
clock => dffe4a[6].CLK
clock => dffe4a[5].CLK
clock => dffe4a[4].CLK
clock => dffe4a[3].CLK
clock => dffe4a[2].CLK
clock => dffe4a[1].CLK
clock => dffe4a[0].CLK
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
dataa[16] => mac_mult2.DATAA16
dataa[17] => mac_mult2.DATAA17
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
datab[16] => mac_mult2.DATAB16
datab[17] => mac_mult2.DATAB17
result[0] <= dffe4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe4a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe4a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe4a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe4a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe4a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe4a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe4a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe4a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe4a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe4a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe4a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe4a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe4a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe4a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe4a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe4a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe4a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe4a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe4a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe4a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe4a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe4a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe4a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe4a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe4a[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe4a[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= dffe4a[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= dffe4a[34].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= dffe4a[35].DB_MAX_OUTPUT_PORT_TYPE


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0
aclr => aclr~0.IN1
clken => clken~0.IN1
clk => clk~0.IN1
constant_one[0] => constant_one[0]~17.IN1
constant_one[1] => constant_one[1]~16.IN1
constant_one[2] => constant_one[2]~15.IN1
constant_one[3] => constant_one[3]~14.IN1
constant_one[4] => constant_one[4]~13.IN1
constant_one[5] => constant_one[5]~12.IN1
constant_one[6] => constant_one[6]~11.IN1
constant_one[7] => constant_one[7]~10.IN1
constant_one[8] => constant_one[8]~9.IN1
constant_one[9] => constant_one[9]~8.IN1
constant_one[10] => constant_one[10]~7.IN1
constant_one[11] => constant_one[11]~6.IN1
constant_one[12] => constant_one[12]~5.IN1
constant_one[13] => constant_one[13]~4.IN1
constant_one[14] => constant_one[14]~3.IN1
constant_one[15] => constant_one[15]~2.IN1
constant_one[16] => constant_one[16]~1.IN1
constant_one[17] => constant_one[17]~0.IN1
constant_two[0] => constant_two[0]~17.IN1
constant_two[1] => constant_two[1]~16.IN1
constant_two[2] => constant_two[2]~15.IN1
constant_two[3] => constant_two[3]~14.IN1
constant_two[4] => constant_two[4]~13.IN1
constant_two[5] => constant_two[5]~12.IN1
constant_two[6] => constant_two[6]~11.IN1
constant_two[7] => constant_two[7]~10.IN1
constant_two[8] => constant_two[8]~9.IN1
constant_two[9] => constant_two[9]~8.IN1
constant_two[10] => constant_two[10]~7.IN1
constant_two[11] => constant_two[11]~6.IN1
constant_two[12] => constant_two[12]~5.IN1
constant_two[13] => constant_two[13]~4.IN1
constant_two[14] => constant_two[14]~3.IN1
constant_two[15] => constant_two[15]~2.IN1
constant_two[16] => constant_two[16]~1.IN1
constant_two[17] => constant_two[17]~0.IN1
X[0] => X[0]~17.IN1
X[1] => X[1]~16.IN1
X[2] => X[2]~15.IN1
X[3] => X[3]~14.IN1
X[4] => X[4]~13.IN1
X[5] => X[5]~12.IN1
X[6] => X[6]~11.IN1
X[7] => X[7]~10.IN1
X[8] => X[8]~9.IN1
X[9] => X[9]~8.IN1
X[10] => X[10]~7.IN1
X[11] => X[11]~6.IN1
X[12] => X[12]~5.IN1
X[13] => X[13]~4.IN1
X[14] => X[14]~3.IN1
X[15] => X[15]~2.IN1
X[16] => X[16]~1.IN1
X[17] => X[17]~0.IN1
Y[0] => Y[0]~17.IN1
Y[1] => Y[1]~16.IN1
Y[2] => Y[2]~15.IN1
Y[3] => Y[3]~14.IN1
Y[4] => Y[4]~13.IN1
Y[5] => Y[5]~12.IN1
Y[6] => Y[6]~11.IN1
Y[7] => Y[7]~10.IN1
Y[8] => Y[8]~9.IN1
Y[9] => Y[9]~8.IN1
Y[10] => Y[10]~7.IN1
Y[11] => Y[11]~6.IN1
Y[12] => Y[12]~5.IN1
Y[13] => Y[13]~4.IN1
Y[14] => Y[14]~3.IN1
Y[15] => Y[15]~2.IN1
Y[16] => Y[16]~1.IN1
Y[17] => Y[17]~0.IN1
result[0] <= two_mult_add:two_mult_add_inst.result
result[1] <= two_mult_add:two_mult_add_inst.result
result[2] <= two_mult_add:two_mult_add_inst.result
result[3] <= two_mult_add:two_mult_add_inst.result
result[4] <= two_mult_add:two_mult_add_inst.result
result[5] <= two_mult_add:two_mult_add_inst.result
result[6] <= two_mult_add:two_mult_add_inst.result
result[7] <= two_mult_add:two_mult_add_inst.result
result[8] <= two_mult_add:two_mult_add_inst.result
result[9] <= two_mult_add:two_mult_add_inst.result
result[10] <= two_mult_add:two_mult_add_inst.result
result[11] <= two_mult_add:two_mult_add_inst.result
result[12] <= two_mult_add:two_mult_add_inst.result
result[13] <= two_mult_add:two_mult_add_inst.result
result[14] <= two_mult_add:two_mult_add_inst.result
result[15] <= two_mult_add:two_mult_add_inst.result
result[16] <= two_mult_add:two_mult_add_inst.result
result[17] <= two_mult_add:two_mult_add_inst.result
result[18] <= two_mult_add:two_mult_add_inst.result
result[19] <= two_mult_add:two_mult_add_inst.result
result[20] <= two_mult_add:two_mult_add_inst.result
result[21] <= two_mult_add:two_mult_add_inst.result
result[22] <= two_mult_add:two_mult_add_inst.result
result[23] <= two_mult_add:two_mult_add_inst.result
result[24] <= two_mult_add:two_mult_add_inst.result
result[25] <= two_mult_add:two_mult_add_inst.result
result[26] <= two_mult_add:two_mult_add_inst.result
result[27] <= two_mult_add:two_mult_add_inst.result
result[28] <= two_mult_add:two_mult_add_inst.result
result[29] <= two_mult_add:two_mult_add_inst.result
result[30] <= two_mult_add:two_mult_add_inst.result
result[31] <= two_mult_add:two_mult_add_inst.result
result[32] <= two_mult_add:two_mult_add_inst.result
result[33] <= two_mult_add:two_mult_add_inst.result
result[34] <= two_mult_add:two_mult_add_inst.result
result[35] <= two_mult_add:two_mult_add_inst.result
result[36] <= two_mult_add:two_mult_add_inst.result


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst
clock0 => clock0~0.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_0[8] => sub_wire2[8].IN1
dataa_0[9] => sub_wire2[9].IN1
dataa_0[10] => sub_wire2[10].IN1
dataa_0[11] => sub_wire2[11].IN1
dataa_0[12] => sub_wire2[12].IN1
dataa_0[13] => sub_wire2[13].IN1
dataa_0[14] => sub_wire2[14].IN1
dataa_0[15] => sub_wire2[15].IN1
dataa_0[16] => sub_wire2[16].IN1
dataa_0[17] => sub_wire2[17].IN1
aclr3 => aclr3~0.IN1
dataa_1[0] => sub_wire2[18].IN1
dataa_1[1] => sub_wire2[19].IN1
dataa_1[2] => sub_wire2[20].IN1
dataa_1[3] => sub_wire2[21].IN1
dataa_1[4] => sub_wire2[22].IN1
dataa_1[5] => sub_wire2[23].IN1
dataa_1[6] => sub_wire2[24].IN1
dataa_1[7] => sub_wire2[25].IN1
dataa_1[8] => sub_wire2[26].IN1
dataa_1[9] => sub_wire2[27].IN1
dataa_1[10] => sub_wire2[28].IN1
dataa_1[11] => sub_wire2[29].IN1
dataa_1[12] => sub_wire2[30].IN1
dataa_1[13] => sub_wire2[31].IN1
dataa_1[14] => sub_wire2[32].IN1
dataa_1[15] => sub_wire2[33].IN1
dataa_1[16] => sub_wire2[34].IN1
dataa_1[17] => sub_wire2[35].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_0[8] => sub_wire5[8].IN1
datab_0[9] => sub_wire5[9].IN1
datab_0[10] => sub_wire5[10].IN1
datab_0[11] => sub_wire5[11].IN1
datab_0[12] => sub_wire5[12].IN1
datab_0[13] => sub_wire5[13].IN1
datab_0[14] => sub_wire5[14].IN1
datab_0[15] => sub_wire5[15].IN1
datab_0[16] => sub_wire5[16].IN1
datab_0[17] => sub_wire5[17].IN1
datab_1[0] => sub_wire5[18].IN1
datab_1[1] => sub_wire5[19].IN1
datab_1[2] => sub_wire5[20].IN1
datab_1[3] => sub_wire5[21].IN1
datab_1[4] => sub_wire5[22].IN1
datab_1[5] => sub_wire5[23].IN1
datab_1[6] => sub_wire5[24].IN1
datab_1[7] => sub_wire5[25].IN1
datab_1[8] => sub_wire5[26].IN1
datab_1[9] => sub_wire5[27].IN1
datab_1[10] => sub_wire5[28].IN1
datab_1[11] => sub_wire5[29].IN1
datab_1[12] => sub_wire5[30].IN1
datab_1[13] => sub_wire5[31].IN1
datab_1[14] => sub_wire5[32].IN1
datab_1[15] => sub_wire5[33].IN1
datab_1[16] => sub_wire5[34].IN1
datab_1[17] => sub_wire5[35].IN1
ena0 => ena0~0.IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result
result[24] <= altmult_add:ALTMULT_ADD_component.result
result[25] <= altmult_add:ALTMULT_ADD_component.result
result[26] <= altmult_add:ALTMULT_ADD_component.result
result[27] <= altmult_add:ALTMULT_ADD_component.result
result[28] <= altmult_add:ALTMULT_ADD_component.result
result[29] <= altmult_add:ALTMULT_ADD_component.result
result[30] <= altmult_add:ALTMULT_ADD_component.result
result[31] <= altmult_add:ALTMULT_ADD_component.result
result[32] <= altmult_add:ALTMULT_ADD_component.result
result[33] <= altmult_add:ALTMULT_ADD_component.result
result[34] <= altmult_add:ALTMULT_ADD_component.result
result[35] <= altmult_add:ALTMULT_ADD_component.result
result[36] <= altmult_add:ALTMULT_ADD_component.result


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_8ja3:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow~0.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_8ja3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_8ja3:auto_generated.dataa[0]
dataa[1] => mult_add_8ja3:auto_generated.dataa[1]
dataa[2] => mult_add_8ja3:auto_generated.dataa[2]
dataa[3] => mult_add_8ja3:auto_generated.dataa[3]
dataa[4] => mult_add_8ja3:auto_generated.dataa[4]
dataa[5] => mult_add_8ja3:auto_generated.dataa[5]
dataa[6] => mult_add_8ja3:auto_generated.dataa[6]
dataa[7] => mult_add_8ja3:auto_generated.dataa[7]
dataa[8] => mult_add_8ja3:auto_generated.dataa[8]
dataa[9] => mult_add_8ja3:auto_generated.dataa[9]
dataa[10] => mult_add_8ja3:auto_generated.dataa[10]
dataa[11] => mult_add_8ja3:auto_generated.dataa[11]
dataa[12] => mult_add_8ja3:auto_generated.dataa[12]
dataa[13] => mult_add_8ja3:auto_generated.dataa[13]
dataa[14] => mult_add_8ja3:auto_generated.dataa[14]
dataa[15] => mult_add_8ja3:auto_generated.dataa[15]
dataa[16] => mult_add_8ja3:auto_generated.dataa[16]
dataa[17] => mult_add_8ja3:auto_generated.dataa[17]
dataa[18] => mult_add_8ja3:auto_generated.dataa[18]
dataa[19] => mult_add_8ja3:auto_generated.dataa[19]
dataa[20] => mult_add_8ja3:auto_generated.dataa[20]
dataa[21] => mult_add_8ja3:auto_generated.dataa[21]
dataa[22] => mult_add_8ja3:auto_generated.dataa[22]
dataa[23] => mult_add_8ja3:auto_generated.dataa[23]
dataa[24] => mult_add_8ja3:auto_generated.dataa[24]
dataa[25] => mult_add_8ja3:auto_generated.dataa[25]
dataa[26] => mult_add_8ja3:auto_generated.dataa[26]
dataa[27] => mult_add_8ja3:auto_generated.dataa[27]
dataa[28] => mult_add_8ja3:auto_generated.dataa[28]
dataa[29] => mult_add_8ja3:auto_generated.dataa[29]
dataa[30] => mult_add_8ja3:auto_generated.dataa[30]
dataa[31] => mult_add_8ja3:auto_generated.dataa[31]
dataa[32] => mult_add_8ja3:auto_generated.dataa[32]
dataa[33] => mult_add_8ja3:auto_generated.dataa[33]
dataa[34] => mult_add_8ja3:auto_generated.dataa[34]
dataa[35] => mult_add_8ja3:auto_generated.dataa[35]
datab[0] => mult_add_8ja3:auto_generated.datab[0]
datab[1] => mult_add_8ja3:auto_generated.datab[1]
datab[2] => mult_add_8ja3:auto_generated.datab[2]
datab[3] => mult_add_8ja3:auto_generated.datab[3]
datab[4] => mult_add_8ja3:auto_generated.datab[4]
datab[5] => mult_add_8ja3:auto_generated.datab[5]
datab[6] => mult_add_8ja3:auto_generated.datab[6]
datab[7] => mult_add_8ja3:auto_generated.datab[7]
datab[8] => mult_add_8ja3:auto_generated.datab[8]
datab[9] => mult_add_8ja3:auto_generated.datab[9]
datab[10] => mult_add_8ja3:auto_generated.datab[10]
datab[11] => mult_add_8ja3:auto_generated.datab[11]
datab[12] => mult_add_8ja3:auto_generated.datab[12]
datab[13] => mult_add_8ja3:auto_generated.datab[13]
datab[14] => mult_add_8ja3:auto_generated.datab[14]
datab[15] => mult_add_8ja3:auto_generated.datab[15]
datab[16] => mult_add_8ja3:auto_generated.datab[16]
datab[17] => mult_add_8ja3:auto_generated.datab[17]
datab[18] => mult_add_8ja3:auto_generated.datab[18]
datab[19] => mult_add_8ja3:auto_generated.datab[19]
datab[20] => mult_add_8ja3:auto_generated.datab[20]
datab[21] => mult_add_8ja3:auto_generated.datab[21]
datab[22] => mult_add_8ja3:auto_generated.datab[22]
datab[23] => mult_add_8ja3:auto_generated.datab[23]
datab[24] => mult_add_8ja3:auto_generated.datab[24]
datab[25] => mult_add_8ja3:auto_generated.datab[25]
datab[26] => mult_add_8ja3:auto_generated.datab[26]
datab[27] => mult_add_8ja3:auto_generated.datab[27]
datab[28] => mult_add_8ja3:auto_generated.datab[28]
datab[29] => mult_add_8ja3:auto_generated.datab[29]
datab[30] => mult_add_8ja3:auto_generated.datab[30]
datab[31] => mult_add_8ja3:auto_generated.datab[31]
datab[32] => mult_add_8ja3:auto_generated.datab[32]
datab[33] => mult_add_8ja3:auto_generated.datab[33]
datab[34] => mult_add_8ja3:auto_generated.datab[34]
datab[35] => mult_add_8ja3:auto_generated.datab[35]
ena0 => mult_add_8ja3:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_8ja3:auto_generated.result[0]
result[1] <= mult_add_8ja3:auto_generated.result[1]
result[2] <= mult_add_8ja3:auto_generated.result[2]
result[3] <= mult_add_8ja3:auto_generated.result[3]
result[4] <= mult_add_8ja3:auto_generated.result[4]
result[5] <= mult_add_8ja3:auto_generated.result[5]
result[6] <= mult_add_8ja3:auto_generated.result[6]
result[7] <= mult_add_8ja3:auto_generated.result[7]
result[8] <= mult_add_8ja3:auto_generated.result[8]
result[9] <= mult_add_8ja3:auto_generated.result[9]
result[10] <= mult_add_8ja3:auto_generated.result[10]
result[11] <= mult_add_8ja3:auto_generated.result[11]
result[12] <= mult_add_8ja3:auto_generated.result[12]
result[13] <= mult_add_8ja3:auto_generated.result[13]
result[14] <= mult_add_8ja3:auto_generated.result[14]
result[15] <= mult_add_8ja3:auto_generated.result[15]
result[16] <= mult_add_8ja3:auto_generated.result[16]
result[17] <= mult_add_8ja3:auto_generated.result[17]
result[18] <= mult_add_8ja3:auto_generated.result[18]
result[19] <= mult_add_8ja3:auto_generated.result[19]
result[20] <= mult_add_8ja3:auto_generated.result[20]
result[21] <= mult_add_8ja3:auto_generated.result[21]
result[22] <= mult_add_8ja3:auto_generated.result[22]
result[23] <= mult_add_8ja3:auto_generated.result[23]
result[24] <= mult_add_8ja3:auto_generated.result[24]
result[25] <= mult_add_8ja3:auto_generated.result[25]
result[26] <= mult_add_8ja3:auto_generated.result[26]
result[27] <= mult_add_8ja3:auto_generated.result[27]
result[28] <= mult_add_8ja3:auto_generated.result[28]
result[29] <= mult_add_8ja3:auto_generated.result[29]
result[30] <= mult_add_8ja3:auto_generated.result[30]
result[31] <= mult_add_8ja3:auto_generated.result[31]
result[32] <= mult_add_8ja3:auto_generated.result[32]
result[33] <= mult_add_8ja3:auto_generated.result[33]
result[34] <= mult_add_8ja3:auto_generated.result[34]
result[35] <= mult_add_8ja3:auto_generated.result[35]
result[36] <= mult_add_8ja3:auto_generated.result[36]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scanina[16] => ~NO_FANOUT~
scanina[17] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scaninb[17] => ~NO_FANOUT~
scanouta[0] <= scanouta[0]~17.DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1]~16.DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2]~15.DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3]~14.DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4]~13.DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5]~12.DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6]~11.DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7]~10.DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8]~9.DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9]~8.DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10]~7.DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11]~6.DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12]~5.DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13]~4.DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14]~3.DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15]~2.DB_MAX_OUTPUT_PORT_TYPE
scanouta[16] <= scanouta[16]~1.DB_MAX_OUTPUT_PORT_TYPE
scanouta[17] <= scanouta[17]~0.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0]~17.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1]~16.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2]~15.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3]~14.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4]~13.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5]~12.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6]~11.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7]~10.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8]~9.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9]~8.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10]~7.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11]~6.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12]~5.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13]~4.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14]~3.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15]~2.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16]~1.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[17] <= scanoutb[17]~0.DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst0|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_8ja3:auto_generated
aclr3 => mac_mult1.ACLR3
aclr3 => mac_mult2.ACLR3
aclr3 => mac_out3.ACLR3
clock0 => mac_mult1.CLK
clock0 => mac_mult2.CLK
clock0 => mac_out3.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult2.DATAA
dataa[19] => mac_mult2.DATAA1
dataa[20] => mac_mult2.DATAA2
dataa[21] => mac_mult2.DATAA3
dataa[22] => mac_mult2.DATAA4
dataa[23] => mac_mult2.DATAA5
dataa[24] => mac_mult2.DATAA6
dataa[25] => mac_mult2.DATAA7
dataa[26] => mac_mult2.DATAA8
dataa[27] => mac_mult2.DATAA9
dataa[28] => mac_mult2.DATAA10
dataa[29] => mac_mult2.DATAA11
dataa[30] => mac_mult2.DATAA12
dataa[31] => mac_mult2.DATAA13
dataa[32] => mac_mult2.DATAA14
dataa[33] => mac_mult2.DATAA15
dataa[34] => mac_mult2.DATAA16
dataa[35] => mac_mult2.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult2.DATAB
datab[19] => mac_mult2.DATAB1
datab[20] => mac_mult2.DATAB2
datab[21] => mac_mult2.DATAB3
datab[22] => mac_mult2.DATAB4
datab[23] => mac_mult2.DATAB5
datab[24] => mac_mult2.DATAB6
datab[25] => mac_mult2.DATAB7
datab[26] => mac_mult2.DATAB8
datab[27] => mac_mult2.DATAB9
datab[28] => mac_mult2.DATAB10
datab[29] => mac_mult2.DATAB11
datab[30] => mac_mult2.DATAB12
datab[31] => mac_mult2.DATAB13
datab[32] => mac_mult2.DATAB14
datab[33] => mac_mult2.DATAB15
datab[34] => mac_mult2.DATAB16
datab[35] => mac_mult2.DATAB17
ena0 => mac_mult1.ENA
ena0 => mac_mult2.ENA
ena0 => mac_out3.ENA
result[0] <= mac_out3.DATAOUT
result[1] <= mac_out3.DATAOUT1
result[2] <= mac_out3.DATAOUT2
result[3] <= mac_out3.DATAOUT3
result[4] <= mac_out3.DATAOUT4
result[5] <= mac_out3.DATAOUT5
result[6] <= mac_out3.DATAOUT6
result[7] <= mac_out3.DATAOUT7
result[8] <= mac_out3.DATAOUT8
result[9] <= mac_out3.DATAOUT9
result[10] <= mac_out3.DATAOUT10
result[11] <= mac_out3.DATAOUT11
result[12] <= mac_out3.DATAOUT12
result[13] <= mac_out3.DATAOUT13
result[14] <= mac_out3.DATAOUT14
result[15] <= mac_out3.DATAOUT15
result[16] <= mac_out3.DATAOUT16
result[17] <= mac_out3.DATAOUT17
result[18] <= mac_out3.DATAOUT18
result[19] <= mac_out3.DATAOUT19
result[20] <= mac_out3.DATAOUT20
result[21] <= mac_out3.DATAOUT21
result[22] <= mac_out3.DATAOUT22
result[23] <= mac_out3.DATAOUT23
result[24] <= mac_out3.DATAOUT24
result[25] <= mac_out3.DATAOUT25
result[26] <= mac_out3.DATAOUT26
result[27] <= mac_out3.DATAOUT27
result[28] <= mac_out3.DATAOUT28
result[29] <= mac_out3.DATAOUT29
result[30] <= mac_out3.DATAOUT30
result[31] <= mac_out3.DATAOUT31
result[32] <= mac_out3.DATAOUT32
result[33] <= mac_out3.DATAOUT33
result[34] <= mac_out3.DATAOUT34
result[35] <= mac_out3.DATAOUT35
result[36] <= mac_out3.DATAOUT36


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst1
aclr => aclr~0.IN1
clken => clken~0.IN1
clk => clk~0.IN1
constant_one[0] => constant_one[0]~17.IN1
constant_one[1] => constant_one[1]~16.IN1
constant_one[2] => constant_one[2]~15.IN1
constant_one[3] => constant_one[3]~14.IN1
constant_one[4] => constant_one[4]~13.IN1
constant_one[5] => constant_one[5]~12.IN1
constant_one[6] => constant_one[6]~11.IN1
constant_one[7] => constant_one[7]~10.IN1
constant_one[8] => constant_one[8]~9.IN1
constant_one[9] => constant_one[9]~8.IN1
constant_one[10] => constant_one[10]~7.IN1
constant_one[11] => constant_one[11]~6.IN1
constant_one[12] => constant_one[12]~5.IN1
constant_one[13] => constant_one[13]~4.IN1
constant_one[14] => constant_one[14]~3.IN1
constant_one[15] => constant_one[15]~2.IN1
constant_one[16] => constant_one[16]~1.IN1
constant_one[17] => constant_one[17]~0.IN1
constant_two[0] => constant_two[0]~17.IN1
constant_two[1] => constant_two[1]~16.IN1
constant_two[2] => constant_two[2]~15.IN1
constant_two[3] => constant_two[3]~14.IN1
constant_two[4] => constant_two[4]~13.IN1
constant_two[5] => constant_two[5]~12.IN1
constant_two[6] => constant_two[6]~11.IN1
constant_two[7] => constant_two[7]~10.IN1
constant_two[8] => constant_two[8]~9.IN1
constant_two[9] => constant_two[9]~8.IN1
constant_two[10] => constant_two[10]~7.IN1
constant_two[11] => constant_two[11]~6.IN1
constant_two[12] => constant_two[12]~5.IN1
constant_two[13] => constant_two[13]~4.IN1
constant_two[14] => constant_two[14]~3.IN1
constant_two[15] => constant_two[15]~2.IN1
constant_two[16] => constant_two[16]~1.IN1
constant_two[17] => constant_two[17]~0.IN1
X[0] => X[0]~17.IN1
X[1] => X[1]~16.IN1
X[2] => X[2]~15.IN1
X[3] => X[3]~14.IN1
X[4] => X[4]~13.IN1
X[5] => X[5]~12.IN1
X[6] => X[6]~11.IN1
X[7] => X[7]~10.IN1
X[8] => X[8]~9.IN1
X[9] => X[9]~8.IN1
X[10] => X[10]~7.IN1
X[11] => X[11]~6.IN1
X[12] => X[12]~5.IN1
X[13] => X[13]~4.IN1
X[14] => X[14]~3.IN1
X[15] => X[15]~2.IN1
X[16] => X[16]~1.IN1
X[17] => X[17]~0.IN1
Y[0] => Y[0]~17.IN1
Y[1] => Y[1]~16.IN1
Y[2] => Y[2]~15.IN1
Y[3] => Y[3]~14.IN1
Y[4] => Y[4]~13.IN1
Y[5] => Y[5]~12.IN1
Y[6] => Y[6]~11.IN1
Y[7] => Y[7]~10.IN1
Y[8] => Y[8]~9.IN1
Y[9] => Y[9]~8.IN1
Y[10] => Y[10]~7.IN1
Y[11] => Y[11]~6.IN1
Y[12] => Y[12]~5.IN1
Y[13] => Y[13]~4.IN1
Y[14] => Y[14]~3.IN1
Y[15] => Y[15]~2.IN1
Y[16] => Y[16]~1.IN1
Y[17] => Y[17]~0.IN1
result[0] <= two_mult_add:two_mult_add_inst.result
result[1] <= two_mult_add:two_mult_add_inst.result
result[2] <= two_mult_add:two_mult_add_inst.result
result[3] <= two_mult_add:two_mult_add_inst.result
result[4] <= two_mult_add:two_mult_add_inst.result
result[5] <= two_mult_add:two_mult_add_inst.result
result[6] <= two_mult_add:two_mult_add_inst.result
result[7] <= two_mult_add:two_mult_add_inst.result
result[8] <= two_mult_add:two_mult_add_inst.result
result[9] <= two_mult_add:two_mult_add_inst.result
result[10] <= two_mult_add:two_mult_add_inst.result
result[11] <= two_mult_add:two_mult_add_inst.result
result[12] <= two_mult_add:two_mult_add_inst.result
result[13] <= two_mult_add:two_mult_add_inst.result
result[14] <= two_mult_add:two_mult_add_inst.result
result[15] <= two_mult_add:two_mult_add_inst.result
result[16] <= two_mult_add:two_mult_add_inst.result
result[17] <= two_mult_add:two_mult_add_inst.result
result[18] <= two_mult_add:two_mult_add_inst.result
result[19] <= two_mult_add:two_mult_add_inst.result
result[20] <= two_mult_add:two_mult_add_inst.result
result[21] <= two_mult_add:two_mult_add_inst.result
result[22] <= two_mult_add:two_mult_add_inst.result
result[23] <= two_mult_add:two_mult_add_inst.result
result[24] <= two_mult_add:two_mult_add_inst.result
result[25] <= two_mult_add:two_mult_add_inst.result
result[26] <= two_mult_add:two_mult_add_inst.result
result[27] <= two_mult_add:two_mult_add_inst.result
result[28] <= two_mult_add:two_mult_add_inst.result
result[29] <= two_mult_add:two_mult_add_inst.result
result[30] <= two_mult_add:two_mult_add_inst.result
result[31] <= two_mult_add:two_mult_add_inst.result
result[32] <= two_mult_add:two_mult_add_inst.result
result[33] <= two_mult_add:two_mult_add_inst.result
result[34] <= two_mult_add:two_mult_add_inst.result
result[35] <= two_mult_add:two_mult_add_inst.result
result[36] <= two_mult_add:two_mult_add_inst.result


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst1|two_mult_add:two_mult_add_inst
clock0 => clock0~0.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_0[8] => sub_wire2[8].IN1
dataa_0[9] => sub_wire2[9].IN1
dataa_0[10] => sub_wire2[10].IN1
dataa_0[11] => sub_wire2[11].IN1
dataa_0[12] => sub_wire2[12].IN1
dataa_0[13] => sub_wire2[13].IN1
dataa_0[14] => sub_wire2[14].IN1
dataa_0[15] => sub_wire2[15].IN1
dataa_0[16] => sub_wire2[16].IN1
dataa_0[17] => sub_wire2[17].IN1
aclr3 => aclr3~0.IN1
dataa_1[0] => sub_wire2[18].IN1
dataa_1[1] => sub_wire2[19].IN1
dataa_1[2] => sub_wire2[20].IN1
dataa_1[3] => sub_wire2[21].IN1
dataa_1[4] => sub_wire2[22].IN1
dataa_1[5] => sub_wire2[23].IN1
dataa_1[6] => sub_wire2[24].IN1
dataa_1[7] => sub_wire2[25].IN1
dataa_1[8] => sub_wire2[26].IN1
dataa_1[9] => sub_wire2[27].IN1
dataa_1[10] => sub_wire2[28].IN1
dataa_1[11] => sub_wire2[29].IN1
dataa_1[12] => sub_wire2[30].IN1
dataa_1[13] => sub_wire2[31].IN1
dataa_1[14] => sub_wire2[32].IN1
dataa_1[15] => sub_wire2[33].IN1
dataa_1[16] => sub_wire2[34].IN1
dataa_1[17] => sub_wire2[35].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_0[8] => sub_wire5[8].IN1
datab_0[9] => sub_wire5[9].IN1
datab_0[10] => sub_wire5[10].IN1
datab_0[11] => sub_wire5[11].IN1
datab_0[12] => sub_wire5[12].IN1
datab_0[13] => sub_wire5[13].IN1
datab_0[14] => sub_wire5[14].IN1
datab_0[15] => sub_wire5[15].IN1
datab_0[16] => sub_wire5[16].IN1
datab_0[17] => sub_wire5[17].IN1
datab_1[0] => sub_wire5[18].IN1
datab_1[1] => sub_wire5[19].IN1
datab_1[2] => sub_wire5[20].IN1
datab_1[3] => sub_wire5[21].IN1
datab_1[4] => sub_wire5[22].IN1
datab_1[5] => sub_wire5[23].IN1
datab_1[6] => sub_wire5[24].IN1
datab_1[7] => sub_wire5[25].IN1
datab_1[8] => sub_wire5[26].IN1
datab_1[9] => sub_wire5[27].IN1
datab_1[10] => sub_wire5[28].IN1
datab_1[11] => sub_wire5[29].IN1
datab_1[12] => sub_wire5[30].IN1
datab_1[13] => sub_wire5[31].IN1
datab_1[14] => sub_wire5[32].IN1
datab_1[15] => sub_wire5[33].IN1
datab_1[16] => sub_wire5[34].IN1
datab_1[17] => sub_wire5[35].IN1
ena0 => ena0~0.IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result
result[24] <= altmult_add:ALTMULT_ADD_component.result
result[25] <= altmult_add:ALTMULT_ADD_component.result
result[26] <= altmult_add:ALTMULT_ADD_component.result
result[27] <= altmult_add:ALTMULT_ADD_component.result
result[28] <= altmult_add:ALTMULT_ADD_component.result
result[29] <= altmult_add:ALTMULT_ADD_component.result
result[30] <= altmult_add:ALTMULT_ADD_component.result
result[31] <= altmult_add:ALTMULT_ADD_component.result
result[32] <= altmult_add:ALTMULT_ADD_component.result
result[33] <= altmult_add:ALTMULT_ADD_component.result
result[34] <= altmult_add:ALTMULT_ADD_component.result
result[35] <= altmult_add:ALTMULT_ADD_component.result
result[36] <= altmult_add:ALTMULT_ADD_component.result


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst1|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_8ja3:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow~0.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_8ja3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_8ja3:auto_generated.dataa[0]
dataa[1] => mult_add_8ja3:auto_generated.dataa[1]
dataa[2] => mult_add_8ja3:auto_generated.dataa[2]
dataa[3] => mult_add_8ja3:auto_generated.dataa[3]
dataa[4] => mult_add_8ja3:auto_generated.dataa[4]
dataa[5] => mult_add_8ja3:auto_generated.dataa[5]
dataa[6] => mult_add_8ja3:auto_generated.dataa[6]
dataa[7] => mult_add_8ja3:auto_generated.dataa[7]
dataa[8] => mult_add_8ja3:auto_generated.dataa[8]
dataa[9] => mult_add_8ja3:auto_generated.dataa[9]
dataa[10] => mult_add_8ja3:auto_generated.dataa[10]
dataa[11] => mult_add_8ja3:auto_generated.dataa[11]
dataa[12] => mult_add_8ja3:auto_generated.dataa[12]
dataa[13] => mult_add_8ja3:auto_generated.dataa[13]
dataa[14] => mult_add_8ja3:auto_generated.dataa[14]
dataa[15] => mult_add_8ja3:auto_generated.dataa[15]
dataa[16] => mult_add_8ja3:auto_generated.dataa[16]
dataa[17] => mult_add_8ja3:auto_generated.dataa[17]
dataa[18] => mult_add_8ja3:auto_generated.dataa[18]
dataa[19] => mult_add_8ja3:auto_generated.dataa[19]
dataa[20] => mult_add_8ja3:auto_generated.dataa[20]
dataa[21] => mult_add_8ja3:auto_generated.dataa[21]
dataa[22] => mult_add_8ja3:auto_generated.dataa[22]
dataa[23] => mult_add_8ja3:auto_generated.dataa[23]
dataa[24] => mult_add_8ja3:auto_generated.dataa[24]
dataa[25] => mult_add_8ja3:auto_generated.dataa[25]
dataa[26] => mult_add_8ja3:auto_generated.dataa[26]
dataa[27] => mult_add_8ja3:auto_generated.dataa[27]
dataa[28] => mult_add_8ja3:auto_generated.dataa[28]
dataa[29] => mult_add_8ja3:auto_generated.dataa[29]
dataa[30] => mult_add_8ja3:auto_generated.dataa[30]
dataa[31] => mult_add_8ja3:auto_generated.dataa[31]
dataa[32] => mult_add_8ja3:auto_generated.dataa[32]
dataa[33] => mult_add_8ja3:auto_generated.dataa[33]
dataa[34] => mult_add_8ja3:auto_generated.dataa[34]
dataa[35] => mult_add_8ja3:auto_generated.dataa[35]
datab[0] => mult_add_8ja3:auto_generated.datab[0]
datab[1] => mult_add_8ja3:auto_generated.datab[1]
datab[2] => mult_add_8ja3:auto_generated.datab[2]
datab[3] => mult_add_8ja3:auto_generated.datab[3]
datab[4] => mult_add_8ja3:auto_generated.datab[4]
datab[5] => mult_add_8ja3:auto_generated.datab[5]
datab[6] => mult_add_8ja3:auto_generated.datab[6]
datab[7] => mult_add_8ja3:auto_generated.datab[7]
datab[8] => mult_add_8ja3:auto_generated.datab[8]
datab[9] => mult_add_8ja3:auto_generated.datab[9]
datab[10] => mult_add_8ja3:auto_generated.datab[10]
datab[11] => mult_add_8ja3:auto_generated.datab[11]
datab[12] => mult_add_8ja3:auto_generated.datab[12]
datab[13] => mult_add_8ja3:auto_generated.datab[13]
datab[14] => mult_add_8ja3:auto_generated.datab[14]
datab[15] => mult_add_8ja3:auto_generated.datab[15]
datab[16] => mult_add_8ja3:auto_generated.datab[16]
datab[17] => mult_add_8ja3:auto_generated.datab[17]
datab[18] => mult_add_8ja3:auto_generated.datab[18]
datab[19] => mult_add_8ja3:auto_generated.datab[19]
datab[20] => mult_add_8ja3:auto_generated.datab[20]
datab[21] => mult_add_8ja3:auto_generated.datab[21]
datab[22] => mult_add_8ja3:auto_generated.datab[22]
datab[23] => mult_add_8ja3:auto_generated.datab[23]
datab[24] => mult_add_8ja3:auto_generated.datab[24]
datab[25] => mult_add_8ja3:auto_generated.datab[25]
datab[26] => mult_add_8ja3:auto_generated.datab[26]
datab[27] => mult_add_8ja3:auto_generated.datab[27]
datab[28] => mult_add_8ja3:auto_generated.datab[28]
datab[29] => mult_add_8ja3:auto_generated.datab[29]
datab[30] => mult_add_8ja3:auto_generated.datab[30]
datab[31] => mult_add_8ja3:auto_generated.datab[31]
datab[32] => mult_add_8ja3:auto_generated.datab[32]
datab[33] => mult_add_8ja3:auto_generated.datab[33]
datab[34] => mult_add_8ja3:auto_generated.datab[34]
datab[35] => mult_add_8ja3:auto_generated.datab[35]
ena0 => mult_add_8ja3:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_8ja3:auto_generated.result[0]
result[1] <= mult_add_8ja3:auto_generated.result[1]
result[2] <= mult_add_8ja3:auto_generated.result[2]
result[3] <= mult_add_8ja3:auto_generated.result[3]
result[4] <= mult_add_8ja3:auto_generated.result[4]
result[5] <= mult_add_8ja3:auto_generated.result[5]
result[6] <= mult_add_8ja3:auto_generated.result[6]
result[7] <= mult_add_8ja3:auto_generated.result[7]
result[8] <= mult_add_8ja3:auto_generated.result[8]
result[9] <= mult_add_8ja3:auto_generated.result[9]
result[10] <= mult_add_8ja3:auto_generated.result[10]
result[11] <= mult_add_8ja3:auto_generated.result[11]
result[12] <= mult_add_8ja3:auto_generated.result[12]
result[13] <= mult_add_8ja3:auto_generated.result[13]
result[14] <= mult_add_8ja3:auto_generated.result[14]
result[15] <= mult_add_8ja3:auto_generated.result[15]
result[16] <= mult_add_8ja3:auto_generated.result[16]
result[17] <= mult_add_8ja3:auto_generated.result[17]
result[18] <= mult_add_8ja3:auto_generated.result[18]
result[19] <= mult_add_8ja3:auto_generated.result[19]
result[20] <= mult_add_8ja3:auto_generated.result[20]
result[21] <= mult_add_8ja3:auto_generated.result[21]
result[22] <= mult_add_8ja3:auto_generated.result[22]
result[23] <= mult_add_8ja3:auto_generated.result[23]
result[24] <= mult_add_8ja3:auto_generated.result[24]
result[25] <= mult_add_8ja3:auto_generated.result[25]
result[26] <= mult_add_8ja3:auto_generated.result[26]
result[27] <= mult_add_8ja3:auto_generated.result[27]
result[28] <= mult_add_8ja3:auto_generated.result[28]
result[29] <= mult_add_8ja3:auto_generated.result[29]
result[30] <= mult_add_8ja3:auto_generated.result[30]
result[31] <= mult_add_8ja3:auto_generated.result[31]
result[32] <= mult_add_8ja3:auto_generated.result[32]
result[33] <= mult_add_8ja3:auto_generated.result[33]
result[34] <= mult_add_8ja3:auto_generated.result[34]
result[35] <= mult_add_8ja3:auto_generated.result[35]
result[36] <= mult_add_8ja3:auto_generated.result[36]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scanina[16] => ~NO_FANOUT~
scanina[17] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scaninb[17] => ~NO_FANOUT~
scanouta[0] <= scanouta[0]~17.DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1]~16.DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2]~15.DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3]~14.DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4]~13.DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5]~12.DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6]~11.DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7]~10.DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8]~9.DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9]~8.DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10]~7.DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11]~6.DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12]~5.DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13]~4.DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14]~3.DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15]~2.DB_MAX_OUTPUT_PORT_TYPE
scanouta[16] <= scanouta[16]~1.DB_MAX_OUTPUT_PORT_TYPE
scanouta[17] <= scanouta[17]~0.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0]~17.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1]~16.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2]~15.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3]~14.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4]~13.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5]~12.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6]~11.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7]~10.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8]~9.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9]~8.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10]~7.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11]~6.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12]~5.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13]~4.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14]~3.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15]~2.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16]~1.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[17] <= scanoutb[17]~0.DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|two_mult_add_blk:two_mult_add_blk_inst1|two_mult_add:two_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_8ja3:auto_generated
aclr3 => mac_mult1.ACLR3
aclr3 => mac_mult2.ACLR3
aclr3 => mac_out3.ACLR3
clock0 => mac_mult1.CLK
clock0 => mac_mult2.CLK
clock0 => mac_out3.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult2.DATAA
dataa[19] => mac_mult2.DATAA1
dataa[20] => mac_mult2.DATAA2
dataa[21] => mac_mult2.DATAA3
dataa[22] => mac_mult2.DATAA4
dataa[23] => mac_mult2.DATAA5
dataa[24] => mac_mult2.DATAA6
dataa[25] => mac_mult2.DATAA7
dataa[26] => mac_mult2.DATAA8
dataa[27] => mac_mult2.DATAA9
dataa[28] => mac_mult2.DATAA10
dataa[29] => mac_mult2.DATAA11
dataa[30] => mac_mult2.DATAA12
dataa[31] => mac_mult2.DATAA13
dataa[32] => mac_mult2.DATAA14
dataa[33] => mac_mult2.DATAA15
dataa[34] => mac_mult2.DATAA16
dataa[35] => mac_mult2.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult2.DATAB
datab[19] => mac_mult2.DATAB1
datab[20] => mac_mult2.DATAB2
datab[21] => mac_mult2.DATAB3
datab[22] => mac_mult2.DATAB4
datab[23] => mac_mult2.DATAB5
datab[24] => mac_mult2.DATAB6
datab[25] => mac_mult2.DATAB7
datab[26] => mac_mult2.DATAB8
datab[27] => mac_mult2.DATAB9
datab[28] => mac_mult2.DATAB10
datab[29] => mac_mult2.DATAB11
datab[30] => mac_mult2.DATAB12
datab[31] => mac_mult2.DATAB13
datab[32] => mac_mult2.DATAB14
datab[33] => mac_mult2.DATAB15
datab[34] => mac_mult2.DATAB16
datab[35] => mac_mult2.DATAB17
ena0 => mac_mult1.ENA
ena0 => mac_mult2.ENA
ena0 => mac_out3.ENA
result[0] <= mac_out3.DATAOUT
result[1] <= mac_out3.DATAOUT1
result[2] <= mac_out3.DATAOUT2
result[3] <= mac_out3.DATAOUT3
result[4] <= mac_out3.DATAOUT4
result[5] <= mac_out3.DATAOUT5
result[6] <= mac_out3.DATAOUT6
result[7] <= mac_out3.DATAOUT7
result[8] <= mac_out3.DATAOUT8
result[9] <= mac_out3.DATAOUT9
result[10] <= mac_out3.DATAOUT10
result[11] <= mac_out3.DATAOUT11
result[12] <= mac_out3.DATAOUT12
result[13] <= mac_out3.DATAOUT13
result[14] <= mac_out3.DATAOUT14
result[15] <= mac_out3.DATAOUT15
result[16] <= mac_out3.DATAOUT16
result[17] <= mac_out3.DATAOUT17
result[18] <= mac_out3.DATAOUT18
result[19] <= mac_out3.DATAOUT19
result[20] <= mac_out3.DATAOUT20
result[21] <= mac_out3.DATAOUT21
result[22] <= mac_out3.DATAOUT22
result[23] <= mac_out3.DATAOUT23
result[24] <= mac_out3.DATAOUT24
result[25] <= mac_out3.DATAOUT25
result[26] <= mac_out3.DATAOUT26
result[27] <= mac_out3.DATAOUT27
result[28] <= mac_out3.DATAOUT28
result[29] <= mac_out3.DATAOUT29
result[30] <= mac_out3.DATAOUT30
result[31] <= mac_out3.DATAOUT31
result[32] <= mac_out3.DATAOUT32
result[33] <= mac_out3.DATAOUT33
result[34] <= mac_out3.DATAOUT34
result[35] <= mac_out3.DATAOUT35
result[36] <= mac_out3.DATAOUT36


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0
aclr => aclr~0.IN1
clken => clken~0.IN1
clk => clk~0.IN1
constant_one[0] => constant_one[0]~17.IN1
constant_one[1] => constant_one[1]~16.IN1
constant_one[2] => constant_one[2]~15.IN1
constant_one[3] => constant_one[3]~14.IN1
constant_one[4] => constant_one[4]~13.IN1
constant_one[5] => constant_one[5]~12.IN1
constant_one[6] => constant_one[6]~11.IN1
constant_one[7] => constant_one[7]~10.IN1
constant_one[8] => constant_one[8]~9.IN1
constant_one[9] => constant_one[9]~8.IN1
constant_one[10] => constant_one[10]~7.IN1
constant_one[11] => constant_one[11]~6.IN1
constant_one[12] => constant_one[12]~5.IN1
constant_one[13] => constant_one[13]~4.IN1
constant_one[14] => constant_one[14]~3.IN1
constant_one[15] => constant_one[15]~2.IN1
constant_one[16] => constant_one[16]~1.IN1
constant_one[17] => constant_one[17]~0.IN1
constant_two[0] => constant_two[0]~17.IN1
constant_two[1] => constant_two[1]~16.IN1
constant_two[2] => constant_two[2]~15.IN1
constant_two[3] => constant_two[3]~14.IN1
constant_two[4] => constant_two[4]~13.IN1
constant_two[5] => constant_two[5]~12.IN1
constant_two[6] => constant_two[6]~11.IN1
constant_two[7] => constant_two[7]~10.IN1
constant_two[8] => constant_two[8]~9.IN1
constant_two[9] => constant_two[9]~8.IN1
constant_two[10] => constant_two[10]~7.IN1
constant_two[11] => constant_two[11]~6.IN1
constant_two[12] => constant_two[12]~5.IN1
constant_two[13] => constant_two[13]~4.IN1
constant_two[14] => constant_two[14]~3.IN1
constant_two[15] => constant_two[15]~2.IN1
constant_two[16] => constant_two[16]~1.IN1
constant_two[17] => constant_two[17]~0.IN1
constant_three[0] => constant_three[0]~17.IN1
constant_three[1] => constant_three[1]~16.IN1
constant_three[2] => constant_three[2]~15.IN1
constant_three[3] => constant_three[3]~14.IN1
constant_three[4] => constant_three[4]~13.IN1
constant_three[5] => constant_three[5]~12.IN1
constant_three[6] => constant_three[6]~11.IN1
constant_three[7] => constant_three[7]~10.IN1
constant_three[8] => constant_three[8]~9.IN1
constant_three[9] => constant_three[9]~8.IN1
constant_three[10] => constant_three[10]~7.IN1
constant_three[11] => constant_three[11]~6.IN1
constant_three[12] => constant_three[12]~5.IN1
constant_three[13] => constant_three[13]~4.IN1
constant_three[14] => constant_three[14]~3.IN1
constant_three[15] => constant_three[15]~2.IN1
constant_three[16] => constant_three[16]~1.IN1
constant_three[17] => constant_three[17]~0.IN1
constant_four[0] => constant_four[0]~17.IN1
constant_four[1] => constant_four[1]~16.IN1
constant_four[2] => constant_four[2]~15.IN1
constant_four[3] => constant_four[3]~14.IN1
constant_four[4] => constant_four[4]~13.IN1
constant_four[5] => constant_four[5]~12.IN1
constant_four[6] => constant_four[6]~11.IN1
constant_four[7] => constant_four[7]~10.IN1
constant_four[8] => constant_four[8]~9.IN1
constant_four[9] => constant_four[9]~8.IN1
constant_four[10] => constant_four[10]~7.IN1
constant_four[11] => constant_four[11]~6.IN1
constant_four[12] => constant_four[12]~5.IN1
constant_four[13] => constant_four[13]~4.IN1
constant_four[14] => constant_four[14]~3.IN1
constant_four[15] => constant_four[15]~2.IN1
constant_four[16] => constant_four[16]~1.IN1
constant_four[17] => constant_four[17]~0.IN1
W[0] => W[0]~17.IN1
W[1] => W[1]~16.IN1
W[2] => W[2]~15.IN1
W[3] => W[3]~14.IN1
W[4] => W[4]~13.IN1
W[5] => W[5]~12.IN1
W[6] => W[6]~11.IN1
W[7] => W[7]~10.IN1
W[8] => W[8]~9.IN1
W[9] => W[9]~8.IN1
W[10] => W[10]~7.IN1
W[11] => W[11]~6.IN1
W[12] => W[12]~5.IN1
W[13] => W[13]~4.IN1
W[14] => W[14]~3.IN1
W[15] => W[15]~2.IN1
W[16] => W[16]~1.IN1
W[17] => W[17]~0.IN1
X[0] => X[0]~17.IN1
X[1] => X[1]~16.IN1
X[2] => X[2]~15.IN1
X[3] => X[3]~14.IN1
X[4] => X[4]~13.IN1
X[5] => X[5]~12.IN1
X[6] => X[6]~11.IN1
X[7] => X[7]~10.IN1
X[8] => X[8]~9.IN1
X[9] => X[9]~8.IN1
X[10] => X[10]~7.IN1
X[11] => X[11]~6.IN1
X[12] => X[12]~5.IN1
X[13] => X[13]~4.IN1
X[14] => X[14]~3.IN1
X[15] => X[15]~2.IN1
X[16] => X[16]~1.IN1
X[17] => X[17]~0.IN1
Y[0] => Y[0]~17.IN1
Y[1] => Y[1]~16.IN1
Y[2] => Y[2]~15.IN1
Y[3] => Y[3]~14.IN1
Y[4] => Y[4]~13.IN1
Y[5] => Y[5]~12.IN1
Y[6] => Y[6]~11.IN1
Y[7] => Y[7]~10.IN1
Y[8] => Y[8]~9.IN1
Y[9] => Y[9]~8.IN1
Y[10] => Y[10]~7.IN1
Y[11] => Y[11]~6.IN1
Y[12] => Y[12]~5.IN1
Y[13] => Y[13]~4.IN1
Y[14] => Y[14]~3.IN1
Y[15] => Y[15]~2.IN1
Y[16] => Y[16]~1.IN1
Y[17] => Y[17]~0.IN1
Z[0] => Z[0]~17.IN1
Z[1] => Z[1]~16.IN1
Z[2] => Z[2]~15.IN1
Z[3] => Z[3]~14.IN1
Z[4] => Z[4]~13.IN1
Z[5] => Z[5]~12.IN1
Z[6] => Z[6]~11.IN1
Z[7] => Z[7]~10.IN1
Z[8] => Z[8]~9.IN1
Z[9] => Z[9]~8.IN1
Z[10] => Z[10]~7.IN1
Z[11] => Z[11]~6.IN1
Z[12] => Z[12]~5.IN1
Z[13] => Z[13]~4.IN1
Z[14] => Z[14]~3.IN1
Z[15] => Z[15]~2.IN1
Z[16] => Z[16]~1.IN1
Z[17] => Z[17]~0.IN1
result[0] <= four_mult_add:four_mult_add_inst.result
result[1] <= four_mult_add:four_mult_add_inst.result
result[2] <= four_mult_add:four_mult_add_inst.result
result[3] <= four_mult_add:four_mult_add_inst.result
result[4] <= four_mult_add:four_mult_add_inst.result
result[5] <= four_mult_add:four_mult_add_inst.result
result[6] <= four_mult_add:four_mult_add_inst.result
result[7] <= four_mult_add:four_mult_add_inst.result
result[8] <= four_mult_add:four_mult_add_inst.result
result[9] <= four_mult_add:four_mult_add_inst.result
result[10] <= four_mult_add:four_mult_add_inst.result
result[11] <= four_mult_add:four_mult_add_inst.result
result[12] <= four_mult_add:four_mult_add_inst.result
result[13] <= four_mult_add:four_mult_add_inst.result
result[14] <= four_mult_add:four_mult_add_inst.result
result[15] <= four_mult_add:four_mult_add_inst.result
result[16] <= four_mult_add:four_mult_add_inst.result
result[17] <= four_mult_add:four_mult_add_inst.result
result[18] <= four_mult_add:four_mult_add_inst.result
result[19] <= four_mult_add:four_mult_add_inst.result
result[20] <= four_mult_add:four_mult_add_inst.result
result[21] <= four_mult_add:four_mult_add_inst.result
result[22] <= four_mult_add:four_mult_add_inst.result
result[23] <= four_mult_add:four_mult_add_inst.result
result[24] <= four_mult_add:four_mult_add_inst.result
result[25] <= four_mult_add:four_mult_add_inst.result
result[26] <= four_mult_add:four_mult_add_inst.result
result[27] <= four_mult_add:four_mult_add_inst.result
result[28] <= four_mult_add:four_mult_add_inst.result
result[29] <= four_mult_add:four_mult_add_inst.result
result[30] <= four_mult_add:four_mult_add_inst.result
result[31] <= four_mult_add:four_mult_add_inst.result
result[32] <= four_mult_add:four_mult_add_inst.result
result[33] <= four_mult_add:four_mult_add_inst.result
result[34] <= four_mult_add:four_mult_add_inst.result
result[35] <= four_mult_add:four_mult_add_inst.result
result[36] <= four_mult_add:four_mult_add_inst.result
result[37] <= four_mult_add:four_mult_add_inst.result


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst
clock0 => clock0~0.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_0[8] => sub_wire2[8].IN1
dataa_0[9] => sub_wire2[9].IN1
dataa_0[10] => sub_wire2[10].IN1
dataa_0[11] => sub_wire2[11].IN1
dataa_0[12] => sub_wire2[12].IN1
dataa_0[13] => sub_wire2[13].IN1
dataa_0[14] => sub_wire2[14].IN1
dataa_0[15] => sub_wire2[15].IN1
dataa_0[16] => sub_wire2[16].IN1
dataa_0[17] => sub_wire2[17].IN1
aclr3 => aclr3~0.IN1
dataa_1[0] => sub_wire2[18].IN1
dataa_1[1] => sub_wire2[19].IN1
dataa_1[2] => sub_wire2[20].IN1
dataa_1[3] => sub_wire2[21].IN1
dataa_1[4] => sub_wire2[22].IN1
dataa_1[5] => sub_wire2[23].IN1
dataa_1[6] => sub_wire2[24].IN1
dataa_1[7] => sub_wire2[25].IN1
dataa_1[8] => sub_wire2[26].IN1
dataa_1[9] => sub_wire2[27].IN1
dataa_1[10] => sub_wire2[28].IN1
dataa_1[11] => sub_wire2[29].IN1
dataa_1[12] => sub_wire2[30].IN1
dataa_1[13] => sub_wire2[31].IN1
dataa_1[14] => sub_wire2[32].IN1
dataa_1[15] => sub_wire2[33].IN1
dataa_1[16] => sub_wire2[34].IN1
dataa_1[17] => sub_wire2[35].IN1
datab_0[0] => sub_wire7[0].IN1
datab_0[1] => sub_wire7[1].IN1
datab_0[2] => sub_wire7[2].IN1
datab_0[3] => sub_wire7[3].IN1
datab_0[4] => sub_wire7[4].IN1
datab_0[5] => sub_wire7[5].IN1
datab_0[6] => sub_wire7[6].IN1
datab_0[7] => sub_wire7[7].IN1
datab_0[8] => sub_wire7[8].IN1
datab_0[9] => sub_wire7[9].IN1
datab_0[10] => sub_wire7[10].IN1
datab_0[11] => sub_wire7[11].IN1
datab_0[12] => sub_wire7[12].IN1
datab_0[13] => sub_wire7[13].IN1
datab_0[14] => sub_wire7[14].IN1
datab_0[15] => sub_wire7[15].IN1
datab_0[16] => sub_wire7[16].IN1
datab_0[17] => sub_wire7[17].IN1
dataa_2[0] => sub_wire2[36].IN1
dataa_2[1] => sub_wire2[37].IN1
dataa_2[2] => sub_wire2[38].IN1
dataa_2[3] => sub_wire2[39].IN1
dataa_2[4] => sub_wire2[40].IN1
dataa_2[5] => sub_wire2[41].IN1
dataa_2[6] => sub_wire2[42].IN1
dataa_2[7] => sub_wire2[43].IN1
dataa_2[8] => sub_wire2[44].IN1
dataa_2[9] => sub_wire2[45].IN1
dataa_2[10] => sub_wire2[46].IN1
dataa_2[11] => sub_wire2[47].IN1
dataa_2[12] => sub_wire2[48].IN1
dataa_2[13] => sub_wire2[49].IN1
dataa_2[14] => sub_wire2[50].IN1
dataa_2[15] => sub_wire2[51].IN1
dataa_2[16] => sub_wire2[52].IN1
dataa_2[17] => sub_wire2[53].IN1
datab_1[0] => sub_wire7[18].IN1
datab_1[1] => sub_wire7[19].IN1
datab_1[2] => sub_wire7[20].IN1
datab_1[3] => sub_wire7[21].IN1
datab_1[4] => sub_wire7[22].IN1
datab_1[5] => sub_wire7[23].IN1
datab_1[6] => sub_wire7[24].IN1
datab_1[7] => sub_wire7[25].IN1
datab_1[8] => sub_wire7[26].IN1
datab_1[9] => sub_wire7[27].IN1
datab_1[10] => sub_wire7[28].IN1
datab_1[11] => sub_wire7[29].IN1
datab_1[12] => sub_wire7[30].IN1
datab_1[13] => sub_wire7[31].IN1
datab_1[14] => sub_wire7[32].IN1
datab_1[15] => sub_wire7[33].IN1
datab_1[16] => sub_wire7[34].IN1
datab_1[17] => sub_wire7[35].IN1
ena0 => ena0~0.IN1
dataa_3[0] => sub_wire2[54].IN1
dataa_3[1] => sub_wire2[55].IN1
dataa_3[2] => sub_wire2[56].IN1
dataa_3[3] => sub_wire2[57].IN1
dataa_3[4] => sub_wire2[58].IN1
dataa_3[5] => sub_wire2[59].IN1
dataa_3[6] => sub_wire2[60].IN1
dataa_3[7] => sub_wire2[61].IN1
dataa_3[8] => sub_wire2[62].IN1
dataa_3[9] => sub_wire2[63].IN1
dataa_3[10] => sub_wire2[64].IN1
dataa_3[11] => sub_wire2[65].IN1
dataa_3[12] => sub_wire2[66].IN1
dataa_3[13] => sub_wire2[67].IN1
dataa_3[14] => sub_wire2[68].IN1
dataa_3[15] => sub_wire2[69].IN1
dataa_3[16] => sub_wire2[70].IN1
dataa_3[17] => sub_wire2[71].IN1
datab_2[0] => sub_wire7[36].IN1
datab_2[1] => sub_wire7[37].IN1
datab_2[2] => sub_wire7[38].IN1
datab_2[3] => sub_wire7[39].IN1
datab_2[4] => sub_wire7[40].IN1
datab_2[5] => sub_wire7[41].IN1
datab_2[6] => sub_wire7[42].IN1
datab_2[7] => sub_wire7[43].IN1
datab_2[8] => sub_wire7[44].IN1
datab_2[9] => sub_wire7[45].IN1
datab_2[10] => sub_wire7[46].IN1
datab_2[11] => sub_wire7[47].IN1
datab_2[12] => sub_wire7[48].IN1
datab_2[13] => sub_wire7[49].IN1
datab_2[14] => sub_wire7[50].IN1
datab_2[15] => sub_wire7[51].IN1
datab_2[16] => sub_wire7[52].IN1
datab_2[17] => sub_wire7[53].IN1
datab_3[0] => sub_wire7[54].IN1
datab_3[1] => sub_wire7[55].IN1
datab_3[2] => sub_wire7[56].IN1
datab_3[3] => sub_wire7[57].IN1
datab_3[4] => sub_wire7[58].IN1
datab_3[5] => sub_wire7[59].IN1
datab_3[6] => sub_wire7[60].IN1
datab_3[7] => sub_wire7[61].IN1
datab_3[8] => sub_wire7[62].IN1
datab_3[9] => sub_wire7[63].IN1
datab_3[10] => sub_wire7[64].IN1
datab_3[11] => sub_wire7[65].IN1
datab_3[12] => sub_wire7[66].IN1
datab_3[13] => sub_wire7[67].IN1
datab_3[14] => sub_wire7[68].IN1
datab_3[15] => sub_wire7[69].IN1
datab_3[16] => sub_wire7[70].IN1
datab_3[17] => sub_wire7[71].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result
result[24] <= altmult_add:ALTMULT_ADD_component.result
result[25] <= altmult_add:ALTMULT_ADD_component.result
result[26] <= altmult_add:ALTMULT_ADD_component.result
result[27] <= altmult_add:ALTMULT_ADD_component.result
result[28] <= altmult_add:ALTMULT_ADD_component.result
result[29] <= altmult_add:ALTMULT_ADD_component.result
result[30] <= altmult_add:ALTMULT_ADD_component.result
result[31] <= altmult_add:ALTMULT_ADD_component.result
result[32] <= altmult_add:ALTMULT_ADD_component.result
result[33] <= altmult_add:ALTMULT_ADD_component.result
result[34] <= altmult_add:ALTMULT_ADD_component.result
result[35] <= altmult_add:ALTMULT_ADD_component.result
result[36] <= altmult_add:ALTMULT_ADD_component.result
result[37] <= altmult_add:ALTMULT_ADD_component.result


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_tc05:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow~0.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_tc05:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_tc05:auto_generated.dataa[0]
dataa[1] => mult_add_tc05:auto_generated.dataa[1]
dataa[2] => mult_add_tc05:auto_generated.dataa[2]
dataa[3] => mult_add_tc05:auto_generated.dataa[3]
dataa[4] => mult_add_tc05:auto_generated.dataa[4]
dataa[5] => mult_add_tc05:auto_generated.dataa[5]
dataa[6] => mult_add_tc05:auto_generated.dataa[6]
dataa[7] => mult_add_tc05:auto_generated.dataa[7]
dataa[8] => mult_add_tc05:auto_generated.dataa[8]
dataa[9] => mult_add_tc05:auto_generated.dataa[9]
dataa[10] => mult_add_tc05:auto_generated.dataa[10]
dataa[11] => mult_add_tc05:auto_generated.dataa[11]
dataa[12] => mult_add_tc05:auto_generated.dataa[12]
dataa[13] => mult_add_tc05:auto_generated.dataa[13]
dataa[14] => mult_add_tc05:auto_generated.dataa[14]
dataa[15] => mult_add_tc05:auto_generated.dataa[15]
dataa[16] => mult_add_tc05:auto_generated.dataa[16]
dataa[17] => mult_add_tc05:auto_generated.dataa[17]
dataa[18] => mult_add_tc05:auto_generated.dataa[18]
dataa[19] => mult_add_tc05:auto_generated.dataa[19]
dataa[20] => mult_add_tc05:auto_generated.dataa[20]
dataa[21] => mult_add_tc05:auto_generated.dataa[21]
dataa[22] => mult_add_tc05:auto_generated.dataa[22]
dataa[23] => mult_add_tc05:auto_generated.dataa[23]
dataa[24] => mult_add_tc05:auto_generated.dataa[24]
dataa[25] => mult_add_tc05:auto_generated.dataa[25]
dataa[26] => mult_add_tc05:auto_generated.dataa[26]
dataa[27] => mult_add_tc05:auto_generated.dataa[27]
dataa[28] => mult_add_tc05:auto_generated.dataa[28]
dataa[29] => mult_add_tc05:auto_generated.dataa[29]
dataa[30] => mult_add_tc05:auto_generated.dataa[30]
dataa[31] => mult_add_tc05:auto_generated.dataa[31]
dataa[32] => mult_add_tc05:auto_generated.dataa[32]
dataa[33] => mult_add_tc05:auto_generated.dataa[33]
dataa[34] => mult_add_tc05:auto_generated.dataa[34]
dataa[35] => mult_add_tc05:auto_generated.dataa[35]
dataa[36] => mult_add_tc05:auto_generated.dataa[36]
dataa[37] => mult_add_tc05:auto_generated.dataa[37]
dataa[38] => mult_add_tc05:auto_generated.dataa[38]
dataa[39] => mult_add_tc05:auto_generated.dataa[39]
dataa[40] => mult_add_tc05:auto_generated.dataa[40]
dataa[41] => mult_add_tc05:auto_generated.dataa[41]
dataa[42] => mult_add_tc05:auto_generated.dataa[42]
dataa[43] => mult_add_tc05:auto_generated.dataa[43]
dataa[44] => mult_add_tc05:auto_generated.dataa[44]
dataa[45] => mult_add_tc05:auto_generated.dataa[45]
dataa[46] => mult_add_tc05:auto_generated.dataa[46]
dataa[47] => mult_add_tc05:auto_generated.dataa[47]
dataa[48] => mult_add_tc05:auto_generated.dataa[48]
dataa[49] => mult_add_tc05:auto_generated.dataa[49]
dataa[50] => mult_add_tc05:auto_generated.dataa[50]
dataa[51] => mult_add_tc05:auto_generated.dataa[51]
dataa[52] => mult_add_tc05:auto_generated.dataa[52]
dataa[53] => mult_add_tc05:auto_generated.dataa[53]
dataa[54] => mult_add_tc05:auto_generated.dataa[54]
dataa[55] => mult_add_tc05:auto_generated.dataa[55]
dataa[56] => mult_add_tc05:auto_generated.dataa[56]
dataa[57] => mult_add_tc05:auto_generated.dataa[57]
dataa[58] => mult_add_tc05:auto_generated.dataa[58]
dataa[59] => mult_add_tc05:auto_generated.dataa[59]
dataa[60] => mult_add_tc05:auto_generated.dataa[60]
dataa[61] => mult_add_tc05:auto_generated.dataa[61]
dataa[62] => mult_add_tc05:auto_generated.dataa[62]
dataa[63] => mult_add_tc05:auto_generated.dataa[63]
dataa[64] => mult_add_tc05:auto_generated.dataa[64]
dataa[65] => mult_add_tc05:auto_generated.dataa[65]
dataa[66] => mult_add_tc05:auto_generated.dataa[66]
dataa[67] => mult_add_tc05:auto_generated.dataa[67]
dataa[68] => mult_add_tc05:auto_generated.dataa[68]
dataa[69] => mult_add_tc05:auto_generated.dataa[69]
dataa[70] => mult_add_tc05:auto_generated.dataa[70]
dataa[71] => mult_add_tc05:auto_generated.dataa[71]
datab[0] => mult_add_tc05:auto_generated.datab[0]
datab[1] => mult_add_tc05:auto_generated.datab[1]
datab[2] => mult_add_tc05:auto_generated.datab[2]
datab[3] => mult_add_tc05:auto_generated.datab[3]
datab[4] => mult_add_tc05:auto_generated.datab[4]
datab[5] => mult_add_tc05:auto_generated.datab[5]
datab[6] => mult_add_tc05:auto_generated.datab[6]
datab[7] => mult_add_tc05:auto_generated.datab[7]
datab[8] => mult_add_tc05:auto_generated.datab[8]
datab[9] => mult_add_tc05:auto_generated.datab[9]
datab[10] => mult_add_tc05:auto_generated.datab[10]
datab[11] => mult_add_tc05:auto_generated.datab[11]
datab[12] => mult_add_tc05:auto_generated.datab[12]
datab[13] => mult_add_tc05:auto_generated.datab[13]
datab[14] => mult_add_tc05:auto_generated.datab[14]
datab[15] => mult_add_tc05:auto_generated.datab[15]
datab[16] => mult_add_tc05:auto_generated.datab[16]
datab[17] => mult_add_tc05:auto_generated.datab[17]
datab[18] => mult_add_tc05:auto_generated.datab[18]
datab[19] => mult_add_tc05:auto_generated.datab[19]
datab[20] => mult_add_tc05:auto_generated.datab[20]
datab[21] => mult_add_tc05:auto_generated.datab[21]
datab[22] => mult_add_tc05:auto_generated.datab[22]
datab[23] => mult_add_tc05:auto_generated.datab[23]
datab[24] => mult_add_tc05:auto_generated.datab[24]
datab[25] => mult_add_tc05:auto_generated.datab[25]
datab[26] => mult_add_tc05:auto_generated.datab[26]
datab[27] => mult_add_tc05:auto_generated.datab[27]
datab[28] => mult_add_tc05:auto_generated.datab[28]
datab[29] => mult_add_tc05:auto_generated.datab[29]
datab[30] => mult_add_tc05:auto_generated.datab[30]
datab[31] => mult_add_tc05:auto_generated.datab[31]
datab[32] => mult_add_tc05:auto_generated.datab[32]
datab[33] => mult_add_tc05:auto_generated.datab[33]
datab[34] => mult_add_tc05:auto_generated.datab[34]
datab[35] => mult_add_tc05:auto_generated.datab[35]
datab[36] => mult_add_tc05:auto_generated.datab[36]
datab[37] => mult_add_tc05:auto_generated.datab[37]
datab[38] => mult_add_tc05:auto_generated.datab[38]
datab[39] => mult_add_tc05:auto_generated.datab[39]
datab[40] => mult_add_tc05:auto_generated.datab[40]
datab[41] => mult_add_tc05:auto_generated.datab[41]
datab[42] => mult_add_tc05:auto_generated.datab[42]
datab[43] => mult_add_tc05:auto_generated.datab[43]
datab[44] => mult_add_tc05:auto_generated.datab[44]
datab[45] => mult_add_tc05:auto_generated.datab[45]
datab[46] => mult_add_tc05:auto_generated.datab[46]
datab[47] => mult_add_tc05:auto_generated.datab[47]
datab[48] => mult_add_tc05:auto_generated.datab[48]
datab[49] => mult_add_tc05:auto_generated.datab[49]
datab[50] => mult_add_tc05:auto_generated.datab[50]
datab[51] => mult_add_tc05:auto_generated.datab[51]
datab[52] => mult_add_tc05:auto_generated.datab[52]
datab[53] => mult_add_tc05:auto_generated.datab[53]
datab[54] => mult_add_tc05:auto_generated.datab[54]
datab[55] => mult_add_tc05:auto_generated.datab[55]
datab[56] => mult_add_tc05:auto_generated.datab[56]
datab[57] => mult_add_tc05:auto_generated.datab[57]
datab[58] => mult_add_tc05:auto_generated.datab[58]
datab[59] => mult_add_tc05:auto_generated.datab[59]
datab[60] => mult_add_tc05:auto_generated.datab[60]
datab[61] => mult_add_tc05:auto_generated.datab[61]
datab[62] => mult_add_tc05:auto_generated.datab[62]
datab[63] => mult_add_tc05:auto_generated.datab[63]
datab[64] => mult_add_tc05:auto_generated.datab[64]
datab[65] => mult_add_tc05:auto_generated.datab[65]
datab[66] => mult_add_tc05:auto_generated.datab[66]
datab[67] => mult_add_tc05:auto_generated.datab[67]
datab[68] => mult_add_tc05:auto_generated.datab[68]
datab[69] => mult_add_tc05:auto_generated.datab[69]
datab[70] => mult_add_tc05:auto_generated.datab[70]
datab[71] => mult_add_tc05:auto_generated.datab[71]
ena0 => mult_add_tc05:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_tc05:auto_generated.result[0]
result[1] <= mult_add_tc05:auto_generated.result[1]
result[2] <= mult_add_tc05:auto_generated.result[2]
result[3] <= mult_add_tc05:auto_generated.result[3]
result[4] <= mult_add_tc05:auto_generated.result[4]
result[5] <= mult_add_tc05:auto_generated.result[5]
result[6] <= mult_add_tc05:auto_generated.result[6]
result[7] <= mult_add_tc05:auto_generated.result[7]
result[8] <= mult_add_tc05:auto_generated.result[8]
result[9] <= mult_add_tc05:auto_generated.result[9]
result[10] <= mult_add_tc05:auto_generated.result[10]
result[11] <= mult_add_tc05:auto_generated.result[11]
result[12] <= mult_add_tc05:auto_generated.result[12]
result[13] <= mult_add_tc05:auto_generated.result[13]
result[14] <= mult_add_tc05:auto_generated.result[14]
result[15] <= mult_add_tc05:auto_generated.result[15]
result[16] <= mult_add_tc05:auto_generated.result[16]
result[17] <= mult_add_tc05:auto_generated.result[17]
result[18] <= mult_add_tc05:auto_generated.result[18]
result[19] <= mult_add_tc05:auto_generated.result[19]
result[20] <= mult_add_tc05:auto_generated.result[20]
result[21] <= mult_add_tc05:auto_generated.result[21]
result[22] <= mult_add_tc05:auto_generated.result[22]
result[23] <= mult_add_tc05:auto_generated.result[23]
result[24] <= mult_add_tc05:auto_generated.result[24]
result[25] <= mult_add_tc05:auto_generated.result[25]
result[26] <= mult_add_tc05:auto_generated.result[26]
result[27] <= mult_add_tc05:auto_generated.result[27]
result[28] <= mult_add_tc05:auto_generated.result[28]
result[29] <= mult_add_tc05:auto_generated.result[29]
result[30] <= mult_add_tc05:auto_generated.result[30]
result[31] <= mult_add_tc05:auto_generated.result[31]
result[32] <= mult_add_tc05:auto_generated.result[32]
result[33] <= mult_add_tc05:auto_generated.result[33]
result[34] <= mult_add_tc05:auto_generated.result[34]
result[35] <= mult_add_tc05:auto_generated.result[35]
result[36] <= mult_add_tc05:auto_generated.result[36]
result[37] <= mult_add_tc05:auto_generated.result[37]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scanina[16] => ~NO_FANOUT~
scanina[17] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scaninb[17] => ~NO_FANOUT~
scanouta[0] <= scanouta[0]~17.DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1]~16.DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2]~15.DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3]~14.DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4]~13.DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5]~12.DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6]~11.DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7]~10.DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8]~9.DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9]~8.DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10]~7.DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11]~6.DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12]~5.DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13]~4.DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14]~3.DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15]~2.DB_MAX_OUTPUT_PORT_TYPE
scanouta[16] <= scanouta[16]~1.DB_MAX_OUTPUT_PORT_TYPE
scanouta[17] <= scanouta[17]~0.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0]~17.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1]~16.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2]~15.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3]~14.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4]~13.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5]~12.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6]~11.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7]~10.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8]~9.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9]~8.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10]~7.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11]~6.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12]~5.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13]~4.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14]~3.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15]~2.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16]~1.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[17] <= scanoutb[17]~0.DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourcea[3] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
sourceb[3] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|top_dct|two_d_dct_new:inst|row_dct:row_dct_inst|dct:u1|four_mult_add_blk:four_mult_add_blk_inst0|four_mult_add:four_mult_add_inst|altmult_add:ALTMULT_ADD_component|mult_add_tc05:auto_generated
aclr3 => mac_mult1.ACLR3
aclr3 => mac_mult2.ACLR3
aclr3 => mac_mult3.ACLR3
aclr3 => mac_mult4.ACLR3
aclr3 => mac_out5.ACLR3
clock0 => mac_mult1.CLK
clock0 => mac_mult2.CLK
clock0 => mac_mult3.CLK
clock0 => mac_mult4.CLK
clock0 => mac_out5.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[18] => mac_mult2.DATAA
dataa[19] => mac_mult2.DATAA1
dataa[20] => mac_mult2.DATAA2
dataa[21] => mac_mult2.DATAA3
dataa[22] => mac_mult2.DATAA4
dataa[23] => mac_mult2.DATAA5
dataa[24] => mac_mult2.DATAA6
dataa[25] => mac_mult2.DATAA7
dataa[26] => mac_mult2.DATAA8
dataa[27] => mac_mult2.DATAA9
dataa[28] => mac_mult2.DATAA10
dataa[29] => mac_mult2.DATAA11
dataa[30] => mac_mult2.DATAA12
dataa[31] => mac_mult2.DATAA13
dataa[32] => mac_mult2.DATAA14
dataa[33] => mac_mult2.DATAA15
dataa[34] => mac_mult2.DATAA16
dataa[35] => mac_mult2.DATAA17
dataa[36] => mac_mult3.DATAA
dataa[37] => mac_mult3.DATAA1
dataa[38] => mac_mult3.DATAA2
dataa[39] => mac_mult3.DATAA3
dataa[40] => mac_mult3.DATAA4
dataa[41] => mac_mult3.DATAA5
dataa[42] => mac_mult3.DATAA6
dataa[43] => mac_mult3.DATAA7
dataa[44] => mac_mult3.DATAA8
dataa[45] => mac_mult3.DATAA9
dataa[46] => mac_mult3.DATAA10
dataa[47] => mac_mult3.DATAA11
dataa[48] => mac_mult3.DATAA12
dataa[49] => mac_mult3.DATAA13
dataa[50] => mac_mult3.DATAA14
dataa[51] => mac_mult3.DATAA15
dataa[52] => mac_mult3.DATAA16
dataa[53] => mac_mult3.DATAA17
dataa[54] => mac_mult4.DATAA
dataa[55] => mac_mult4.DATAA1
dataa[56] => mac_mult4.DATAA2
dataa[57] => mac_mult4.DATAA3
dataa[58] => mac_mult4.DATAA4
dataa[59] => mac_mult4.DATAA5
dataa[60] => mac_mult4.DATAA6
dataa[61] => mac_mult4.DATAA7
dataa[62] => mac_mult4.DATAA8
dataa[63] => mac_mult4.DATAA9
dataa[64] => mac_mult4.DATAA10
dataa[65] => mac_mult4.DATAA11
dataa[66] => mac_mult4.DATAA12
dataa[67] => mac_mult4.DATAA13
dataa[68] => mac_mult4.DATAA14
dataa[69] => mac_mult4.DATAA15
dataa[70] => mac_mult4.DATAA16
dataa[71] => mac_mult4.DATAA17
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult2.DATAB
datab[19] => mac_mult2.DATAB1
datab[20] => mac_mult2.DATAB2
datab[21] => mac_mult2.DATAB3
datab[22] => mac_mult2.DATAB4
datab[23] => mac_mult2.DATAB5
datab[24] => mac_mult2.DATAB6
datab[25] => mac_mult2.DATAB7
datab[26] => mac_mult2.DATAB8
datab[27] => mac_mult2.DATAB9
datab[28] => mac_mult2.DATAB10
datab[29] => mac_mult2.DATAB11
datab[30] => mac_mult2.DATAB12
datab[31] => mac_mult2.DATAB13
datab[32] => mac_mult2.DATAB14
datab[33] => mac_mult2.DATAB15
datab[34] => mac_mult2.DATAB16
datab[35] => mac_mult2.DATAB17
datab[36] => mac_mult3.DATAB
datab[37] => mac_mult3.DATAB1
datab[38] => mac_mult3.DATAB2
datab[39] => mac_mult3.DATAB3
datab[40] => mac_mult3.DATAB4
datab[41] => mac_mult3.DATAB5
datab[42] => mac_mult3.DATAB6
datab[43] => mac_mult3.DATAB7
datab[44] => mac_mult3.DATAB8
datab[45] => mac_mult3.DATAB9
datab[46] => mac_mult3.DATAB10
datab[47] => mac_mult3.DATAB11
datab[48] => mac_mult3.DATAB12
datab[49] => mac_mult3.DATAB13
datab[50] => mac_mult3.DATAB14
datab[51] => mac_mult3.DATAB15
datab[52] => mac_mult3.DATAB16
datab[53] => mac_mult3.DATAB17
datab[54] => mac_mult4.DATAB
datab[55] => mac_mult4.DATAB1
datab[56] => mac_mult4.DATAB2
datab[57] => mac_mult4.DATAB3
datab[58] => mac_mult4.DATAB4
datab[59] => mac_mult4.DATAB5
datab[60] => mac_mult4.DATAB6
datab[61] => mac_mult4.DATAB7
datab[62] => mac_mult4.DATAB8
datab[63] => mac_mult4.DATAB9
datab[64] => mac_mult4.DATAB10
datab[65] => mac_mult4.DATAB11
datab[66] => mac_mult4.DATAB12
datab[67] => mac_mult4.DATAB13
datab[68] => mac_mult4.DATAB14
datab[69] => mac_mult4.DATAB15
datab[70] => mac_mult4.DATAB16
datab[71] => mac_mult4.DATAB17
ena0 => mac_mult1.ENA
ena0 => mac_mult2.ENA
ena0 => mac_mult3.ENA
ena0 => mac_mult4.ENA
ena0 => mac_out5.ENA
result[0] <= mac_out5.DATAOUT
result[1] <= mac_out5.DATAOUT1
result[2] <= mac_out5.DATAOUT2
result[3] <= mac_out5.DATAOUT3
result[4] <= mac_out5.DATAOUT4
result[5] <= mac_out5.DATAOUT5
result[6] <= mac_out5.DATAOUT6
result[7] <= mac_out5.DATAOUT7
result[8] <= mac_out5.DATAOUT8
result[9] <= mac_out5.DATAOUT9
result[10] <= mac_out5.DATAOUT10
result[11] <= mac_out5.DATAOUT11
result[12] <= mac_out5.DATAOUT12
result[13] <= mac_out5.DATAOUT13
result[14] <= mac_out5.DATAOUT14
result[15] <= mac_out5.DATAOUT15
result[16] <= mac_out5.DATAOUT16
result[17] <= mac_out5.DATAOUT17
result[18] <= mac_out5.DATAOUT18
result[19] <= mac_out5.DATAOUT19
result[20] <= mac_out5.DATAOUT20
result[21] <= mac_out5.DATAOUT21
result[22] <= mac_out5.DATAOUT22
result[23] <= mac_out5.DATAOUT23
result[24] <= mac_out5.DATAOUT24
result[25] <= mac_out5.DATAOUT25
result[26] <= mac_out5.DATAOUT26
result[27] <= mac_out5.DATAOUT27
result[28] <= mac_out5.DATAOUT28
result[29] <= mac_out5.DATAOUT29
result[30] <= mac_out5.DATAOUT30
result[31] <= mac_out5.DATAOUT31
result[32] <= mac_out5.DATAOUT32
result[33] <= mac_out5.DATAOUT33
result[34] <= mac_out5.DATAOUT34
result[35] <= mac_out5.DATAOUT35
result[36] <= mac_out5.DATAOUT36
result[37] <= mac_out5.DATAOUT37


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst
clk => clk~0.IN8
clken => clken~0.IN8
aclr => aclr~0.IN8
data_rdy => ~NO_FANOUT~
col_dct_en => mux_sel_cnt~2.OUTPUTSELECT
col_dct_en => mux_sel_cnt~1.OUTPUTSELECT
col_dct_en => mux_sel_cnt~0.OUTPUTSELECT
col_dct_en => mux_sel_w~0.IN0
first_col_dct <= first_col_dct~0.DB_MAX_OUTPUT_PORT_TYPE
serial_out[0] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
serial_out[1] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
serial_out[2] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
serial_out[3] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
serial_out[4] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
serial_out[5] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
serial_out[6] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
serial_out[7] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
serial_out[8] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
serial_out[9] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
serial_out[10] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
serial_out[11] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
serial_out[12] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
serial_out[13] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
serial_out[14] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
serial_out[15] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
serial_out[16] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
serial_out[17] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
serial_out[18] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
serial_out[19] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
serial_out[20] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
serial_out[21] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
pt0[0] => ram0_d[0].IN1
pt0[1] => ram0_d[1].IN1
pt0[2] => ram0_d[2].IN1
pt0[3] => ram0_d[3].IN1
pt0[4] => ram0_d[4].IN1
pt0[5] => ram0_d[5].IN1
pt0[6] => ram0_d[6].IN1
pt0[7] => ram0_d[7].IN1
pt0[8] => ram0_d[8].IN1
pt0[9] => ram0_d[9].IN1
pt0[10] => ram0_d[10].IN1
pt0[11] => ram0_d[11].IN1
pt0[12] => ram0_d[12].IN1
pt0[13] => ram0_d[13].IN1
pt0[14] => ram0_d[14].IN1
pt0[15] => ram0_d[15].IN1
pt0[16] => ram0_d[16].IN1
pt0[17] => ram0_d[17].IN1
pt0[18] => ram0_d[18].IN1
pt0[19] => ram0_d[19].IN1
pt0[20] => ram0_d[20].IN1
pt0[21] => ram0_d[21].IN1
pt1[0] => ram1_d[0].IN1
pt1[1] => ram1_d[1].IN1
pt1[2] => ram1_d[2].IN1
pt1[3] => ram1_d[3].IN1
pt1[4] => ram1_d[4].IN1
pt1[5] => ram1_d[5].IN1
pt1[6] => ram1_d[6].IN1
pt1[7] => ram1_d[7].IN1
pt1[8] => ram1_d[8].IN1
pt1[9] => ram1_d[9].IN1
pt1[10] => ram1_d[10].IN1
pt1[11] => ram1_d[11].IN1
pt1[12] => ram1_d[12].IN1
pt1[13] => ram1_d[13].IN1
pt1[14] => ram1_d[14].IN1
pt1[15] => ram1_d[15].IN1
pt1[16] => ram1_d[16].IN1
pt1[17] => ram1_d[17].IN1
pt1[18] => ram1_d[18].IN1
pt1[19] => ram1_d[19].IN1
pt1[20] => ram1_d[20].IN1
pt1[21] => ram1_d[21].IN1
pt2[0] => ram2_d[0].IN1
pt2[1] => ram2_d[1].IN1
pt2[2] => ram2_d[2].IN1
pt2[3] => ram2_d[3].IN1
pt2[4] => ram2_d[4].IN1
pt2[5] => ram2_d[5].IN1
pt2[6] => ram2_d[6].IN1
pt2[7] => ram2_d[7].IN1
pt2[8] => ram2_d[8].IN1
pt2[9] => ram2_d[9].IN1
pt2[10] => ram2_d[10].IN1
pt2[11] => ram2_d[11].IN1
pt2[12] => ram2_d[12].IN1
pt2[13] => ram2_d[13].IN1
pt2[14] => ram2_d[14].IN1
pt2[15] => ram2_d[15].IN1
pt2[16] => ram2_d[16].IN1
pt2[17] => ram2_d[17].IN1
pt2[18] => ram2_d[18].IN1
pt2[19] => ram2_d[19].IN1
pt2[20] => ram2_d[20].IN1
pt2[21] => ram2_d[21].IN1
pt3[0] => ram3_d[0].IN1
pt3[1] => ram3_d[1].IN1
pt3[2] => ram3_d[2].IN1
pt3[3] => ram3_d[3].IN1
pt3[4] => ram3_d[4].IN1
pt3[5] => ram3_d[5].IN1
pt3[6] => ram3_d[6].IN1
pt3[7] => ram3_d[7].IN1
pt3[8] => ram3_d[8].IN1
pt3[9] => ram3_d[9].IN1
pt3[10] => ram3_d[10].IN1
pt3[11] => ram3_d[11].IN1
pt3[12] => ram3_d[12].IN1
pt3[13] => ram3_d[13].IN1
pt3[14] => ram3_d[14].IN1
pt3[15] => ram3_d[15].IN1
pt3[16] => ram3_d[16].IN1
pt3[17] => ram3_d[17].IN1
pt3[18] => ram3_d[18].IN1
pt3[19] => ram3_d[19].IN1
pt3[20] => ram3_d[20].IN1
pt3[21] => ram3_d[21].IN1
pt4[0] => ram4_d[0].IN1
pt4[1] => ram4_d[1].IN1
pt4[2] => ram4_d[2].IN1
pt4[3] => ram4_d[3].IN1
pt4[4] => ram4_d[4].IN1
pt4[5] => ram4_d[5].IN1
pt4[6] => ram4_d[6].IN1
pt4[7] => ram4_d[7].IN1
pt4[8] => ram4_d[8].IN1
pt4[9] => ram4_d[9].IN1
pt4[10] => ram4_d[10].IN1
pt4[11] => ram4_d[11].IN1
pt4[12] => ram4_d[12].IN1
pt4[13] => ram4_d[13].IN1
pt4[14] => ram4_d[14].IN1
pt4[15] => ram4_d[15].IN1
pt4[16] => ram4_d[16].IN1
pt4[17] => ram4_d[17].IN1
pt4[18] => ram4_d[18].IN1
pt4[19] => ram4_d[19].IN1
pt4[20] => ram4_d[20].IN1
pt4[21] => ram4_d[21].IN1
pt5[0] => ram5_d[0].IN1
pt5[1] => ram5_d[1].IN1
pt5[2] => ram5_d[2].IN1
pt5[3] => ram5_d[3].IN1
pt5[4] => ram5_d[4].IN1
pt5[5] => ram5_d[5].IN1
pt5[6] => ram5_d[6].IN1
pt5[7] => ram5_d[7].IN1
pt5[8] => ram5_d[8].IN1
pt5[9] => ram5_d[9].IN1
pt5[10] => ram5_d[10].IN1
pt5[11] => ram5_d[11].IN1
pt5[12] => ram5_d[12].IN1
pt5[13] => ram5_d[13].IN1
pt5[14] => ram5_d[14].IN1
pt5[15] => ram5_d[15].IN1
pt5[16] => ram5_d[16].IN1
pt5[17] => ram5_d[17].IN1
pt5[18] => ram5_d[18].IN1
pt5[19] => ram5_d[19].IN1
pt5[20] => ram5_d[20].IN1
pt5[21] => ram5_d[21].IN1
pt6[0] => ram6_d[0].IN1
pt6[1] => ram6_d[1].IN1
pt6[2] => ram6_d[2].IN1
pt6[3] => ram6_d[3].IN1
pt6[4] => ram6_d[4].IN1
pt6[5] => ram6_d[5].IN1
pt6[6] => ram6_d[6].IN1
pt6[7] => ram6_d[7].IN1
pt6[8] => ram6_d[8].IN1
pt6[9] => ram6_d[9].IN1
pt6[10] => ram6_d[10].IN1
pt6[11] => ram6_d[11].IN1
pt6[12] => ram6_d[12].IN1
pt6[13] => ram6_d[13].IN1
pt6[14] => ram6_d[14].IN1
pt6[15] => ram6_d[15].IN1
pt6[16] => ram6_d[16].IN1
pt6[17] => ram6_d[17].IN1
pt6[18] => ram6_d[18].IN1
pt6[19] => ram6_d[19].IN1
pt6[20] => ram6_d[20].IN1
pt6[21] => ram6_d[21].IN1
pt7[0] => ram7_d[0].IN1
pt7[1] => ram7_d[1].IN1
pt7[2] => ram7_d[2].IN1
pt7[3] => ram7_d[3].IN1
pt7[4] => ram7_d[4].IN1
pt7[5] => ram7_d[5].IN1
pt7[6] => ram7_d[6].IN1
pt7[7] => ram7_d[7].IN1
pt7[8] => ram7_d[8].IN1
pt7[9] => ram7_d[9].IN1
pt7[10] => ram7_d[10].IN1
pt7[11] => ram7_d[11].IN1
pt7[12] => ram7_d[12].IN1
pt7[13] => ram7_d[13].IN1
pt7[14] => ram7_d[14].IN1
pt7[15] => ram7_d[15].IN1
pt7[16] => ram7_d[16].IN1
pt7[17] => ram7_d[17].IN1
pt7[18] => ram7_d[18].IN1
pt7[19] => ram7_d[19].IN1
pt7[20] => ram7_d[20].IN1
pt7[21] => ram7_d[21].IN1


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0
data[0] => data[0]~21.IN1
data[1] => data[1]~20.IN1
data[2] => data[2]~19.IN1
data[3] => data[3]~18.IN1
data[4] => data[4]~17.IN1
data[5] => data[5]~16.IN1
data[6] => data[6]~15.IN1
data[7] => data[7]~14.IN1
data[8] => data[8]~13.IN1
data[9] => data[9]~12.IN1
data[10] => data[10]~11.IN1
data[11] => data[11]~10.IN1
data[12] => data[12]~9.IN1
data[13] => data[13]~8.IN1
data[14] => data[14]~7.IN1
data[15] => data[15]~6.IN1
data[16] => data[16]~5.IN1
data[17] => data[17]~4.IN1
data[18] => data[18]~3.IN1
data[19] => data[19]~2.IN1
data[20] => data[20]~1.IN1
data[21] => data[21]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~2.IN1
wraddress[1] => wraddress[1]~1.IN1
wraddress[2] => wraddress[2]~0.IN1
rdaddress[0] => rdaddress[0]~2.IN1
rdaddress[1] => rdaddress[1]~1.IN1
rdaddress[2] => rdaddress[2]~0.IN1
clock => clock~0.IN1
enable => enable~0.IN1
aclr => aclr~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component
wren_a => altsyncram_47n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_47n1:auto_generated.data_a[0]
data_a[1] => altsyncram_47n1:auto_generated.data_a[1]
data_a[2] => altsyncram_47n1:auto_generated.data_a[2]
data_a[3] => altsyncram_47n1:auto_generated.data_a[3]
data_a[4] => altsyncram_47n1:auto_generated.data_a[4]
data_a[5] => altsyncram_47n1:auto_generated.data_a[5]
data_a[6] => altsyncram_47n1:auto_generated.data_a[6]
data_a[7] => altsyncram_47n1:auto_generated.data_a[7]
data_a[8] => altsyncram_47n1:auto_generated.data_a[8]
data_a[9] => altsyncram_47n1:auto_generated.data_a[9]
data_a[10] => altsyncram_47n1:auto_generated.data_a[10]
data_a[11] => altsyncram_47n1:auto_generated.data_a[11]
data_a[12] => altsyncram_47n1:auto_generated.data_a[12]
data_a[13] => altsyncram_47n1:auto_generated.data_a[13]
data_a[14] => altsyncram_47n1:auto_generated.data_a[14]
data_a[15] => altsyncram_47n1:auto_generated.data_a[15]
data_a[16] => altsyncram_47n1:auto_generated.data_a[16]
data_a[17] => altsyncram_47n1:auto_generated.data_a[17]
data_a[18] => altsyncram_47n1:auto_generated.data_a[18]
data_a[19] => altsyncram_47n1:auto_generated.data_a[19]
data_a[20] => altsyncram_47n1:auto_generated.data_a[20]
data_a[21] => altsyncram_47n1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_47n1:auto_generated.address_a[0]
address_a[1] => altsyncram_47n1:auto_generated.address_a[1]
address_a[2] => altsyncram_47n1:auto_generated.address_a[2]
address_b[0] => altsyncram_47n1:auto_generated.address_b[0]
address_b[1] => altsyncram_47n1:auto_generated.address_b[1]
address_b[2] => altsyncram_47n1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_47n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_47n1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_47n1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_b[0] <= altsyncram_47n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_47n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_47n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_47n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_47n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_47n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_47n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_47n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_47n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_47n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_47n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_47n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_47n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_47n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_47n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_47n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_47n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_47n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_47n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_47n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_47n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_47n1:auto_generated.q_b[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
aclr0 => ~NO_FANOUT~
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1
data[0] => data[0]~21.IN1
data[1] => data[1]~20.IN1
data[2] => data[2]~19.IN1
data[3] => data[3]~18.IN1
data[4] => data[4]~17.IN1
data[5] => data[5]~16.IN1
data[6] => data[6]~15.IN1
data[7] => data[7]~14.IN1
data[8] => data[8]~13.IN1
data[9] => data[9]~12.IN1
data[10] => data[10]~11.IN1
data[11] => data[11]~10.IN1
data[12] => data[12]~9.IN1
data[13] => data[13]~8.IN1
data[14] => data[14]~7.IN1
data[15] => data[15]~6.IN1
data[16] => data[16]~5.IN1
data[17] => data[17]~4.IN1
data[18] => data[18]~3.IN1
data[19] => data[19]~2.IN1
data[20] => data[20]~1.IN1
data[21] => data[21]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~2.IN1
wraddress[1] => wraddress[1]~1.IN1
wraddress[2] => wraddress[2]~0.IN1
rdaddress[0] => rdaddress[0]~2.IN1
rdaddress[1] => rdaddress[1]~1.IN1
rdaddress[2] => rdaddress[2]~0.IN1
clock => clock~0.IN1
enable => enable~0.IN1
aclr => aclr~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component
wren_a => altsyncram_47n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_47n1:auto_generated.data_a[0]
data_a[1] => altsyncram_47n1:auto_generated.data_a[1]
data_a[2] => altsyncram_47n1:auto_generated.data_a[2]
data_a[3] => altsyncram_47n1:auto_generated.data_a[3]
data_a[4] => altsyncram_47n1:auto_generated.data_a[4]
data_a[5] => altsyncram_47n1:auto_generated.data_a[5]
data_a[6] => altsyncram_47n1:auto_generated.data_a[6]
data_a[7] => altsyncram_47n1:auto_generated.data_a[7]
data_a[8] => altsyncram_47n1:auto_generated.data_a[8]
data_a[9] => altsyncram_47n1:auto_generated.data_a[9]
data_a[10] => altsyncram_47n1:auto_generated.data_a[10]
data_a[11] => altsyncram_47n1:auto_generated.data_a[11]
data_a[12] => altsyncram_47n1:auto_generated.data_a[12]
data_a[13] => altsyncram_47n1:auto_generated.data_a[13]
data_a[14] => altsyncram_47n1:auto_generated.data_a[14]
data_a[15] => altsyncram_47n1:auto_generated.data_a[15]
data_a[16] => altsyncram_47n1:auto_generated.data_a[16]
data_a[17] => altsyncram_47n1:auto_generated.data_a[17]
data_a[18] => altsyncram_47n1:auto_generated.data_a[18]
data_a[19] => altsyncram_47n1:auto_generated.data_a[19]
data_a[20] => altsyncram_47n1:auto_generated.data_a[20]
data_a[21] => altsyncram_47n1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_47n1:auto_generated.address_a[0]
address_a[1] => altsyncram_47n1:auto_generated.address_a[1]
address_a[2] => altsyncram_47n1:auto_generated.address_a[2]
address_b[0] => altsyncram_47n1:auto_generated.address_b[0]
address_b[1] => altsyncram_47n1:auto_generated.address_b[1]
address_b[2] => altsyncram_47n1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_47n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_47n1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_47n1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_b[0] <= altsyncram_47n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_47n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_47n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_47n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_47n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_47n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_47n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_47n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_47n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_47n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_47n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_47n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_47n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_47n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_47n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_47n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_47n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_47n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_47n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_47n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_47n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_47n1:auto_generated.q_b[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
aclr0 => ~NO_FANOUT~
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2
data[0] => data[0]~21.IN1
data[1] => data[1]~20.IN1
data[2] => data[2]~19.IN1
data[3] => data[3]~18.IN1
data[4] => data[4]~17.IN1
data[5] => data[5]~16.IN1
data[6] => data[6]~15.IN1
data[7] => data[7]~14.IN1
data[8] => data[8]~13.IN1
data[9] => data[9]~12.IN1
data[10] => data[10]~11.IN1
data[11] => data[11]~10.IN1
data[12] => data[12]~9.IN1
data[13] => data[13]~8.IN1
data[14] => data[14]~7.IN1
data[15] => data[15]~6.IN1
data[16] => data[16]~5.IN1
data[17] => data[17]~4.IN1
data[18] => data[18]~3.IN1
data[19] => data[19]~2.IN1
data[20] => data[20]~1.IN1
data[21] => data[21]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~2.IN1
wraddress[1] => wraddress[1]~1.IN1
wraddress[2] => wraddress[2]~0.IN1
rdaddress[0] => rdaddress[0]~2.IN1
rdaddress[1] => rdaddress[1]~1.IN1
rdaddress[2] => rdaddress[2]~0.IN1
clock => clock~0.IN1
enable => enable~0.IN1
aclr => aclr~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component
wren_a => altsyncram_47n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_47n1:auto_generated.data_a[0]
data_a[1] => altsyncram_47n1:auto_generated.data_a[1]
data_a[2] => altsyncram_47n1:auto_generated.data_a[2]
data_a[3] => altsyncram_47n1:auto_generated.data_a[3]
data_a[4] => altsyncram_47n1:auto_generated.data_a[4]
data_a[5] => altsyncram_47n1:auto_generated.data_a[5]
data_a[6] => altsyncram_47n1:auto_generated.data_a[6]
data_a[7] => altsyncram_47n1:auto_generated.data_a[7]
data_a[8] => altsyncram_47n1:auto_generated.data_a[8]
data_a[9] => altsyncram_47n1:auto_generated.data_a[9]
data_a[10] => altsyncram_47n1:auto_generated.data_a[10]
data_a[11] => altsyncram_47n1:auto_generated.data_a[11]
data_a[12] => altsyncram_47n1:auto_generated.data_a[12]
data_a[13] => altsyncram_47n1:auto_generated.data_a[13]
data_a[14] => altsyncram_47n1:auto_generated.data_a[14]
data_a[15] => altsyncram_47n1:auto_generated.data_a[15]
data_a[16] => altsyncram_47n1:auto_generated.data_a[16]
data_a[17] => altsyncram_47n1:auto_generated.data_a[17]
data_a[18] => altsyncram_47n1:auto_generated.data_a[18]
data_a[19] => altsyncram_47n1:auto_generated.data_a[19]
data_a[20] => altsyncram_47n1:auto_generated.data_a[20]
data_a[21] => altsyncram_47n1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_47n1:auto_generated.address_a[0]
address_a[1] => altsyncram_47n1:auto_generated.address_a[1]
address_a[2] => altsyncram_47n1:auto_generated.address_a[2]
address_b[0] => altsyncram_47n1:auto_generated.address_b[0]
address_b[1] => altsyncram_47n1:auto_generated.address_b[1]
address_b[2] => altsyncram_47n1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_47n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_47n1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_47n1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_b[0] <= altsyncram_47n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_47n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_47n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_47n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_47n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_47n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_47n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_47n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_47n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_47n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_47n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_47n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_47n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_47n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_47n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_47n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_47n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_47n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_47n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_47n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_47n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_47n1:auto_generated.q_b[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
aclr0 => ~NO_FANOUT~
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3
data[0] => data[0]~21.IN1
data[1] => data[1]~20.IN1
data[2] => data[2]~19.IN1
data[3] => data[3]~18.IN1
data[4] => data[4]~17.IN1
data[5] => data[5]~16.IN1
data[6] => data[6]~15.IN1
data[7] => data[7]~14.IN1
data[8] => data[8]~13.IN1
data[9] => data[9]~12.IN1
data[10] => data[10]~11.IN1
data[11] => data[11]~10.IN1
data[12] => data[12]~9.IN1
data[13] => data[13]~8.IN1
data[14] => data[14]~7.IN1
data[15] => data[15]~6.IN1
data[16] => data[16]~5.IN1
data[17] => data[17]~4.IN1
data[18] => data[18]~3.IN1
data[19] => data[19]~2.IN1
data[20] => data[20]~1.IN1
data[21] => data[21]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~2.IN1
wraddress[1] => wraddress[1]~1.IN1
wraddress[2] => wraddress[2]~0.IN1
rdaddress[0] => rdaddress[0]~2.IN1
rdaddress[1] => rdaddress[1]~1.IN1
rdaddress[2] => rdaddress[2]~0.IN1
clock => clock~0.IN1
enable => enable~0.IN1
aclr => aclr~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component
wren_a => altsyncram_47n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_47n1:auto_generated.data_a[0]
data_a[1] => altsyncram_47n1:auto_generated.data_a[1]
data_a[2] => altsyncram_47n1:auto_generated.data_a[2]
data_a[3] => altsyncram_47n1:auto_generated.data_a[3]
data_a[4] => altsyncram_47n1:auto_generated.data_a[4]
data_a[5] => altsyncram_47n1:auto_generated.data_a[5]
data_a[6] => altsyncram_47n1:auto_generated.data_a[6]
data_a[7] => altsyncram_47n1:auto_generated.data_a[7]
data_a[8] => altsyncram_47n1:auto_generated.data_a[8]
data_a[9] => altsyncram_47n1:auto_generated.data_a[9]
data_a[10] => altsyncram_47n1:auto_generated.data_a[10]
data_a[11] => altsyncram_47n1:auto_generated.data_a[11]
data_a[12] => altsyncram_47n1:auto_generated.data_a[12]
data_a[13] => altsyncram_47n1:auto_generated.data_a[13]
data_a[14] => altsyncram_47n1:auto_generated.data_a[14]
data_a[15] => altsyncram_47n1:auto_generated.data_a[15]
data_a[16] => altsyncram_47n1:auto_generated.data_a[16]
data_a[17] => altsyncram_47n1:auto_generated.data_a[17]
data_a[18] => altsyncram_47n1:auto_generated.data_a[18]
data_a[19] => altsyncram_47n1:auto_generated.data_a[19]
data_a[20] => altsyncram_47n1:auto_generated.data_a[20]
data_a[21] => altsyncram_47n1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_47n1:auto_generated.address_a[0]
address_a[1] => altsyncram_47n1:auto_generated.address_a[1]
address_a[2] => altsyncram_47n1:auto_generated.address_a[2]
address_b[0] => altsyncram_47n1:auto_generated.address_b[0]
address_b[1] => altsyncram_47n1:auto_generated.address_b[1]
address_b[2] => altsyncram_47n1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_47n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_47n1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_47n1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_b[0] <= altsyncram_47n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_47n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_47n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_47n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_47n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_47n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_47n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_47n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_47n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_47n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_47n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_47n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_47n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_47n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_47n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_47n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_47n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_47n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_47n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_47n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_47n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_47n1:auto_generated.q_b[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
aclr0 => ~NO_FANOUT~
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4
data[0] => data[0]~21.IN1
data[1] => data[1]~20.IN1
data[2] => data[2]~19.IN1
data[3] => data[3]~18.IN1
data[4] => data[4]~17.IN1
data[5] => data[5]~16.IN1
data[6] => data[6]~15.IN1
data[7] => data[7]~14.IN1
data[8] => data[8]~13.IN1
data[9] => data[9]~12.IN1
data[10] => data[10]~11.IN1
data[11] => data[11]~10.IN1
data[12] => data[12]~9.IN1
data[13] => data[13]~8.IN1
data[14] => data[14]~7.IN1
data[15] => data[15]~6.IN1
data[16] => data[16]~5.IN1
data[17] => data[17]~4.IN1
data[18] => data[18]~3.IN1
data[19] => data[19]~2.IN1
data[20] => data[20]~1.IN1
data[21] => data[21]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~2.IN1
wraddress[1] => wraddress[1]~1.IN1
wraddress[2] => wraddress[2]~0.IN1
rdaddress[0] => rdaddress[0]~2.IN1
rdaddress[1] => rdaddress[1]~1.IN1
rdaddress[2] => rdaddress[2]~0.IN1
clock => clock~0.IN1
enable => enable~0.IN1
aclr => aclr~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component
wren_a => altsyncram_47n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_47n1:auto_generated.data_a[0]
data_a[1] => altsyncram_47n1:auto_generated.data_a[1]
data_a[2] => altsyncram_47n1:auto_generated.data_a[2]
data_a[3] => altsyncram_47n1:auto_generated.data_a[3]
data_a[4] => altsyncram_47n1:auto_generated.data_a[4]
data_a[5] => altsyncram_47n1:auto_generated.data_a[5]
data_a[6] => altsyncram_47n1:auto_generated.data_a[6]
data_a[7] => altsyncram_47n1:auto_generated.data_a[7]
data_a[8] => altsyncram_47n1:auto_generated.data_a[8]
data_a[9] => altsyncram_47n1:auto_generated.data_a[9]
data_a[10] => altsyncram_47n1:auto_generated.data_a[10]
data_a[11] => altsyncram_47n1:auto_generated.data_a[11]
data_a[12] => altsyncram_47n1:auto_generated.data_a[12]
data_a[13] => altsyncram_47n1:auto_generated.data_a[13]
data_a[14] => altsyncram_47n1:auto_generated.data_a[14]
data_a[15] => altsyncram_47n1:auto_generated.data_a[15]
data_a[16] => altsyncram_47n1:auto_generated.data_a[16]
data_a[17] => altsyncram_47n1:auto_generated.data_a[17]
data_a[18] => altsyncram_47n1:auto_generated.data_a[18]
data_a[19] => altsyncram_47n1:auto_generated.data_a[19]
data_a[20] => altsyncram_47n1:auto_generated.data_a[20]
data_a[21] => altsyncram_47n1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_47n1:auto_generated.address_a[0]
address_a[1] => altsyncram_47n1:auto_generated.address_a[1]
address_a[2] => altsyncram_47n1:auto_generated.address_a[2]
address_b[0] => altsyncram_47n1:auto_generated.address_b[0]
address_b[1] => altsyncram_47n1:auto_generated.address_b[1]
address_b[2] => altsyncram_47n1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_47n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_47n1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_47n1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_b[0] <= altsyncram_47n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_47n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_47n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_47n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_47n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_47n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_47n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_47n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_47n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_47n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_47n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_47n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_47n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_47n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_47n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_47n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_47n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_47n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_47n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_47n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_47n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_47n1:auto_generated.q_b[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
aclr0 => ~NO_FANOUT~
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5
data[0] => data[0]~21.IN1
data[1] => data[1]~20.IN1
data[2] => data[2]~19.IN1
data[3] => data[3]~18.IN1
data[4] => data[4]~17.IN1
data[5] => data[5]~16.IN1
data[6] => data[6]~15.IN1
data[7] => data[7]~14.IN1
data[8] => data[8]~13.IN1
data[9] => data[9]~12.IN1
data[10] => data[10]~11.IN1
data[11] => data[11]~10.IN1
data[12] => data[12]~9.IN1
data[13] => data[13]~8.IN1
data[14] => data[14]~7.IN1
data[15] => data[15]~6.IN1
data[16] => data[16]~5.IN1
data[17] => data[17]~4.IN1
data[18] => data[18]~3.IN1
data[19] => data[19]~2.IN1
data[20] => data[20]~1.IN1
data[21] => data[21]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~2.IN1
wraddress[1] => wraddress[1]~1.IN1
wraddress[2] => wraddress[2]~0.IN1
rdaddress[0] => rdaddress[0]~2.IN1
rdaddress[1] => rdaddress[1]~1.IN1
rdaddress[2] => rdaddress[2]~0.IN1
clock => clock~0.IN1
enable => enable~0.IN1
aclr => aclr~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component
wren_a => altsyncram_47n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_47n1:auto_generated.data_a[0]
data_a[1] => altsyncram_47n1:auto_generated.data_a[1]
data_a[2] => altsyncram_47n1:auto_generated.data_a[2]
data_a[3] => altsyncram_47n1:auto_generated.data_a[3]
data_a[4] => altsyncram_47n1:auto_generated.data_a[4]
data_a[5] => altsyncram_47n1:auto_generated.data_a[5]
data_a[6] => altsyncram_47n1:auto_generated.data_a[6]
data_a[7] => altsyncram_47n1:auto_generated.data_a[7]
data_a[8] => altsyncram_47n1:auto_generated.data_a[8]
data_a[9] => altsyncram_47n1:auto_generated.data_a[9]
data_a[10] => altsyncram_47n1:auto_generated.data_a[10]
data_a[11] => altsyncram_47n1:auto_generated.data_a[11]
data_a[12] => altsyncram_47n1:auto_generated.data_a[12]
data_a[13] => altsyncram_47n1:auto_generated.data_a[13]
data_a[14] => altsyncram_47n1:auto_generated.data_a[14]
data_a[15] => altsyncram_47n1:auto_generated.data_a[15]
data_a[16] => altsyncram_47n1:auto_generated.data_a[16]
data_a[17] => altsyncram_47n1:auto_generated.data_a[17]
data_a[18] => altsyncram_47n1:auto_generated.data_a[18]
data_a[19] => altsyncram_47n1:auto_generated.data_a[19]
data_a[20] => altsyncram_47n1:auto_generated.data_a[20]
data_a[21] => altsyncram_47n1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_47n1:auto_generated.address_a[0]
address_a[1] => altsyncram_47n1:auto_generated.address_a[1]
address_a[2] => altsyncram_47n1:auto_generated.address_a[2]
address_b[0] => altsyncram_47n1:auto_generated.address_b[0]
address_b[1] => altsyncram_47n1:auto_generated.address_b[1]
address_b[2] => altsyncram_47n1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_47n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_47n1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_47n1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_b[0] <= altsyncram_47n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_47n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_47n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_47n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_47n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_47n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_47n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_47n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_47n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_47n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_47n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_47n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_47n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_47n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_47n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_47n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_47n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_47n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_47n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_47n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_47n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_47n1:auto_generated.q_b[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
aclr0 => ~NO_FANOUT~
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6
data[0] => data[0]~21.IN1
data[1] => data[1]~20.IN1
data[2] => data[2]~19.IN1
data[3] => data[3]~18.IN1
data[4] => data[4]~17.IN1
data[5] => data[5]~16.IN1
data[6] => data[6]~15.IN1
data[7] => data[7]~14.IN1
data[8] => data[8]~13.IN1
data[9] => data[9]~12.IN1
data[10] => data[10]~11.IN1
data[11] => data[11]~10.IN1
data[12] => data[12]~9.IN1
data[13] => data[13]~8.IN1
data[14] => data[14]~7.IN1
data[15] => data[15]~6.IN1
data[16] => data[16]~5.IN1
data[17] => data[17]~4.IN1
data[18] => data[18]~3.IN1
data[19] => data[19]~2.IN1
data[20] => data[20]~1.IN1
data[21] => data[21]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~2.IN1
wraddress[1] => wraddress[1]~1.IN1
wraddress[2] => wraddress[2]~0.IN1
rdaddress[0] => rdaddress[0]~2.IN1
rdaddress[1] => rdaddress[1]~1.IN1
rdaddress[2] => rdaddress[2]~0.IN1
clock => clock~0.IN1
enable => enable~0.IN1
aclr => aclr~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component
wren_a => altsyncram_47n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_47n1:auto_generated.data_a[0]
data_a[1] => altsyncram_47n1:auto_generated.data_a[1]
data_a[2] => altsyncram_47n1:auto_generated.data_a[2]
data_a[3] => altsyncram_47n1:auto_generated.data_a[3]
data_a[4] => altsyncram_47n1:auto_generated.data_a[4]
data_a[5] => altsyncram_47n1:auto_generated.data_a[5]
data_a[6] => altsyncram_47n1:auto_generated.data_a[6]
data_a[7] => altsyncram_47n1:auto_generated.data_a[7]
data_a[8] => altsyncram_47n1:auto_generated.data_a[8]
data_a[9] => altsyncram_47n1:auto_generated.data_a[9]
data_a[10] => altsyncram_47n1:auto_generated.data_a[10]
data_a[11] => altsyncram_47n1:auto_generated.data_a[11]
data_a[12] => altsyncram_47n1:auto_generated.data_a[12]
data_a[13] => altsyncram_47n1:auto_generated.data_a[13]
data_a[14] => altsyncram_47n1:auto_generated.data_a[14]
data_a[15] => altsyncram_47n1:auto_generated.data_a[15]
data_a[16] => altsyncram_47n1:auto_generated.data_a[16]
data_a[17] => altsyncram_47n1:auto_generated.data_a[17]
data_a[18] => altsyncram_47n1:auto_generated.data_a[18]
data_a[19] => altsyncram_47n1:auto_generated.data_a[19]
data_a[20] => altsyncram_47n1:auto_generated.data_a[20]
data_a[21] => altsyncram_47n1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_47n1:auto_generated.address_a[0]
address_a[1] => altsyncram_47n1:auto_generated.address_a[1]
address_a[2] => altsyncram_47n1:auto_generated.address_a[2]
address_b[0] => altsyncram_47n1:auto_generated.address_b[0]
address_b[1] => altsyncram_47n1:auto_generated.address_b[1]
address_b[2] => altsyncram_47n1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_47n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_47n1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_47n1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_b[0] <= altsyncram_47n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_47n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_47n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_47n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_47n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_47n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_47n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_47n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_47n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_47n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_47n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_47n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_47n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_47n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_47n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_47n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_47n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_47n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_47n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_47n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_47n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_47n1:auto_generated.q_b[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
aclr0 => ~NO_FANOUT~
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7
data[0] => data[0]~21.IN1
data[1] => data[1]~20.IN1
data[2] => data[2]~19.IN1
data[3] => data[3]~18.IN1
data[4] => data[4]~17.IN1
data[5] => data[5]~16.IN1
data[6] => data[6]~15.IN1
data[7] => data[7]~14.IN1
data[8] => data[8]~13.IN1
data[9] => data[9]~12.IN1
data[10] => data[10]~11.IN1
data[11] => data[11]~10.IN1
data[12] => data[12]~9.IN1
data[13] => data[13]~8.IN1
data[14] => data[14]~7.IN1
data[15] => data[15]~6.IN1
data[16] => data[16]~5.IN1
data[17] => data[17]~4.IN1
data[18] => data[18]~3.IN1
data[19] => data[19]~2.IN1
data[20] => data[20]~1.IN1
data[21] => data[21]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~2.IN1
wraddress[1] => wraddress[1]~1.IN1
wraddress[2] => wraddress[2]~0.IN1
rdaddress[0] => rdaddress[0]~2.IN1
rdaddress[1] => rdaddress[1]~1.IN1
rdaddress[2] => rdaddress[2]~0.IN1
clock => clock~0.IN1
enable => enable~0.IN1
aclr => aclr~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component
wren_a => altsyncram_47n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_47n1:auto_generated.data_a[0]
data_a[1] => altsyncram_47n1:auto_generated.data_a[1]
data_a[2] => altsyncram_47n1:auto_generated.data_a[2]
data_a[3] => altsyncram_47n1:auto_generated.data_a[3]
data_a[4] => altsyncram_47n1:auto_generated.data_a[4]
data_a[5] => altsyncram_47n1:auto_generated.data_a[5]
data_a[6] => altsyncram_47n1:auto_generated.data_a[6]
data_a[7] => altsyncram_47n1:auto_generated.data_a[7]
data_a[8] => altsyncram_47n1:auto_generated.data_a[8]
data_a[9] => altsyncram_47n1:auto_generated.data_a[9]
data_a[10] => altsyncram_47n1:auto_generated.data_a[10]
data_a[11] => altsyncram_47n1:auto_generated.data_a[11]
data_a[12] => altsyncram_47n1:auto_generated.data_a[12]
data_a[13] => altsyncram_47n1:auto_generated.data_a[13]
data_a[14] => altsyncram_47n1:auto_generated.data_a[14]
data_a[15] => altsyncram_47n1:auto_generated.data_a[15]
data_a[16] => altsyncram_47n1:auto_generated.data_a[16]
data_a[17] => altsyncram_47n1:auto_generated.data_a[17]
data_a[18] => altsyncram_47n1:auto_generated.data_a[18]
data_a[19] => altsyncram_47n1:auto_generated.data_a[19]
data_a[20] => altsyncram_47n1:auto_generated.data_a[20]
data_a[21] => altsyncram_47n1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_47n1:auto_generated.address_a[0]
address_a[1] => altsyncram_47n1:auto_generated.address_a[1]
address_a[2] => altsyncram_47n1:auto_generated.address_a[2]
address_b[0] => altsyncram_47n1:auto_generated.address_b[0]
address_b[1] => altsyncram_47n1:auto_generated.address_b[1]
address_b[2] => altsyncram_47n1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_47n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_47n1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_47n1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_b[0] <= altsyncram_47n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_47n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_47n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_47n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_47n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_47n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_47n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_47n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_47n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_47n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_47n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_47n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_47n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_47n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_47n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_47n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_47n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_47n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_47n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_47n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_47n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_47n1:auto_generated.q_b[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_dct|two_d_dct_new:inst|transpose_matrix:tp_mtx_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
aclr0 => ~NO_FANOUT~
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst
clk => clk~0.IN8
clken => clken~0.IN8
aclr => aclr~0.IN8
y0[0] => ram0_d[0].IN1
y0[1] => ram0_d[1].IN1
y0[2] => ram0_d[2].IN1
y0[3] => ram0_d[3].IN1
y0[4] => ram0_d[4].IN1
y0[5] => ram0_d[5].IN1
y0[6] => ram0_d[6].IN1
y0[7] => ram0_d[7].IN1
y0[8] => ram0_d[8].IN1
y0[9] => ram0_d[9].IN1
y0[10] => ram0_d[10].IN1
y0[11] => ram0_d[11].IN1
y0[12] => ram0_d[12].IN1
y0[13] => ram0_d[13].IN1
y0[14] => ram0_d[14].IN1
y0[15] => ram0_d[15].IN1
y0[16] => ram0_d[16].IN1
y0[17] => ram0_d[17].IN1
y0[18] => ram0_d[18].IN1
y0[19] => ram0_d[19].IN1
y0[20] => ram0_d[20].IN1
y0[21] => ram0_d[21].IN1
y1[0] => ram1_d[0].IN1
y1[1] => ram1_d[1].IN1
y1[2] => ram1_d[2].IN1
y1[3] => ram1_d[3].IN1
y1[4] => ram1_d[4].IN1
y1[5] => ram1_d[5].IN1
y1[6] => ram1_d[6].IN1
y1[7] => ram1_d[7].IN1
y1[8] => ram1_d[8].IN1
y1[9] => ram1_d[9].IN1
y1[10] => ram1_d[10].IN1
y1[11] => ram1_d[11].IN1
y1[12] => ram1_d[12].IN1
y1[13] => ram1_d[13].IN1
y1[14] => ram1_d[14].IN1
y1[15] => ram1_d[15].IN1
y1[16] => ram1_d[16].IN1
y1[17] => ram1_d[17].IN1
y1[18] => ram1_d[18].IN1
y1[19] => ram1_d[19].IN1
y1[20] => ram1_d[20].IN1
y1[21] => ram1_d[21].IN1
y2[0] => ram2_d[0].IN1
y2[1] => ram2_d[1].IN1
y2[2] => ram2_d[2].IN1
y2[3] => ram2_d[3].IN1
y2[4] => ram2_d[4].IN1
y2[5] => ram2_d[5].IN1
y2[6] => ram2_d[6].IN1
y2[7] => ram2_d[7].IN1
y2[8] => ram2_d[8].IN1
y2[9] => ram2_d[9].IN1
y2[10] => ram2_d[10].IN1
y2[11] => ram2_d[11].IN1
y2[12] => ram2_d[12].IN1
y2[13] => ram2_d[13].IN1
y2[14] => ram2_d[14].IN1
y2[15] => ram2_d[15].IN1
y2[16] => ram2_d[16].IN1
y2[17] => ram2_d[17].IN1
y2[18] => ram2_d[18].IN1
y2[19] => ram2_d[19].IN1
y2[20] => ram2_d[20].IN1
y2[21] => ram2_d[21].IN1
y3[0] => ram3_d[0].IN1
y3[1] => ram3_d[1].IN1
y3[2] => ram3_d[2].IN1
y3[3] => ram3_d[3].IN1
y3[4] => ram3_d[4].IN1
y3[5] => ram3_d[5].IN1
y3[6] => ram3_d[6].IN1
y3[7] => ram3_d[7].IN1
y3[8] => ram3_d[8].IN1
y3[9] => ram3_d[9].IN1
y3[10] => ram3_d[10].IN1
y3[11] => ram3_d[11].IN1
y3[12] => ram3_d[12].IN1
y3[13] => ram3_d[13].IN1
y3[14] => ram3_d[14].IN1
y3[15] => ram3_d[15].IN1
y3[16] => ram3_d[16].IN1
y3[17] => ram3_d[17].IN1
y3[18] => ram3_d[18].IN1
y3[19] => ram3_d[19].IN1
y3[20] => ram3_d[20].IN1
y3[21] => ram3_d[21].IN1
y4[0] => ram4_d[0].IN1
y4[1] => ram4_d[1].IN1
y4[2] => ram4_d[2].IN1
y4[3] => ram4_d[3].IN1
y4[4] => ram4_d[4].IN1
y4[5] => ram4_d[5].IN1
y4[6] => ram4_d[6].IN1
y4[7] => ram4_d[7].IN1
y4[8] => ram4_d[8].IN1
y4[9] => ram4_d[9].IN1
y4[10] => ram4_d[10].IN1
y4[11] => ram4_d[11].IN1
y4[12] => ram4_d[12].IN1
y4[13] => ram4_d[13].IN1
y4[14] => ram4_d[14].IN1
y4[15] => ram4_d[15].IN1
y4[16] => ram4_d[16].IN1
y4[17] => ram4_d[17].IN1
y4[18] => ram4_d[18].IN1
y4[19] => ram4_d[19].IN1
y4[20] => ram4_d[20].IN1
y4[21] => ram4_d[21].IN1
y5[0] => ram5_d[0].IN1
y5[1] => ram5_d[1].IN1
y5[2] => ram5_d[2].IN1
y5[3] => ram5_d[3].IN1
y5[4] => ram5_d[4].IN1
y5[5] => ram5_d[5].IN1
y5[6] => ram5_d[6].IN1
y5[7] => ram5_d[7].IN1
y5[8] => ram5_d[8].IN1
y5[9] => ram5_d[9].IN1
y5[10] => ram5_d[10].IN1
y5[11] => ram5_d[11].IN1
y5[12] => ram5_d[12].IN1
y5[13] => ram5_d[13].IN1
y5[14] => ram5_d[14].IN1
y5[15] => ram5_d[15].IN1
y5[16] => ram5_d[16].IN1
y5[17] => ram5_d[17].IN1
y5[18] => ram5_d[18].IN1
y5[19] => ram5_d[19].IN1
y5[20] => ram5_d[20].IN1
y5[21] => ram5_d[21].IN1
y6[0] => ram6_d[0].IN1
y6[1] => ram6_d[1].IN1
y6[2] => ram6_d[2].IN1
y6[3] => ram6_d[3].IN1
y6[4] => ram6_d[4].IN1
y6[5] => ram6_d[5].IN1
y6[6] => ram6_d[6].IN1
y6[7] => ram6_d[7].IN1
y6[8] => ram6_d[8].IN1
y6[9] => ram6_d[9].IN1
y6[10] => ram6_d[10].IN1
y6[11] => ram6_d[11].IN1
y6[12] => ram6_d[12].IN1
y6[13] => ram6_d[13].IN1
y6[14] => ram6_d[14].IN1
y6[15] => ram6_d[15].IN1
y6[16] => ram6_d[16].IN1
y6[17] => ram6_d[17].IN1
y6[18] => ram6_d[18].IN1
y6[19] => ram6_d[19].IN1
y6[20] => ram6_d[20].IN1
y6[21] => ram6_d[21].IN1
y7[0] => ram7_d[0].IN1
y7[1] => ram7_d[1].IN1
y7[2] => ram7_d[2].IN1
y7[3] => ram7_d[3].IN1
y7[4] => ram7_d[4].IN1
y7[5] => ram7_d[5].IN1
y7[6] => ram7_d[6].IN1
y7[7] => ram7_d[7].IN1
y7[8] => ram7_d[8].IN1
y7[9] => ram7_d[9].IN1
y7[10] => ram7_d[10].IN1
y7[11] => ram7_d[11].IN1
y7[12] => ram7_d[12].IN1
y7[13] => ram7_d[13].IN1
y7[14] => ram7_d[14].IN1
y7[15] => ram7_d[15].IN1
y7[16] => ram7_d[16].IN1
y7[17] => ram7_d[17].IN1
y7[18] => ram7_d[18].IN1
y7[19] => ram7_d[19].IN1
y7[20] => ram7_d[20].IN1
y7[21] => ram7_d[21].IN1
dct_out[0] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dct_out[1] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dct_out[2] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
dct_out[3] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
dct_out[4] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
dct_out[5] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
dct_out[6] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dct_out[7] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dct_out[8] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dct_out[9] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dct_out[10] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dct_out[11] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dct_out[12] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dct_out[13] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dct_out[14] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dct_out[15] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dct_out[16] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dct_out[17] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dct_out[18] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dct_out[19] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dct_out[20] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dct_out[21] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0
data[0] => data[0]~21.IN1
data[1] => data[1]~20.IN1
data[2] => data[2]~19.IN1
data[3] => data[3]~18.IN1
data[4] => data[4]~17.IN1
data[5] => data[5]~16.IN1
data[6] => data[6]~15.IN1
data[7] => data[7]~14.IN1
data[8] => data[8]~13.IN1
data[9] => data[9]~12.IN1
data[10] => data[10]~11.IN1
data[11] => data[11]~10.IN1
data[12] => data[12]~9.IN1
data[13] => data[13]~8.IN1
data[14] => data[14]~7.IN1
data[15] => data[15]~6.IN1
data[16] => data[16]~5.IN1
data[17] => data[17]~4.IN1
data[18] => data[18]~3.IN1
data[19] => data[19]~2.IN1
data[20] => data[20]~1.IN1
data[21] => data[21]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~2.IN1
wraddress[1] => wraddress[1]~1.IN1
wraddress[2] => wraddress[2]~0.IN1
rdaddress[0] => rdaddress[0]~2.IN1
rdaddress[1] => rdaddress[1]~1.IN1
rdaddress[2] => rdaddress[2]~0.IN1
clock => clock~0.IN1
enable => enable~0.IN1
aclr => aclr~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component
wren_a => altsyncram_47n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_47n1:auto_generated.data_a[0]
data_a[1] => altsyncram_47n1:auto_generated.data_a[1]
data_a[2] => altsyncram_47n1:auto_generated.data_a[2]
data_a[3] => altsyncram_47n1:auto_generated.data_a[3]
data_a[4] => altsyncram_47n1:auto_generated.data_a[4]
data_a[5] => altsyncram_47n1:auto_generated.data_a[5]
data_a[6] => altsyncram_47n1:auto_generated.data_a[6]
data_a[7] => altsyncram_47n1:auto_generated.data_a[7]
data_a[8] => altsyncram_47n1:auto_generated.data_a[8]
data_a[9] => altsyncram_47n1:auto_generated.data_a[9]
data_a[10] => altsyncram_47n1:auto_generated.data_a[10]
data_a[11] => altsyncram_47n1:auto_generated.data_a[11]
data_a[12] => altsyncram_47n1:auto_generated.data_a[12]
data_a[13] => altsyncram_47n1:auto_generated.data_a[13]
data_a[14] => altsyncram_47n1:auto_generated.data_a[14]
data_a[15] => altsyncram_47n1:auto_generated.data_a[15]
data_a[16] => altsyncram_47n1:auto_generated.data_a[16]
data_a[17] => altsyncram_47n1:auto_generated.data_a[17]
data_a[18] => altsyncram_47n1:auto_generated.data_a[18]
data_a[19] => altsyncram_47n1:auto_generated.data_a[19]
data_a[20] => altsyncram_47n1:auto_generated.data_a[20]
data_a[21] => altsyncram_47n1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_47n1:auto_generated.address_a[0]
address_a[1] => altsyncram_47n1:auto_generated.address_a[1]
address_a[2] => altsyncram_47n1:auto_generated.address_a[2]
address_b[0] => altsyncram_47n1:auto_generated.address_b[0]
address_b[1] => altsyncram_47n1:auto_generated.address_b[1]
address_b[2] => altsyncram_47n1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_47n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_47n1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_47n1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_b[0] <= altsyncram_47n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_47n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_47n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_47n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_47n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_47n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_47n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_47n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_47n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_47n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_47n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_47n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_47n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_47n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_47n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_47n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_47n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_47n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_47n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_47n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_47n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_47n1:auto_generated.q_b[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram0|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
aclr0 => ~NO_FANOUT~
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1
data[0] => data[0]~21.IN1
data[1] => data[1]~20.IN1
data[2] => data[2]~19.IN1
data[3] => data[3]~18.IN1
data[4] => data[4]~17.IN1
data[5] => data[5]~16.IN1
data[6] => data[6]~15.IN1
data[7] => data[7]~14.IN1
data[8] => data[8]~13.IN1
data[9] => data[9]~12.IN1
data[10] => data[10]~11.IN1
data[11] => data[11]~10.IN1
data[12] => data[12]~9.IN1
data[13] => data[13]~8.IN1
data[14] => data[14]~7.IN1
data[15] => data[15]~6.IN1
data[16] => data[16]~5.IN1
data[17] => data[17]~4.IN1
data[18] => data[18]~3.IN1
data[19] => data[19]~2.IN1
data[20] => data[20]~1.IN1
data[21] => data[21]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~2.IN1
wraddress[1] => wraddress[1]~1.IN1
wraddress[2] => wraddress[2]~0.IN1
rdaddress[0] => rdaddress[0]~2.IN1
rdaddress[1] => rdaddress[1]~1.IN1
rdaddress[2] => rdaddress[2]~0.IN1
clock => clock~0.IN1
enable => enable~0.IN1
aclr => aclr~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component
wren_a => altsyncram_47n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_47n1:auto_generated.data_a[0]
data_a[1] => altsyncram_47n1:auto_generated.data_a[1]
data_a[2] => altsyncram_47n1:auto_generated.data_a[2]
data_a[3] => altsyncram_47n1:auto_generated.data_a[3]
data_a[4] => altsyncram_47n1:auto_generated.data_a[4]
data_a[5] => altsyncram_47n1:auto_generated.data_a[5]
data_a[6] => altsyncram_47n1:auto_generated.data_a[6]
data_a[7] => altsyncram_47n1:auto_generated.data_a[7]
data_a[8] => altsyncram_47n1:auto_generated.data_a[8]
data_a[9] => altsyncram_47n1:auto_generated.data_a[9]
data_a[10] => altsyncram_47n1:auto_generated.data_a[10]
data_a[11] => altsyncram_47n1:auto_generated.data_a[11]
data_a[12] => altsyncram_47n1:auto_generated.data_a[12]
data_a[13] => altsyncram_47n1:auto_generated.data_a[13]
data_a[14] => altsyncram_47n1:auto_generated.data_a[14]
data_a[15] => altsyncram_47n1:auto_generated.data_a[15]
data_a[16] => altsyncram_47n1:auto_generated.data_a[16]
data_a[17] => altsyncram_47n1:auto_generated.data_a[17]
data_a[18] => altsyncram_47n1:auto_generated.data_a[18]
data_a[19] => altsyncram_47n1:auto_generated.data_a[19]
data_a[20] => altsyncram_47n1:auto_generated.data_a[20]
data_a[21] => altsyncram_47n1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_47n1:auto_generated.address_a[0]
address_a[1] => altsyncram_47n1:auto_generated.address_a[1]
address_a[2] => altsyncram_47n1:auto_generated.address_a[2]
address_b[0] => altsyncram_47n1:auto_generated.address_b[0]
address_b[1] => altsyncram_47n1:auto_generated.address_b[1]
address_b[2] => altsyncram_47n1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_47n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_47n1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_47n1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_b[0] <= altsyncram_47n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_47n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_47n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_47n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_47n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_47n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_47n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_47n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_47n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_47n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_47n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_47n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_47n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_47n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_47n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_47n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_47n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_47n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_47n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_47n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_47n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_47n1:auto_generated.q_b[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram1|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
aclr0 => ~NO_FANOUT~
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2
data[0] => data[0]~21.IN1
data[1] => data[1]~20.IN1
data[2] => data[2]~19.IN1
data[3] => data[3]~18.IN1
data[4] => data[4]~17.IN1
data[5] => data[5]~16.IN1
data[6] => data[6]~15.IN1
data[7] => data[7]~14.IN1
data[8] => data[8]~13.IN1
data[9] => data[9]~12.IN1
data[10] => data[10]~11.IN1
data[11] => data[11]~10.IN1
data[12] => data[12]~9.IN1
data[13] => data[13]~8.IN1
data[14] => data[14]~7.IN1
data[15] => data[15]~6.IN1
data[16] => data[16]~5.IN1
data[17] => data[17]~4.IN1
data[18] => data[18]~3.IN1
data[19] => data[19]~2.IN1
data[20] => data[20]~1.IN1
data[21] => data[21]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~2.IN1
wraddress[1] => wraddress[1]~1.IN1
wraddress[2] => wraddress[2]~0.IN1
rdaddress[0] => rdaddress[0]~2.IN1
rdaddress[1] => rdaddress[1]~1.IN1
rdaddress[2] => rdaddress[2]~0.IN1
clock => clock~0.IN1
enable => enable~0.IN1
aclr => aclr~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component
wren_a => altsyncram_47n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_47n1:auto_generated.data_a[0]
data_a[1] => altsyncram_47n1:auto_generated.data_a[1]
data_a[2] => altsyncram_47n1:auto_generated.data_a[2]
data_a[3] => altsyncram_47n1:auto_generated.data_a[3]
data_a[4] => altsyncram_47n1:auto_generated.data_a[4]
data_a[5] => altsyncram_47n1:auto_generated.data_a[5]
data_a[6] => altsyncram_47n1:auto_generated.data_a[6]
data_a[7] => altsyncram_47n1:auto_generated.data_a[7]
data_a[8] => altsyncram_47n1:auto_generated.data_a[8]
data_a[9] => altsyncram_47n1:auto_generated.data_a[9]
data_a[10] => altsyncram_47n1:auto_generated.data_a[10]
data_a[11] => altsyncram_47n1:auto_generated.data_a[11]
data_a[12] => altsyncram_47n1:auto_generated.data_a[12]
data_a[13] => altsyncram_47n1:auto_generated.data_a[13]
data_a[14] => altsyncram_47n1:auto_generated.data_a[14]
data_a[15] => altsyncram_47n1:auto_generated.data_a[15]
data_a[16] => altsyncram_47n1:auto_generated.data_a[16]
data_a[17] => altsyncram_47n1:auto_generated.data_a[17]
data_a[18] => altsyncram_47n1:auto_generated.data_a[18]
data_a[19] => altsyncram_47n1:auto_generated.data_a[19]
data_a[20] => altsyncram_47n1:auto_generated.data_a[20]
data_a[21] => altsyncram_47n1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_47n1:auto_generated.address_a[0]
address_a[1] => altsyncram_47n1:auto_generated.address_a[1]
address_a[2] => altsyncram_47n1:auto_generated.address_a[2]
address_b[0] => altsyncram_47n1:auto_generated.address_b[0]
address_b[1] => altsyncram_47n1:auto_generated.address_b[1]
address_b[2] => altsyncram_47n1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_47n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_47n1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_47n1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_b[0] <= altsyncram_47n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_47n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_47n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_47n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_47n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_47n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_47n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_47n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_47n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_47n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_47n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_47n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_47n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_47n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_47n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_47n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_47n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_47n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_47n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_47n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_47n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_47n1:auto_generated.q_b[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram2|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
aclr0 => ~NO_FANOUT~
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3
data[0] => data[0]~21.IN1
data[1] => data[1]~20.IN1
data[2] => data[2]~19.IN1
data[3] => data[3]~18.IN1
data[4] => data[4]~17.IN1
data[5] => data[5]~16.IN1
data[6] => data[6]~15.IN1
data[7] => data[7]~14.IN1
data[8] => data[8]~13.IN1
data[9] => data[9]~12.IN1
data[10] => data[10]~11.IN1
data[11] => data[11]~10.IN1
data[12] => data[12]~9.IN1
data[13] => data[13]~8.IN1
data[14] => data[14]~7.IN1
data[15] => data[15]~6.IN1
data[16] => data[16]~5.IN1
data[17] => data[17]~4.IN1
data[18] => data[18]~3.IN1
data[19] => data[19]~2.IN1
data[20] => data[20]~1.IN1
data[21] => data[21]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~2.IN1
wraddress[1] => wraddress[1]~1.IN1
wraddress[2] => wraddress[2]~0.IN1
rdaddress[0] => rdaddress[0]~2.IN1
rdaddress[1] => rdaddress[1]~1.IN1
rdaddress[2] => rdaddress[2]~0.IN1
clock => clock~0.IN1
enable => enable~0.IN1
aclr => aclr~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component
wren_a => altsyncram_47n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_47n1:auto_generated.data_a[0]
data_a[1] => altsyncram_47n1:auto_generated.data_a[1]
data_a[2] => altsyncram_47n1:auto_generated.data_a[2]
data_a[3] => altsyncram_47n1:auto_generated.data_a[3]
data_a[4] => altsyncram_47n1:auto_generated.data_a[4]
data_a[5] => altsyncram_47n1:auto_generated.data_a[5]
data_a[6] => altsyncram_47n1:auto_generated.data_a[6]
data_a[7] => altsyncram_47n1:auto_generated.data_a[7]
data_a[8] => altsyncram_47n1:auto_generated.data_a[8]
data_a[9] => altsyncram_47n1:auto_generated.data_a[9]
data_a[10] => altsyncram_47n1:auto_generated.data_a[10]
data_a[11] => altsyncram_47n1:auto_generated.data_a[11]
data_a[12] => altsyncram_47n1:auto_generated.data_a[12]
data_a[13] => altsyncram_47n1:auto_generated.data_a[13]
data_a[14] => altsyncram_47n1:auto_generated.data_a[14]
data_a[15] => altsyncram_47n1:auto_generated.data_a[15]
data_a[16] => altsyncram_47n1:auto_generated.data_a[16]
data_a[17] => altsyncram_47n1:auto_generated.data_a[17]
data_a[18] => altsyncram_47n1:auto_generated.data_a[18]
data_a[19] => altsyncram_47n1:auto_generated.data_a[19]
data_a[20] => altsyncram_47n1:auto_generated.data_a[20]
data_a[21] => altsyncram_47n1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_47n1:auto_generated.address_a[0]
address_a[1] => altsyncram_47n1:auto_generated.address_a[1]
address_a[2] => altsyncram_47n1:auto_generated.address_a[2]
address_b[0] => altsyncram_47n1:auto_generated.address_b[0]
address_b[1] => altsyncram_47n1:auto_generated.address_b[1]
address_b[2] => altsyncram_47n1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_47n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_47n1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_47n1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_b[0] <= altsyncram_47n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_47n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_47n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_47n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_47n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_47n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_47n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_47n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_47n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_47n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_47n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_47n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_47n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_47n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_47n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_47n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_47n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_47n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_47n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_47n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_47n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_47n1:auto_generated.q_b[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram3|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
aclr0 => ~NO_FANOUT~
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4
data[0] => data[0]~21.IN1
data[1] => data[1]~20.IN1
data[2] => data[2]~19.IN1
data[3] => data[3]~18.IN1
data[4] => data[4]~17.IN1
data[5] => data[5]~16.IN1
data[6] => data[6]~15.IN1
data[7] => data[7]~14.IN1
data[8] => data[8]~13.IN1
data[9] => data[9]~12.IN1
data[10] => data[10]~11.IN1
data[11] => data[11]~10.IN1
data[12] => data[12]~9.IN1
data[13] => data[13]~8.IN1
data[14] => data[14]~7.IN1
data[15] => data[15]~6.IN1
data[16] => data[16]~5.IN1
data[17] => data[17]~4.IN1
data[18] => data[18]~3.IN1
data[19] => data[19]~2.IN1
data[20] => data[20]~1.IN1
data[21] => data[21]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~2.IN1
wraddress[1] => wraddress[1]~1.IN1
wraddress[2] => wraddress[2]~0.IN1
rdaddress[0] => rdaddress[0]~2.IN1
rdaddress[1] => rdaddress[1]~1.IN1
rdaddress[2] => rdaddress[2]~0.IN1
clock => clock~0.IN1
enable => enable~0.IN1
aclr => aclr~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component
wren_a => altsyncram_47n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_47n1:auto_generated.data_a[0]
data_a[1] => altsyncram_47n1:auto_generated.data_a[1]
data_a[2] => altsyncram_47n1:auto_generated.data_a[2]
data_a[3] => altsyncram_47n1:auto_generated.data_a[3]
data_a[4] => altsyncram_47n1:auto_generated.data_a[4]
data_a[5] => altsyncram_47n1:auto_generated.data_a[5]
data_a[6] => altsyncram_47n1:auto_generated.data_a[6]
data_a[7] => altsyncram_47n1:auto_generated.data_a[7]
data_a[8] => altsyncram_47n1:auto_generated.data_a[8]
data_a[9] => altsyncram_47n1:auto_generated.data_a[9]
data_a[10] => altsyncram_47n1:auto_generated.data_a[10]
data_a[11] => altsyncram_47n1:auto_generated.data_a[11]
data_a[12] => altsyncram_47n1:auto_generated.data_a[12]
data_a[13] => altsyncram_47n1:auto_generated.data_a[13]
data_a[14] => altsyncram_47n1:auto_generated.data_a[14]
data_a[15] => altsyncram_47n1:auto_generated.data_a[15]
data_a[16] => altsyncram_47n1:auto_generated.data_a[16]
data_a[17] => altsyncram_47n1:auto_generated.data_a[17]
data_a[18] => altsyncram_47n1:auto_generated.data_a[18]
data_a[19] => altsyncram_47n1:auto_generated.data_a[19]
data_a[20] => altsyncram_47n1:auto_generated.data_a[20]
data_a[21] => altsyncram_47n1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_47n1:auto_generated.address_a[0]
address_a[1] => altsyncram_47n1:auto_generated.address_a[1]
address_a[2] => altsyncram_47n1:auto_generated.address_a[2]
address_b[0] => altsyncram_47n1:auto_generated.address_b[0]
address_b[1] => altsyncram_47n1:auto_generated.address_b[1]
address_b[2] => altsyncram_47n1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_47n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_47n1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_47n1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_b[0] <= altsyncram_47n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_47n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_47n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_47n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_47n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_47n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_47n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_47n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_47n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_47n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_47n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_47n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_47n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_47n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_47n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_47n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_47n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_47n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_47n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_47n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_47n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_47n1:auto_generated.q_b[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram4|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
aclr0 => ~NO_FANOUT~
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5
data[0] => data[0]~21.IN1
data[1] => data[1]~20.IN1
data[2] => data[2]~19.IN1
data[3] => data[3]~18.IN1
data[4] => data[4]~17.IN1
data[5] => data[5]~16.IN1
data[6] => data[6]~15.IN1
data[7] => data[7]~14.IN1
data[8] => data[8]~13.IN1
data[9] => data[9]~12.IN1
data[10] => data[10]~11.IN1
data[11] => data[11]~10.IN1
data[12] => data[12]~9.IN1
data[13] => data[13]~8.IN1
data[14] => data[14]~7.IN1
data[15] => data[15]~6.IN1
data[16] => data[16]~5.IN1
data[17] => data[17]~4.IN1
data[18] => data[18]~3.IN1
data[19] => data[19]~2.IN1
data[20] => data[20]~1.IN1
data[21] => data[21]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~2.IN1
wraddress[1] => wraddress[1]~1.IN1
wraddress[2] => wraddress[2]~0.IN1
rdaddress[0] => rdaddress[0]~2.IN1
rdaddress[1] => rdaddress[1]~1.IN1
rdaddress[2] => rdaddress[2]~0.IN1
clock => clock~0.IN1
enable => enable~0.IN1
aclr => aclr~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component
wren_a => altsyncram_47n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_47n1:auto_generated.data_a[0]
data_a[1] => altsyncram_47n1:auto_generated.data_a[1]
data_a[2] => altsyncram_47n1:auto_generated.data_a[2]
data_a[3] => altsyncram_47n1:auto_generated.data_a[3]
data_a[4] => altsyncram_47n1:auto_generated.data_a[4]
data_a[5] => altsyncram_47n1:auto_generated.data_a[5]
data_a[6] => altsyncram_47n1:auto_generated.data_a[6]
data_a[7] => altsyncram_47n1:auto_generated.data_a[7]
data_a[8] => altsyncram_47n1:auto_generated.data_a[8]
data_a[9] => altsyncram_47n1:auto_generated.data_a[9]
data_a[10] => altsyncram_47n1:auto_generated.data_a[10]
data_a[11] => altsyncram_47n1:auto_generated.data_a[11]
data_a[12] => altsyncram_47n1:auto_generated.data_a[12]
data_a[13] => altsyncram_47n1:auto_generated.data_a[13]
data_a[14] => altsyncram_47n1:auto_generated.data_a[14]
data_a[15] => altsyncram_47n1:auto_generated.data_a[15]
data_a[16] => altsyncram_47n1:auto_generated.data_a[16]
data_a[17] => altsyncram_47n1:auto_generated.data_a[17]
data_a[18] => altsyncram_47n1:auto_generated.data_a[18]
data_a[19] => altsyncram_47n1:auto_generated.data_a[19]
data_a[20] => altsyncram_47n1:auto_generated.data_a[20]
data_a[21] => altsyncram_47n1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_47n1:auto_generated.address_a[0]
address_a[1] => altsyncram_47n1:auto_generated.address_a[1]
address_a[2] => altsyncram_47n1:auto_generated.address_a[2]
address_b[0] => altsyncram_47n1:auto_generated.address_b[0]
address_b[1] => altsyncram_47n1:auto_generated.address_b[1]
address_b[2] => altsyncram_47n1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_47n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_47n1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_47n1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_b[0] <= altsyncram_47n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_47n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_47n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_47n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_47n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_47n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_47n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_47n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_47n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_47n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_47n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_47n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_47n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_47n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_47n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_47n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_47n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_47n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_47n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_47n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_47n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_47n1:auto_generated.q_b[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram5|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
aclr0 => ~NO_FANOUT~
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6
data[0] => data[0]~21.IN1
data[1] => data[1]~20.IN1
data[2] => data[2]~19.IN1
data[3] => data[3]~18.IN1
data[4] => data[4]~17.IN1
data[5] => data[5]~16.IN1
data[6] => data[6]~15.IN1
data[7] => data[7]~14.IN1
data[8] => data[8]~13.IN1
data[9] => data[9]~12.IN1
data[10] => data[10]~11.IN1
data[11] => data[11]~10.IN1
data[12] => data[12]~9.IN1
data[13] => data[13]~8.IN1
data[14] => data[14]~7.IN1
data[15] => data[15]~6.IN1
data[16] => data[16]~5.IN1
data[17] => data[17]~4.IN1
data[18] => data[18]~3.IN1
data[19] => data[19]~2.IN1
data[20] => data[20]~1.IN1
data[21] => data[21]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~2.IN1
wraddress[1] => wraddress[1]~1.IN1
wraddress[2] => wraddress[2]~0.IN1
rdaddress[0] => rdaddress[0]~2.IN1
rdaddress[1] => rdaddress[1]~1.IN1
rdaddress[2] => rdaddress[2]~0.IN1
clock => clock~0.IN1
enable => enable~0.IN1
aclr => aclr~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component
wren_a => altsyncram_47n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_47n1:auto_generated.data_a[0]
data_a[1] => altsyncram_47n1:auto_generated.data_a[1]
data_a[2] => altsyncram_47n1:auto_generated.data_a[2]
data_a[3] => altsyncram_47n1:auto_generated.data_a[3]
data_a[4] => altsyncram_47n1:auto_generated.data_a[4]
data_a[5] => altsyncram_47n1:auto_generated.data_a[5]
data_a[6] => altsyncram_47n1:auto_generated.data_a[6]
data_a[7] => altsyncram_47n1:auto_generated.data_a[7]
data_a[8] => altsyncram_47n1:auto_generated.data_a[8]
data_a[9] => altsyncram_47n1:auto_generated.data_a[9]
data_a[10] => altsyncram_47n1:auto_generated.data_a[10]
data_a[11] => altsyncram_47n1:auto_generated.data_a[11]
data_a[12] => altsyncram_47n1:auto_generated.data_a[12]
data_a[13] => altsyncram_47n1:auto_generated.data_a[13]
data_a[14] => altsyncram_47n1:auto_generated.data_a[14]
data_a[15] => altsyncram_47n1:auto_generated.data_a[15]
data_a[16] => altsyncram_47n1:auto_generated.data_a[16]
data_a[17] => altsyncram_47n1:auto_generated.data_a[17]
data_a[18] => altsyncram_47n1:auto_generated.data_a[18]
data_a[19] => altsyncram_47n1:auto_generated.data_a[19]
data_a[20] => altsyncram_47n1:auto_generated.data_a[20]
data_a[21] => altsyncram_47n1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_47n1:auto_generated.address_a[0]
address_a[1] => altsyncram_47n1:auto_generated.address_a[1]
address_a[2] => altsyncram_47n1:auto_generated.address_a[2]
address_b[0] => altsyncram_47n1:auto_generated.address_b[0]
address_b[1] => altsyncram_47n1:auto_generated.address_b[1]
address_b[2] => altsyncram_47n1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_47n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_47n1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_47n1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_b[0] <= altsyncram_47n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_47n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_47n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_47n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_47n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_47n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_47n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_47n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_47n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_47n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_47n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_47n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_47n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_47n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_47n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_47n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_47n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_47n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_47n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_47n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_47n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_47n1:auto_generated.q_b[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram6|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
aclr0 => ~NO_FANOUT~
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7
data[0] => data[0]~21.IN1
data[1] => data[1]~20.IN1
data[2] => data[2]~19.IN1
data[3] => data[3]~18.IN1
data[4] => data[4]~17.IN1
data[5] => data[5]~16.IN1
data[6] => data[6]~15.IN1
data[7] => data[7]~14.IN1
data[8] => data[8]~13.IN1
data[9] => data[9]~12.IN1
data[10] => data[10]~11.IN1
data[11] => data[11]~10.IN1
data[12] => data[12]~9.IN1
data[13] => data[13]~8.IN1
data[14] => data[14]~7.IN1
data[15] => data[15]~6.IN1
data[16] => data[16]~5.IN1
data[17] => data[17]~4.IN1
data[18] => data[18]~3.IN1
data[19] => data[19]~2.IN1
data[20] => data[20]~1.IN1
data[21] => data[21]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~2.IN1
wraddress[1] => wraddress[1]~1.IN1
wraddress[2] => wraddress[2]~0.IN1
rdaddress[0] => rdaddress[0]~2.IN1
rdaddress[1] => rdaddress[1]~1.IN1
rdaddress[2] => rdaddress[2]~0.IN1
clock => clock~0.IN1
enable => enable~0.IN1
aclr => aclr~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component
wren_a => altsyncram_47n1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_47n1:auto_generated.data_a[0]
data_a[1] => altsyncram_47n1:auto_generated.data_a[1]
data_a[2] => altsyncram_47n1:auto_generated.data_a[2]
data_a[3] => altsyncram_47n1:auto_generated.data_a[3]
data_a[4] => altsyncram_47n1:auto_generated.data_a[4]
data_a[5] => altsyncram_47n1:auto_generated.data_a[5]
data_a[6] => altsyncram_47n1:auto_generated.data_a[6]
data_a[7] => altsyncram_47n1:auto_generated.data_a[7]
data_a[8] => altsyncram_47n1:auto_generated.data_a[8]
data_a[9] => altsyncram_47n1:auto_generated.data_a[9]
data_a[10] => altsyncram_47n1:auto_generated.data_a[10]
data_a[11] => altsyncram_47n1:auto_generated.data_a[11]
data_a[12] => altsyncram_47n1:auto_generated.data_a[12]
data_a[13] => altsyncram_47n1:auto_generated.data_a[13]
data_a[14] => altsyncram_47n1:auto_generated.data_a[14]
data_a[15] => altsyncram_47n1:auto_generated.data_a[15]
data_a[16] => altsyncram_47n1:auto_generated.data_a[16]
data_a[17] => altsyncram_47n1:auto_generated.data_a[17]
data_a[18] => altsyncram_47n1:auto_generated.data_a[18]
data_a[19] => altsyncram_47n1:auto_generated.data_a[19]
data_a[20] => altsyncram_47n1:auto_generated.data_a[20]
data_a[21] => altsyncram_47n1:auto_generated.data_a[21]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
address_a[0] => altsyncram_47n1:auto_generated.address_a[0]
address_a[1] => altsyncram_47n1:auto_generated.address_a[1]
address_a[2] => altsyncram_47n1:auto_generated.address_a[2]
address_b[0] => altsyncram_47n1:auto_generated.address_b[0]
address_b[1] => altsyncram_47n1:auto_generated.address_b[1]
address_b[2] => altsyncram_47n1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_47n1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_47n1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_47n1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_b[0] <= altsyncram_47n1:auto_generated.q_b[0]
q_b[1] <= altsyncram_47n1:auto_generated.q_b[1]
q_b[2] <= altsyncram_47n1:auto_generated.q_b[2]
q_b[3] <= altsyncram_47n1:auto_generated.q_b[3]
q_b[4] <= altsyncram_47n1:auto_generated.q_b[4]
q_b[5] <= altsyncram_47n1:auto_generated.q_b[5]
q_b[6] <= altsyncram_47n1:auto_generated.q_b[6]
q_b[7] <= altsyncram_47n1:auto_generated.q_b[7]
q_b[8] <= altsyncram_47n1:auto_generated.q_b[8]
q_b[9] <= altsyncram_47n1:auto_generated.q_b[9]
q_b[10] <= altsyncram_47n1:auto_generated.q_b[10]
q_b[11] <= altsyncram_47n1:auto_generated.q_b[11]
q_b[12] <= altsyncram_47n1:auto_generated.q_b[12]
q_b[13] <= altsyncram_47n1:auto_generated.q_b[13]
q_b[14] <= altsyncram_47n1:auto_generated.q_b[14]
q_b[15] <= altsyncram_47n1:auto_generated.q_b[15]
q_b[16] <= altsyncram_47n1:auto_generated.q_b[16]
q_b[17] <= altsyncram_47n1:auto_generated.q_b[17]
q_b[18] <= altsyncram_47n1:auto_generated.q_b[18]
q_b[19] <= altsyncram_47n1:auto_generated.q_b[19]
q_b[20] <= altsyncram_47n1:auto_generated.q_b[20]
q_b[21] <= altsyncram_47n1:auto_generated.q_b[21]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_dct|two_d_dct_new:inst|column_dct:col_dct_inst|ram_tpmtx:ram7|altsyncram:altsyncram_component|altsyncram_47n1:auto_generated
aclr0 => ~NO_FANOUT~
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE


|top_dct|dct_pll:inst1
areset => areset~0.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|top_dct|dct_pll:inst1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


