# pipeline
pipeline CPU was copied from https://github.com/hz826/RISC-V-CPU
just transform the port to the corresponding BUS by top
the annotation was garbled since opening with ModelSim,there are only some in forward unit and hazard unit


Damn life!
