

================================================================
== Vivado HLS Report for 'filter_top_dummy_proc_fe'
================================================================
* Date:           Sat Mar 24 15:13:15 2018

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        fft_filter_hlsprj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   3.30|      2.39|        0.41|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  8193|  10241|  8193|  10241|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  8192|  10240|   4 ~ 5  |          -|          -|  2048|    no    |
        +----------+------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      43|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        2|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      95|
|Register         |        -|      -|     172|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      0|     172|     138|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +--------------------------+-------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |                      Module                     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+-------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |detector_tail_M_real_V_U  |filter_top_dummy_proc_fe_detector_tail_M_real_V  |        1|  0|   0|   512|   32|     1|        16384|
    |detector_tail_M_imag_V_U  |filter_top_dummy_proc_fe_detector_tail_M_real_V  |        1|  0|   0|   512|   32|     1|        16384|
    +--------------------------+-------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                                                 |        2|  0|   0|  1024|   64|     2|        32768|
    +--------------------------+-------------------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_218_p2       |     +    |      0|  0|  12|          12|           1|
    |ap_sig_bdd_158      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_167      |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_212_p2  |   icmp   |      0|  0|  13|          12|          13|
    |icmp_fu_239_p2      |   icmp   |      0|  0|   2|           3|           1|
    |tmp_4_fu_261_p2     |   icmp   |      0|  0|  12|          12|          11|
    |ap_sig_bdd_117      |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_145      |    or    |      0|  0|   1|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  43|          43|          30|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |   1|          7|    1|          7|
    |detector_tail_M_imag_V_address0  |   9|          3|    9|         27|
    |detector_tail_M_real_V_address0  |   9|          3|    9|         27|
    |i_reg_173                        |  12|          2|   12|         24|
    |output_xn1_din                   |  64|          3|   64|        192|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  95|         18|   95|        277|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   6|   0|    6|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |detector_tail_M_imag_V_load_reg_330  |  32|   0|   32|          0|
    |detector_tail_M_real_V_load_reg_325  |  32|   0|   32|          0|
    |i_1_reg_287                          |  12|   0|   12|          0|
    |i_reg_173                            |  12|   0|   12|          0|
    |icmp_reg_308                         |   1|   0|    1|          0|
    |input_xn2_load_reg_303               |  64|   0|   64|          0|
    |tmp_reg_292                          |  12|   0|   64|         52|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 172|   0|  224|         52|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|ap_done                   | out |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | filter_top_dummy_proc_fe | return value |
|config_fwd_data_V_din     | out |   16|   ap_fifo  |     config_fwd_data_V    |    pointer   |
|config_fwd_data_V_full_n  |  in |    1|   ap_fifo  |     config_fwd_data_V    |    pointer   |
|config_fwd_data_V_write   | out |    1|   ap_fifo  |     config_fwd_data_V    |    pointer   |
|config_inv_data_V_din     | out |   16|   ap_fifo  |     config_inv_data_V    |    pointer   |
|config_inv_data_V_full_n  |  in |    1|   ap_fifo  |     config_inv_data_V    |    pointer   |
|config_inv_data_V_write   | out |    1|   ap_fifo  |     config_inv_data_V    |    pointer   |
|in_r_TDATA                |  in |   64|    axis    |           in_r           |    pointer   |
|in_r_TVALID               |  in |    1|    axis    |           in_r           |    pointer   |
|in_r_TREADY               | out |    1|    axis    |           in_r           |    pointer   |
|input_xn2_address0        | out |   11|  ap_memory |         input_xn2        |     array    |
|input_xn2_ce0             | out |    1|  ap_memory |         input_xn2        |     array    |
|input_xn2_q0              |  in |   64|  ap_memory |         input_xn2        |     array    |
|output_xn1_din            | out |   64|   ap_fifo  |        output_xn1        |    pointer   |
|output_xn1_full_n         |  in |    1|   ap_fifo  |        output_xn1        |    pointer   |
|output_xn1_write          | out |    1|   ap_fifo  |        output_xn1        |    pointer   |
|output_xn2_din            | out |   64|   ap_fifo  |        output_xn2        |    pointer   |
|output_xn2_full_n         |  in |    1|   ap_fifo  |        output_xn2        |    pointer   |
|output_xn2_write          | out |    1|   ap_fifo  |        output_xn2        |    pointer   |
+--------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / (icmp)
	6  / (!icmp)
5 --> 
	6  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.44ns
ST_1: stg_7 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:0  call void (...)* @_ssdm_op_SpecInterface(i64* %in_r, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_8 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:1  call void (...)* @_ssdm_op_SpecInterface(i64* %output_xn2, [8 x i8]* @str83, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str83, [8 x i8]* @str83, [8 x i8]* @str83)

ST_1: stg_9 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:2  call void (...)* @_ssdm_op_SpecInterface(i64* %output_xn1, [8 x i8]* @str82, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str82, [8 x i8]* @str82, [8 x i8]* @str82)

ST_1: stg_10 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:3  call void (...)* @_ssdm_op_SpecInterface(i16* %config_inv_data_V, [8 x i8]* @str81, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str81, [8 x i8]* @str81, [8 x i8]* @str81)

ST_1: stg_11 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:4  call void (...)* @_ssdm_op_SpecInterface(i16* %config_fwd_data_V, [8 x i8]* @str80, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str80, [8 x i8]* @str80, [8 x i8]* @str80)

ST_1: stg_12 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:5  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %input_xn2, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_13 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:6  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %input_xn2, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: p_Result_s [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:7  %p_Result_s = call i16 @_ssdm_op_PartSet.i16.i16.i13.i32.i32(i16 undef, i13 3135, i32 0, i32 12)

ST_1: stg_15 [1/1] 1.44ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:8  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %config_fwd_data_V, i16 %p_Result_s)

ST_1: p_Result_1 [1/1] 0.00ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:9  %p_Result_1 = call i16 @_ssdm_op_PartSet.i16.i16.i13.i32.i32(i16 undef, i13 2, i32 0, i32 12)

ST_1: stg_17 [1/1] 1.44ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:10  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %config_inv_data_V, i16 %p_Result_1)

ST_1: stg_18 [1/1] 0.89ns
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:11  br label %0


 <State 2>: 2.39ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i12 [ 0, %_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit ], [ %i_1, %5 ]

ST_2: exitcond [1/1] 1.30ns
:1  %exitcond = icmp eq i12 %i, -2048

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

ST_2: i_1 [1/1] 1.30ns
:3  %i_1 = add i12 %i, 1

ST_2: stg_23 [1/1] 0.00ns
:4  br i1 %exitcond, label %6, label %1

ST_2: tmp [1/1] 0.00ns
:0  %tmp = zext i12 %i to i64

ST_2: input_xn2_addr [1/1] 0.00ns
:1  %input_xn2_addr = getelementptr [2048 x i64]* %input_xn2, i64 0, i64 %tmp

ST_2: input_xn2_load [2/2] 2.39ns
:2  %input_xn2_load = load i64* %input_xn2_addr, align 8

ST_2: stg_27 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.39ns
ST_3: input_xn2_load [1/2] 2.39ns
:2  %input_xn2_load = load i64* %input_xn2_addr, align 8


 <State 4>: 2.39ns
ST_4: stg_29 [1/1] 1.44ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn2, i64 %input_xn2_load)

ST_4: tmp_1 [1/1] 0.00ns
:4  %tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %i, i32 9, i32 11)

ST_4: icmp [1/1] 0.94ns
:5  %icmp = icmp eq i3 %tmp_1, 0

ST_4: stg_32 [1/1] 0.00ns
:6  br i1 %icmp, label %2, label %3

ST_4: in_read [1/1] 0.00ns
:0  %in_read = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %in_r)

ST_4: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = trunc i64 %in_read to i32

ST_4: in_M_imag_V_load_new [1/1] 0.00ns
:2  %in_M_imag_V_load_new = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %in_read, i32 32, i32 63)

ST_4: stg_36 [1/1] 1.44ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn1, i64 %in_read)

ST_4: tmp_4 [1/1] 1.30ns
:4  %tmp_4 = icmp ugt i12 %i, 1535

ST_4: stg_38 [1/1] 0.00ns
:5  br i1 %tmp_4, label %4, label %._crit_edge

ST_4: tmp_3 [1/1] 0.00ns
:0  %tmp_3 = trunc i12 %i to i9

ST_4: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = zext i9 %tmp_3 to i64

ST_4: detector_tail_M_real_V_addr_1 [1/1] 0.00ns
:2  %detector_tail_M_real_V_addr_1 = getelementptr [512 x i32]* @detector_tail_M_real_V, i64 0, i64 %tmp_6

ST_4: stg_42 [1/1] 2.39ns
:3  store i32 %tmp_2, i32* %detector_tail_M_real_V_addr_1, align 4

ST_4: detector_tail_M_imag_V_addr_1 [1/1] 0.00ns
:4  %detector_tail_M_imag_V_addr_1 = getelementptr [512 x i32]* @detector_tail_M_imag_V, i64 0, i64 %tmp_6

ST_4: stg_44 [1/1] 2.39ns
:5  store i32 %in_M_imag_V_load_new, i32* %detector_tail_M_imag_V_addr_1, align 4

ST_4: stg_45 [1/1] 0.00ns
:6  br label %._crit_edge

ST_4: stg_46 [1/1] 0.00ns
._crit_edge:0  br label %5

ST_4: detector_tail_M_real_V_addr [1/1] 0.00ns
:0  %detector_tail_M_real_V_addr = getelementptr [512 x i32]* @detector_tail_M_real_V, i64 0, i64 %tmp

ST_4: detector_tail_M_real_V_load [2/2] 2.39ns
:1  %detector_tail_M_real_V_load = load i32* %detector_tail_M_real_V_addr, align 4

ST_4: detector_tail_M_imag_V_addr [1/1] 0.00ns
:2  %detector_tail_M_imag_V_addr = getelementptr [512 x i32]* @detector_tail_M_imag_V, i64 0, i64 %tmp

ST_4: detector_tail_M_imag_V_load [2/2] 2.39ns
:3  %detector_tail_M_imag_V_load = load i32* %detector_tail_M_imag_V_addr, align 4


 <State 5>: 2.39ns
ST_5: detector_tail_M_real_V_load [1/2] 2.39ns
:1  %detector_tail_M_real_V_load = load i32* %detector_tail_M_real_V_addr, align 4

ST_5: detector_tail_M_imag_V_load [1/2] 2.39ns
:3  %detector_tail_M_imag_V_load = load i32* %detector_tail_M_imag_V_addr, align 4


 <State 6>: 1.44ns
ST_6: output_xn1_M_imag_V_addr [1/1] 0.00ns
:4  %output_xn1_M_imag_V_addr = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %detector_tail_M_imag_V_load, i32 %detector_tail_M_real_V_load)

ST_6: stg_54 [1/1] 1.44ns
:5  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn1, i64 %output_xn1_M_imag_V_addr)

ST_6: stg_55 [1/1] 0.00ns
:6  br label %5

ST_6: stg_56 [1/1] 0.00ns
:0  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ config_fwd_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x3b00740; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ config_inv_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x3f06510; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3c80e30; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_xn2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x42b3e70; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_xn1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x4e70310; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_xn2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x4e708e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ detector_tail_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x3938780; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ detector_tail_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x315b7f0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_7                         (specinterface    ) [ 0000000]
stg_8                         (specinterface    ) [ 0000000]
stg_9                         (specinterface    ) [ 0000000]
stg_10                        (specinterface    ) [ 0000000]
stg_11                        (specinterface    ) [ 0000000]
stg_12                        (specmemcore      ) [ 0000000]
stg_13                        (specinterface    ) [ 0000000]
p_Result_s                    (partset          ) [ 0000000]
stg_15                        (write            ) [ 0000000]
p_Result_1                    (partset          ) [ 0000000]
stg_17                        (write            ) [ 0000000]
stg_18                        (br               ) [ 0111111]
i                             (phi              ) [ 0011100]
exitcond                      (icmp             ) [ 0011111]
empty                         (speclooptripcount) [ 0000000]
i_1                           (add              ) [ 0111111]
stg_23                        (br               ) [ 0000000]
tmp                           (zext             ) [ 0001100]
input_xn2_addr                (getelementptr    ) [ 0001000]
stg_27                        (ret              ) [ 0000000]
input_xn2_load                (load             ) [ 0000100]
stg_29                        (write            ) [ 0000000]
tmp_1                         (partselect       ) [ 0000000]
icmp                          (icmp             ) [ 0011111]
stg_32                        (br               ) [ 0000000]
in_read                       (read             ) [ 0000000]
tmp_2                         (trunc            ) [ 0000000]
in_M_imag_V_load_new          (partselect       ) [ 0000000]
stg_36                        (write            ) [ 0000000]
tmp_4                         (icmp             ) [ 0011111]
stg_38                        (br               ) [ 0000000]
tmp_3                         (trunc            ) [ 0000000]
tmp_6                         (zext             ) [ 0000000]
detector_tail_M_real_V_addr_1 (getelementptr    ) [ 0000000]
stg_42                        (store            ) [ 0000000]
detector_tail_M_imag_V_addr_1 (getelementptr    ) [ 0000000]
stg_44                        (store            ) [ 0000000]
stg_45                        (br               ) [ 0000000]
stg_46                        (br               ) [ 0000000]
detector_tail_M_real_V_addr   (getelementptr    ) [ 0000010]
detector_tail_M_imag_V_addr   (getelementptr    ) [ 0000010]
detector_tail_M_real_V_load   (load             ) [ 0011101]
detector_tail_M_imag_V_load   (load             ) [ 0011101]
output_xn1_M_imag_V_addr      (bitconcatenate   ) [ 0000000]
stg_54                        (write            ) [ 0000000]
stg_55                        (br               ) [ 0000000]
stg_56                        (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="config_fwd_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_fwd_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="config_inv_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_inv_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_xn2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_xn2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_xn1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_xn1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_xn2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_xn2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="detector_tail_M_real_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detector_tail_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="detector_tail_M_imag_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detector_tail_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str83"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str82"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str81"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str80"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i16.i16.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="stg_15_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_15/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="stg_17_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="0"/>
<pin id="96" dir="0" index="2" bw="16" slack="0"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_17/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="stg_29_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="0" index="2" bw="64" slack="1"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_29/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="in_read_read_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="0"/>
<pin id="110" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="0"/>
<pin id="116" dir="0" index="2" bw="64" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_36/4 stg_54/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="input_xn2_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="12" slack="0"/>
<pin id="125" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_xn2_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="131" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_xn2_load/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="detector_tail_M_real_V_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="9" slack="0"/>
<pin id="137" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="detector_tail_M_real_V_addr_1/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_42/4 detector_tail_M_real_V_load/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="detector_tail_M_imag_V_addr_1_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="9" slack="0"/>
<pin id="149" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="detector_tail_M_imag_V_addr_1/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_44/4 detector_tail_M_imag_V_load/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="detector_tail_M_real_V_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="12" slack="2"/>
<pin id="161" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="detector_tail_M_real_V_addr/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="detector_tail_M_imag_V_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="12" slack="2"/>
<pin id="169" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="detector_tail_M_imag_V_addr/4 "/>
</bind>
</comp>

<comp id="173" class="1005" name="i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="12" slack="1"/>
<pin id="175" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="12" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_Result_s_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="13" slack="0"/>
<pin id="190" dir="0" index="3" bw="1" slack="0"/>
<pin id="191" dir="0" index="4" bw="5" slack="0"/>
<pin id="192" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_Result_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="3" slack="0"/>
<pin id="203" dir="0" index="3" bw="1" slack="0"/>
<pin id="204" dir="0" index="4" bw="5" slack="0"/>
<pin id="205" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="exitcond_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="12" slack="0"/>
<pin id="214" dir="0" index="1" bw="12" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="12" slack="2"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="0" index="3" bw="5" slack="0"/>
<pin id="234" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="in_M_imag_V_load_new_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="0" index="2" bw="7" slack="0"/>
<pin id="254" dir="0" index="3" bw="7" slack="0"/>
<pin id="255" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_M_imag_V_load_new/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_4_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="12" slack="2"/>
<pin id="263" dir="0" index="1" bw="12" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="2"/>
<pin id="269" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_6_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="output_xn1_M_imag_V_addr_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="1"/>
<pin id="280" dir="0" index="2" bw="32" slack="1"/>
<pin id="281" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="output_xn1_M_imag_V_addr/6 "/>
</bind>
</comp>

<comp id="287" class="1005" name="i_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="12" slack="0"/>
<pin id="289" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="2"/>
<pin id="294" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="298" class="1005" name="input_xn2_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="1"/>
<pin id="300" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_xn2_addr "/>
</bind>
</comp>

<comp id="303" class="1005" name="input_xn2_load_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="1"/>
<pin id="305" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_xn2_load "/>
</bind>
</comp>

<comp id="308" class="1005" name="icmp_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="2"/>
<pin id="310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="315" class="1005" name="detector_tail_M_real_V_addr_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="1"/>
<pin id="317" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="detector_tail_M_real_V_addr "/>
</bind>
</comp>

<comp id="320" class="1005" name="detector_tail_M_imag_V_addr_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="1"/>
<pin id="322" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="detector_tail_M_imag_V_addr "/>
</bind>
</comp>

<comp id="325" class="1005" name="detector_tail_M_real_V_load_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="detector_tail_M_real_V_load "/>
</bind>
</comp>

<comp id="330" class="1005" name="detector_tail_M_imag_V_load_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="detector_tail_M_imag_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="48" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="48" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="64" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="74" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="64" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="107" pin="2"/><net_sink comp="113" pin=2"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="62" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="62" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="62" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="62" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="62" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="198"><net_src comp="186" pin="5"/><net_sink comp="86" pin=2"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="199" pin=4"/></net>

<net id="211"><net_src comp="199" pin="5"/><net_sink comp="93" pin=2"/></net>

<net id="216"><net_src comp="177" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="177" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="60" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="177" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="235"><net_src comp="66" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="173" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="68" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="70" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="243"><net_src comp="229" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="72" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="107" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="256"><net_src comp="76" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="107" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="78" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="80" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="260"><net_src comp="250" pin="4"/><net_sink comp="152" pin=1"/></net>

<net id="265"><net_src comp="173" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="82" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="173" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="282"><net_src comp="84" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="277" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="290"><net_src comp="218" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="295"><net_src comp="224" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="301"><net_src comp="121" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="306"><net_src comp="128" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="311"><net_src comp="239" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="157" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="323"><net_src comp="165" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="328"><net_src comp="140" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="333"><net_src comp="152" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="277" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: config_fwd_data_V | {1 }
	Port: config_inv_data_V | {1 }
	Port: in_r | {}
	Port: input_xn2 | {}
	Port: output_xn1 | {4 6 }
	Port: output_xn2 | {4 }
	Port: detector_tail_M_real_V | {}
	Port: detector_tail_M_imag_V | {}
  - Chain level:
	State 1
		stg_15 : 1
		stg_17 : 1
	State 2
		exitcond : 1
		i_1 : 1
		stg_23 : 2
		tmp : 1
		input_xn2_addr : 2
		input_xn2_load : 3
	State 3
	State 4
		icmp : 1
		stg_32 : 2
		stg_38 : 1
		tmp_6 : 1
		detector_tail_M_real_V_addr_1 : 2
		stg_42 : 3
		detector_tail_M_imag_V_addr_1 : 2
		stg_44 : 3
		detector_tail_M_real_V_load : 1
		detector_tail_M_imag_V_load : 1
	State 5
	State 6
		stg_54 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |         exitcond_fu_212         |    0    |    12   |
|   icmp   |           icmp_fu_239           |    0    |    2    |
|          |           tmp_4_fu_261          |    0    |    12   |
|----------|---------------------------------|---------|---------|
|    add   |            i_1_fu_218           |    0    |    12   |
|----------|---------------------------------|---------|---------|
|          |        stg_15_write_fu_86       |    0    |    0    |
|   write  |        stg_17_write_fu_93       |    0    |    0    |
|          |       stg_29_write_fu_100       |    0    |    0    |
|          |         grp_write_fu_113        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   read   |       in_read_read_fu_107       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  partset |        p_Result_s_fu_186        |    0    |    0    |
|          |        p_Result_1_fu_199        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |            tmp_fu_224           |    0    |    0    |
|          |           tmp_6_fu_271          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|           tmp_1_fu_229          |    0    |    0    |
|          |   in_M_imag_V_load_new_fu_250   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |           tmp_2_fu_245          |    0    |    0    |
|          |           tmp_3_fu_267          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate| output_xn1_M_imag_V_addr_fu_277 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    38   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|detector_tail_M_imag_V_addr_reg_320|    9   |
|detector_tail_M_imag_V_load_reg_330|   32   |
|detector_tail_M_real_V_addr_reg_315|    9   |
|detector_tail_M_real_V_load_reg_325|   32   |
|            i_1_reg_287            |   12   |
|             i_reg_173             |   12   |
|            icmp_reg_308           |    1   |
|       input_xn2_addr_reg_298      |   11   |
|       input_xn2_load_reg_303      |   64   |
|            tmp_reg_292            |   64   |
+-----------------------------------+--------+
|               Total               |   246  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_113 |  p2  |   2  |  64  |   128  ||    64   |
| grp_access_fu_128 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_140 |  p0  |   3  |   9  |   27   ||    9    |
| grp_access_fu_152 |  p0  |   3  |   9  |   27   ||    9    |
|     i_reg_173     |  p0  |   2  |  12  |   24   ||    12   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   228  ||   4.46  ||   105   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   38   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   105  |
|  Register |    -   |   246  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   246  |   143  |
+-----------+--------+--------+--------+
