sch2hdl -intstyle ise -family spartan6 -verilog clockdivtest_drc.vf -w C:/.Xilinx/test00/clockdivtest.sch 
sch2hdl -intstyle ise -family spartan6 -verilog clockdivtest_drc.vf -w C:/.Xilinx/test00/clockdivtest.sch 
sch2hdl -intstyle ise -family spartan6 -verilog clockdivtest_drc.vf -w C:/.Xilinx/test00/clockdivtest.sch 
sch2sym -intstyle ise -family spartan6 -w -refsym clockdivtest C:/.Xilinx/test00/clockdivtest.sch C:/.Xilinx/test00/clockdivtest.sym 
sch2hdl -intstyle ise -family spartan6 -verilog clockdivtest_drc.vf -w C:/.Xilinx/test00/clockdivtest.sch 
sch2sym -intstyle ise -family spartan6 -w -refsym clockdivtest C:/.Xilinx/test00/clockdivtest.sch C:/.Xilinx/test00/clockdivtest.sym 
