arch/alpha/include/uapi/asm/errno.h:#define	ENAVAIL		119	/* No XENIX semaphores available */
arch/alpha/include/uapi/asm/mman.h:#define _MAP_HASSEMAPHORE 0x0200
arch/alpha/kernel/osf_sys.c:	if (flags & (_MAP_HASSEMAPHORE | _MAP_INHERIT | _MAP_UNALIGNED))
arch/alpha/mm/fault.c:		goto bad_area_nosemaphore;
arch/alpha/mm/fault.c: bad_area_nosemaphore:
arch/arc/Kconfig:	  hardware semaphores, shared memory,....
arch/arc/mm/fault.c:		goto bad_area_nosemaphore;
arch/arc/mm/fault.c:bad_area_nosemaphore:
arch/arm/lib/uaccess_with_memcpy.c:	/* the mmap semaphore is taken only if not in an atomic context */
arch/arm/mach-omap2/control.c:	u32 sdrc_module_semaphore;
arch/arm/mach-omap2/control.c:	scratchpad_contents.sdrc_module_semaphore = 0x0;
arch/arm/mach-versatile/spc.c:#include <linux/semaphore.h>
arch/arm/mach-versatile/spc.c:	struct semaphore sem;
arch/csky/mm/fault.c:static inline void bad_area_nosemaphore(struct pt_regs *regs, struct mm_struct *mm, int code, unsigned long addr)
arch/csky/mm/fault.c:		bad_area_nosemaphore(regs, mm, code, addr);
arch/csky/mm/fault.c:		bad_area_nosemaphore(regs, mm, code, addr);
arch/hexagon/mm/vm_fault.c:		goto bad_area_nosemaphore;
arch/hexagon/mm/vm_fault.c:bad_area_nosemaphore:
arch/loongarch/mm/fault.c:		goto bad_area_nosemaphore;
arch/loongarch/mm/fault.c:bad_area_nosemaphore:
arch/m68k/atari/stdma.c:static int stdma_locked;			/* the semaphore */
arch/m68k/mm/fault.c:		goto map_err_nosemaphore;
arch/m68k/mm/fault.c:map_err_nosemaphore:
arch/microblaze/kernel/sys_microblaze.c:#include <linux/semaphore.h>
arch/microblaze/mm/fault.c:			goto bad_area_nosemaphore;
arch/microblaze/mm/fault.c:			goto bad_area_nosemaphore;
arch/microblaze/mm/fault.c:		goto bad_area_nosemaphore;
arch/microblaze/mm/fault.c:bad_area_nosemaphore:
arch/mips/cavium-octeon/flash_setup.c:#include <linux/semaphore.h>
arch/mips/cavium-octeon/setup.c:DEFINE_SEMAPHORE(octeon_bootbus_sem, 1);
arch/mips/include/asm/octeon/octeon.h:extern struct semaphore octeon_bootbus_sem;
arch/mips/include/asm/sgi/mc.h:	volatile u32 syssembit;		/* Uni-bit system semaphore */
arch/mips/include/uapi/asm/errno.h:#define ENAVAIL		138	/* No XENIX semaphores available */
arch/mips/include/uapi/asm/sembuf.h:	unsigned long	sem_nsems;		/* no. of semaphores in array */
arch/mips/include/uapi/asm/sembuf.h:	unsigned long	sem_nsems;		/* no. of semaphores in array */
arch/mips/mm/fault.c:		goto bad_area_nosemaphore;
arch/mips/mm/fault.c:		goto bad_area_nosemaphore;
arch/mips/mm/fault.c:bad_area_nosemaphore:
arch/nios2/mm/fault.c:			goto bad_area_nosemaphore;
arch/nios2/mm/fault.c:		goto bad_area_nosemaphore;
arch/nios2/mm/fault.c:		goto bad_area_nosemaphore;
arch/nios2/mm/fault.c:		goto bad_area_nosemaphore;
arch/nios2/mm/fault.c:bad_area_nosemaphore:
arch/openrisc/kernel/or32_ksyms.c:#include <linux/semaphore.h>
arch/openrisc/mm/fault.c:		goto bad_area_nosemaphore;
arch/openrisc/mm/fault.c:bad_area_nosemaphore:
arch/openrisc/mm/fault.c:			goto bad_area_nosemaphore;
arch/parisc/include/asm/ldcw.h:   for the semaphore. */
arch/parisc/include/uapi/asm/errno.h:#define	ENAVAIL		179	/* No XENIX semaphores available */
arch/parisc/include/uapi/asm/sembuf.h:	unsigned long	sem_nsems;		/* no. of semaphores in array */
arch/parisc/mm/fault.c:			 * Check for LDCWX and LDCWS (semaphore instructions).
arch/parisc/mm/fault.c:			goto bad_area_nosemaphore;
arch/parisc/mm/fault.c:bad_area_nosemaphore:
arch/parisc/mm/init.c:	    BUG_ON(recycle_inuse);  /* FIXME: Use a semaphore/wait queue here */
arch/powerpc/include/asm/pmac_pfunc.h: * Note that irq_enable & irq_disable are called within a semaphore held
arch/powerpc/include/uapi/asm/sembuf.h:	unsigned long	sem_nsems;	/* no. of semaphores in array */
arch/powerpc/kernel/eeh_event.c:#include <linux/semaphore.h>
arch/powerpc/mm/fault.c:__bad_area_nosemaphore(struct pt_regs *regs, unsigned long address, int si_code)
arch/powerpc/mm/fault.c:static noinline int bad_area_nosemaphore(struct pt_regs *regs, unsigned long address)
arch/powerpc/mm/fault.c:	return __bad_area_nosemaphore(regs, address, SEGV_MAPERR);
arch/powerpc/mm/fault.c:	return __bad_area_nosemaphore(regs, address, si_code);
arch/powerpc/mm/fault.c:			return bad_area_nosemaphore(regs, addr);
arch/powerpc/mm/fault.c:		return bad_area_nosemaphore(regs, address);
arch/powerpc/mm/fault.c:		return bad_area_nosemaphore(regs, address);
arch/powerpc/platforms/44x/hsta_msi.c:#include <linux/semaphore.h>
arch/powerpc/platforms/powernv/opal-async.c:#include <linux/semaphore.h>
arch/powerpc/platforms/powernv/opal-async.c:static struct semaphore opal_async_sem;
arch/powerpc/platforms/pseries/iommu.c:		 * read-write semaphore of the notifier chain. So
arch/riscv/mm/fault.c:bad_area_nosemaphore(struct pt_regs *regs, int code, unsigned long addr)
arch/riscv/mm/fault.c:	bad_area_nosemaphore(regs, code, addr);
arch/riscv/mm/fault.c:		bad_area_nosemaphore(regs, SEGV_ACCERR, addr);
arch/riscv/mm/fault.c:		bad_area_nosemaphore(regs, code, addr);
arch/s390/include/asm/kvm_host.h:	struct rw_semaphore pqap_hook_rwsem;
arch/s390/include/asm/mmu.h:	 * semaphore when they are written to. As they are only
arch/sh/mm/fault.c:__bad_area_nosemaphore(struct pt_regs *regs, unsigned long error_code,
arch/sh/mm/fault.c:bad_area_nosemaphore(struct pt_regs *regs, unsigned long error_code,
arch/sh/mm/fault.c:	__bad_area_nosemaphore(regs, error_code, address, SEGV_MAPERR);
arch/sh/mm/fault.c:	__bad_area_nosemaphore(regs, error_code, address, si_code);
arch/sh/mm/fault.c:		bad_area_nosemaphore(regs, error_code, address);
arch/sh/mm/fault.c:		bad_area_nosemaphore(regs, error_code, address);
arch/sh/mm/fault.c:		bad_area_nosemaphore(regs, error_code, address);
arch/sparc/include/uapi/asm/errno.h:#define	ENAVAIL		119	/* No XENIX semaphores available */
arch/sparc/include/uapi/asm/sembuf.h:	unsigned long	sem_nsems;		/* no. of semaphores in array */
arch/sparc/kernel/process_32.c:	/* do_fork() grabs the parent semaphore, we must release it
arch/sparc/mm/fault_32.c:		goto bad_area_nosemaphore;
arch/sparc/mm/fault_32.c:bad_area_nosemaphore:
arch/sparc/mm/fault_32.c:				goto bad_area_nosemaphore;
arch/sparc/mm/fault_32.c:			goto bad_area_nosemaphore;
arch/sparc/mm/fault_32.c:		goto bad_area_nosemaphore;
arch/sparc/mm/fault_32.c:bad_area_nosemaphore:
arch/sparc/mm/fault_64.c:		goto bad_area_nosemaphore;
arch/sparc/mm/fault_64.c:bad_area_nosemaphore:
arch/sparc/mm/srmmu.c: * hammer, but a semaphore like system to make sure we only have N TLB
arch/um/drivers/chan_user.c:	 * kernel semaphores. We don't use SysV semaphores because they are
arch/um/drivers/mmapper_kern.c:	 * called when the mm semaphore is held
arch/um/drivers/port_kern.c:		 * the semaphore regardless of whether it got a successful
arch/um/drivers/xterm_kern.c:	/* This is a locked semaphore... */
arch/um/kernel/trap.c:		goto out_nosemaphore;
arch/um/kernel/trap.c:		goto out_nosemaphore;
arch/um/kernel/trap.c:			goto out_nosemaphore;
arch/um/kernel/trap.c:out_nosemaphore:
arch/um/kernel/trap.c:		goto out_nosemaphore;
arch/x86/include/asm/iosf_mbi.h: * Note on these systems the i2c-bus driver will request a semaphore from the
arch/x86/include/asm/iosf_mbi.h: * This function acquires the P-Unit bus semaphore and notifies
arch/x86/include/asm/kvm_host.h:	struct rw_semaphore apicv_update_lock;
arch/x86/include/asm/mmu.h:	struct rw_semaphore	ldt_usr_sem;
arch/x86/include/asm/uv/bios.h:extern struct semaphore __efi_uv_runtime_lock;
arch/x86/include/uapi/asm/sembuf.h:	__kernel_ulong_t sem_nsems;	/* no. of semaphores in array */
arch/x86/kernel/cpu/intel.c:#include <linux/semaphore.h>
arch/x86/kernel/cpu/intel.c:static DEFINE_SEMAPHORE(buslock_sem, 1);
arch/x86/mm/fault.c:__bad_area_nosemaphore(struct pt_regs *regs, unsigned long error_code,
arch/x86/mm/fault.c:bad_area_nosemaphore(struct pt_regs *regs, unsigned long error_code,
arch/x86/mm/fault.c:	__bad_area_nosemaphore(regs, error_code, address, 0, SEGV_MAPERR);
arch/x86/mm/fault.c:	__bad_area_nosemaphore(regs, error_code, address, pkey, si_code);
arch/x86/mm/fault.c:	 * Don't take the mm semaphore here. If we fixup a prefetch
arch/x86/mm/fault.c:	bad_area_nosemaphore(regs, hw_error_code, address);
arch/x86/mm/fault.c:		bad_area_nosemaphore(regs, error_code, address);
arch/x86/mm/fault.c:		bad_area_nosemaphore(regs, error_code, address);
arch/x86/mm/fault.c:		bad_area_nosemaphore(regs, error_code, address);
arch/x86/mm/fault.c:			bad_area_nosemaphore(regs, error_code, address);
arch/x86/platform/intel/iosf_mbi.c:#define SEMAPHORE_TIMEOUT		500
arch/x86/platform/intel/iosf_mbi.c:#define PUNIT_SEMAPHORE_BYT		0x7
arch/x86/platform/intel/iosf_mbi.c:#define PUNIT_SEMAPHORE_CHT		0x10e
arch/x86/platform/intel/iosf_mbi.c:#define PUNIT_SEMAPHORE_BIT		BIT(0)
arch/x86/platform/intel/iosf_mbi.c:#define PUNIT_SEMAPHORE_ACQUIRE		BIT(1)
arch/x86/platform/intel/iosf_mbi.c:		dev_err(&mbi_pdev->dev, "Error P-Unit semaphore read failed\n");
arch/x86/platform/intel/iosf_mbi.c:	*sem &= PUNIT_SEMAPHORE_BIT;
arch/x86/platform/intel/iosf_mbi.c:static void iosf_mbi_reset_semaphore(void)
arch/x86/platform/intel/iosf_mbi.c:			    iosf_mbi_sem_address, 0, PUNIT_SEMAPHORE_BIT))
arch/x86/platform/intel/iosf_mbi.c:		dev_err(&mbi_pdev->dev, "Error P-Unit semaphore reset failed\n");
arch/x86/platform/intel/iosf_mbi.c: *    PMIC bus semaphore for these requests. Callers of these requests call
arch/x86/platform/intel/iosf_mbi.c: * 5) The P-Unit has a PMIC bus semaphore which we can request to stop
arch/x86/platform/intel/iosf_mbi.c: *    As the fourth and final step we request this semaphore and wait for our
arch/x86/platform/intel/iosf_mbi.c:	 * we're holding the semaphore, the SoC hangs.
arch/x86/platform/intel/iosf_mbi.c:	/* host driver writes to side band semaphore register */
arch/x86/platform/intel/iosf_mbi.c:			     iosf_mbi_sem_address, PUNIT_SEMAPHORE_ACQUIRE);
arch/x86/platform/intel/iosf_mbi.c:		dev_err(&mbi_pdev->dev, "Error P-Unit semaphore request failed\n");
arch/x86/platform/intel/iosf_mbi.c:	/* host driver waits for bit 0 to be set in semaphore register */
arch/x86/platform/intel/iosf_mbi.c:	end = start + msecs_to_jiffies(SEMAPHORE_TIMEOUT);
arch/x86/platform/intel/iosf_mbi.c:			dev_dbg(&mbi_pdev->dev, "P-Unit semaphore acquired after %ums\n",
arch/x86/platform/intel/iosf_mbi.c:	dev_err(&mbi_pdev->dev, "Error P-Unit semaphore timed out, resetting\n");
arch/x86/platform/intel/iosf_mbi.c:	iosf_mbi_reset_semaphore();
arch/x86/platform/intel/iosf_mbi.c:		dev_err(&mbi_pdev->dev, "P-Unit semaphore: %d\n", sem);
arch/x86/platform/intel/iosf_mbi.c:		iosf_mbi_reset_semaphore();
arch/x86/platform/intel/iosf_mbi.c:		dev_dbg(&mbi_pdev->dev, "punit semaphore held for %ums\n",
arch/x86/platform/intel/iosf_mbi.c:	{ PCI_DEVICE_DATA(INTEL, BAYTRAIL, PUNIT_SEMAPHORE_BYT) },
arch/x86/platform/intel/iosf_mbi.c:	{ PCI_DEVICE_DATA(INTEL, BRASWELL, PUNIT_SEMAPHORE_CHT) },
arch/xtensa/include/uapi/asm/sembuf.h:	unsigned long	sem_nsems;		/* no. of semaphores in array */
arch/xtensa/mm/fault.c:		goto bad_area_nosemaphore;
arch/xtensa/mm/fault.c:bad_area_nosemaphore:
block/bdev.c: * If a superblock is found on this device, we take the s_umount semaphore
CREDITS:D: shm fs, SYSV semaphores, af_unix
CREDITS:D: SYSV Semaphore code rewrite.
crypto/internal.h:extern struct rw_semaphore crypto_alg_sem;
Documentation/PCI/pci-error-recovery.rst:to complete; it can take semaphores, schedule, etc... everything but
Documentation/PCI/pci-error-recovery.rst:   *not* schedule or semaphore in this routine; the current powerpc
Documentation/RCU/Design/Requirements/Requirements.rst:For example, the translation between a user-level SystemV semaphore ID
Documentation/RCU/Design/Requirements/Requirements.rst:it is absolutely forbidden to update a semaphore that has just been
Documentation/RCU/checklist.rst:	Therefore, SRCU should be used in preference to rw_semaphore
Documentation/RCU/checklist.rst:	realtime latency.  You should also consider percpu_rw_semaphore
Documentation/RCU/rcuref.rst:reader/writer spinlocks or semaphores are straightforward:
Documentation/RCU/whatisRCU.rst:-	Use some solid design (such as locks or semaphores) to
Documentation/accel/qaic/aic100.rst:	semaphore command.
Documentation/accel/qaic/aic100.rst:	* Bit(31) indicates this semaphore command is enabled.
Documentation/accel/qaic/aic100.rst:	* Bits(26:24) are the semaphore command. 0 is NOP. 1 is init with the
Documentation/accel/qaic/aic100.rst:	  until the semaphore is equal to the specified value. 5 is wait
Documentation/accel/qaic/aic100.rst:	  until the semaphore is greater or equal to the specified value.
Documentation/accel/qaic/aic100.rst:	  6 is "P", wait until semaphore is greater than 0, then
Documentation/accel/qaic/aic100.rst:	* Bit(22) is the semaphore sync. 0 is post sync, which means that the
Documentation/accel/qaic/aic100.rst:	  semaphore operation is done after the DMA transfer. 1 is
Documentation/accel/qaic/aic100.rst:	* Bits(20:16) is the index of the semaphore to operate on.
Documentation/accel/qaic/aic100.rst:	* Bits(11:0) are the semaphore value to use in operations.
Documentation/accel/qaic/aic100.rst:1. If specified, the presync semaphore condition must be true
Documentation/accel/qaic/aic100.rst:3. If specified, the postsync semaphore conditions must be true
Documentation/accel/qaic/aic100.rst:By using the semaphores in conjunction with the workload running on the NSPs,
Documentation/admin-guide/LSM/Smack.rst:IPC objects, message queues, semaphore sets, and memory segments exist in flat
Documentation/admin-guide/devices.txt:		172 = /dev/usemaclone	Semaphore clone device
Documentation/admin-guide/devices.txt:		179 = /dev/xsvc		High-speed shared-mem/semaphore service
Documentation/admin-guide/namespaces/compatibility-list.rst:   object inside the kernel. E.g. semaphore with IPCID or
Documentation/admin-guide/sysctl/kernel.rst:object: message, semaphore or shared memory respectively.
Documentation/arch/arm64/ptdump.rst:of the ``mem_hotplug_lock`` semaphore in write mode. Additionally, in
Documentation/arch/s390/vfio-ap-locking.rst:  	struct rw_semaphore pqap_hook_rwsem;
Documentation/arch/s390/vfio-ap-locking.rst:The PQAP Hook Lock is a r/w semaphore that controls access to the function
Documentation/devicetree/bindings/firmware/nvidia,tegra210-bpmp.txt:       2) base address and length to Tegra 'semaphore' hardware
Documentation/devicetree/bindings/hwlock/allwinner,sun6i-a31-hwspinlock.yaml:  The hardware unit provides semaphores between the ARM cores and the embedded
Documentation/devicetree/bindings/mailbox/nvidia,tegra186-hsp.yaml:  semaphores, arbitrated semaphores and doorbells.
Documentation/devicetree/bindings/power/renesas,sysc-rmobile.yaml:      - description: Register block protected by the HPB semaphore
Documentation/driver-api/serial/driver.rst:There are two locks.  A per-port spinlock, and an overall semaphore.
Documentation/driver-api/serial/driver.rst:The port_sem semaphore is used to protect against ports being added/
Documentation/driver-api/serial/driver.rst:semaphore has been the 'mutex' member of the tty_port struct, and
Documentation/driver-api/surface_aggregator/internal.rst:read/write semaphore. The reader part can be used to ensure that the state
Documentation/driver-api/usb/power-management.rst:autoresume -- the device semaphore (udev->dev.sem) will be held when a
Documentation/driver-api/usb/power-management.rst:critical section).  Holding the device semaphore will block all
Documentation/filesystems/coda.rst:  object in NT and a semaphore in Windows 95.
Documentation/filesystems/fuse.rst: |    [acquire inode semaphore        |
Documentation/filesystems/fuse.rst: |                                    |    [acquire inode semaphore
Documentation/filesystems/iomap/design.rst: * ``i_rwsem``: The VFS ``struct inode`` rwsemaphore.
Documentation/filesystems/iomap/design.rst:   rwsemaphore that protects against folio insertion and removal for
Documentation/filesystems/journalling.rst:jbd2_journal_stop() as if they were semaphores and include them in
Documentation/filesystems/journalling.rst:your semaphore ordering rules to prevent
Documentation/filesystems/path-lookup.rst:``i_rwsem`` is a read/write semaphore that serializes all changes to a particular
Documentation/filesystems/path-lookup.rst:The semaphore affects pathname lookup in two distinct ways.  Firstly it
Documentation/filesystems/path-lookup.rst:A semaphore is a fairly heavyweight lock that can only be taken when it is
Documentation/filesystems/vfs.rst:	directory inode semaphore held
Documentation/filesystems/xfs/xfs-delayed-logging-design.rst:time will tell if using a read-write semaphore for exclusion will limit
Documentation/filesystems/xfs/xfs-online-fsck-design.rst:| one ``struct rw_semaphore`` for each feature.                            |
Documentation/gpu/drm-vm-bind-async.rst:for a GPU semaphore embedded by UMD in the workload.
Documentation/gpu/drm-vm-bind-locking.rst:iteration is protected by an outer level lock or semaphore, since list
Documentation/infiniband/core_locking.rst:  semaphores that could cause deadlock if a consumer calls back into
Documentation/kernel-hacking/false-sharing.rst:false sharing.  One of these is a rw_semaphore 'mmap_lock' inside
Documentation/kernel-hacking/false-sharing.rst:* lock (spinlock/mutex/semaphore) and data protected by it are
Documentation/kernel-hacking/locking.rst::c:type:`struct rw_semaphore <rw_semaphore>`. These divide
Documentation/locking/index.rst:    percpu-rw-semaphore
Documentation/locking/locktorture.rst:				read/write down() and up() semaphore pairs.
Documentation/locking/locktypes.rst: - semaphore
Documentation/locking/locktypes.rst: - rw_semaphore
Documentation/locking/locktypes.rst: - percpu_rw_semaphore
Documentation/locking/locktypes.rst:The aforementioned lock types except semaphores have strict owner
Documentation/locking/locktypes.rst:rw_semaphores have a special interface which allows non-owner release for
Documentation/locking/locktypes.rst:semaphore
Documentation/locking/locktypes.rst:semaphore is a counting semaphore implementation.
Documentation/locking/locktypes.rst:Semaphores are often used for both serialization and waiting, but new use
Documentation/locking/locktypes.rst:semaphores and PREEMPT_RT
Documentation/locking/locktypes.rst:PREEMPT_RT does not change the semaphore implementation because counting
Documentation/locking/locktypes.rst:semaphores have no concept of owners, thus preventing PREEMPT_RT from
Documentation/locking/locktypes.rst:providing priority inheritance for semaphores.  After all, an unknown
Documentation/locking/locktypes.rst:owner cannot be boosted. As a consequence, blocking on semaphores can
Documentation/locking/locktypes.rst:rw_semaphore
Documentation/locking/locktypes.rst:rw_semaphore is a multiple readers and single writer lock mechanism.
Documentation/locking/locktypes.rst:rw_semaphore complies by default with the strict owner semantics, but there
Documentation/locking/locktypes.rst:rw_semaphore and PREEMPT_RT
Documentation/locking/locktypes.rst:PREEMPT_RT kernels map rw_semaphore to a separate rt_mutex-based
Documentation/locking/locktypes.rst: Because an rw_semaphore writer cannot grant its priority to multiple
Documentation/locking/mutex-design.rst:behave similarly to binary semaphores, and were introduced in 2006[1]
Documentation/locking/mutex-design.rst:number of workloads. Note that this technique is also used for rw-semaphores.
Documentation/locking/mutex-design.rst:locks in the kernel. E.g: on x86-64 it is 32 bytes, where 'struct semaphore'
Documentation/locking/mutex-design.rst:is 24 bytes and rw_semaphore is 40 bytes. Larger structure sizes mean more CPU
Documentation/locking/percpu-rw-semaphore.rst:Percpu rw semaphores
Documentation/locking/percpu-rw-semaphore.rst:Percpu rw semaphores is a new read-write semaphore design that is
Documentation/locking/percpu-rw-semaphore.rst:The problem with traditional read-write semaphores is that when multiple
Documentation/locking/percpu-rw-semaphore.rst:cores take the lock for reading, the cache line containing the semaphore
Documentation/locking/percpu-rw-semaphore.rst:The lock is declared with "struct percpu_rw_semaphore" type.
Documentation/memory-barriers.txt: (*) semaphores
Documentation/memory-barriers.txt: (*) R/W semaphores
Documentation/memory-barriers.txt:Locks and semaphores may not provide any guarantee of ordering on UP compiled
Documentation/memory-barriers.txt:Consider, for example, the R/W semaphore slow path.  Here a waiting process is
Documentation/memory-barriers.txt:queued on the semaphore, by virtue of it having a piece of its stack linked to
Documentation/memory-barriers.txt:the semaphore's list of waiting processes:
Documentation/memory-barriers.txt:	struct rw_semaphore {
Documentation/memory-barriers.txt: (3) clear the task pointer to tell the waiter it has been given the semaphore;
Documentation/memory-barriers.txt:Once it has queued itself and dropped the semaphore lock, the waiter does not
Documentation/memory-barriers.txt:This could be dealt with using the semaphore lock, but then the down_xxx()
Documentation/networking/netdevices.rst:	Synchronization: rtnl_lock() semaphore.
Documentation/networking/netdevices.rst:	Synchronization: rtnl_lock() semaphore.
Documentation/networking/netdevices.rst:	Synchronization: rtnl_lock() semaphore.
Documentation/networking/netdevices.rst:        Synchronization: rtnl_lock() semaphore.
Documentation/networking/netdevices.rst:	Synchronization: rtnl_lock() semaphore.
Documentation/networking/netdevices.rst:	Synchronization: rtnl_lock() semaphore.
Documentation/networking/netdevices.rst:	Synchronization: rtnl_lock() semaphore.
Documentation/networking/netdevices.rst:	Synchronization: rtnl_lock() semaphore, or RCU.
Documentation/scheduler/completion.rst:misuse of locks/semaphores and busy-loops. Any time you think of using
Documentation/scsi/ChangeLog.ips:        4.80.14  - Take all semaphores off stack                    
Documentation/scsi/ChangeLog.lpfc:	  waiting on a semaphore and "modprobe -r lpfc" is not always
Documentation/scsi/ChangeLog.lpfc:	  semaphore for the interruptible sleep.
Documentation/scsi/ChangeLog.sym53c8xx_2:	  semaphore in order to behave synchronously as required by the eh 
Documentation/security/credentials.rst:	- Semaphores
Documentation/security/keys/core.rst:  2) The key's semaphore.
Documentation/security/keys/core.rst:     The semaphore could be used to govern access to the payload and to control
Documentation/security/keys/core.rst:     RCU must be used when the semaphore isn't already held; if the semaphore
Documentation/security/keys/core.rst:     semaphore must still be used to serialise modifications to the key. The
Documentation/security/keys/core.rst:     payload just dereferenced if the key's semaphore is not held.
Documentation/security/keys/core.rst:     b) Read the first payload pointer with the key semaphore held::
Documentation/security/keys/core.rst:     before a key is created (add key) or the key semaphore is taken (update or
Documentation/security/keys/core.rst:     The key will have its semaphore write-locked before this method is called,
Documentation/security/keys/core.rst:     data upon a key being revoked.  The caller will have the key semaphore
Documentation/security/keys/core.rst:     a deadlock against the key semaphore.
Documentation/security/keys/core.rst:     This method will be called with the key's semaphore read-locked. This will
Documentation/sound/alsa-configuration.rst:buggy_semaphore
Documentation/sound/alsa-configuration.rst:    Enable workaround for hardware with buggy semaphores (e.g. on some
Documentation/sound/kernel-api/writing-an-alsa-driver.rst:usually avoided via spin-locks, mutexes or semaphores. In general, if a
Documentation/sound/kernel-api/writing-an-alsa-driver.rst:mutexes or semaphores instead.
Documentation/sound/kernel-api/writing-an-alsa-driver.rst::c:func:`schedule()` or go to :c:func:`sleep()`. Semaphores and
Documentation/trace/kprobes.rst:non-recursive and can never relinquish the CPU (e.g., via a semaphore
Documentation/trace/kprobes.rst:the CPU (e.g., by attempting to acquire a semaphore, or waiting I/O).
Documentation/translations/it_IT/kernel-hacking/locking.rst:(read/write): ``rwlock_t`` e :c:type:`struct rw_semaphore <rw_semaphore>`.
Documentation/translations/it_IT/locking/locktypes.rst: - semaphore
Documentation/translations/it_IT/locking/locktypes.rst: - rw_semaphore
Documentation/translations/it_IT/locking/locktypes.rst: - percpu_rw_semaphore
Documentation/translations/it_IT/locking/locktypes.rst:I semafori rw_semaphores hanno un'interfaccia speciale che permette anche ai non
Documentation/translations/it_IT/locking/locktypes.rst:semaphore
Documentation/translations/it_IT/locking/locktypes.rst:La primitiva semaphore implementa un semaforo con contatore.
Documentation/translations/it_IT/locking/locktypes.rst:semaphore e PREEMPT_RT
Documentation/translations/it_IT/locking/locktypes.rst:I kernel PREEMPT_RT non cambiano l'implementazione di semaphore perché non hanno
Documentation/translations/it_IT/locking/locktypes.rst:rw_semaphore
Documentation/translations/it_IT/locking/locktypes.rst:Il blocco rw_semaphore è un meccanismo che permette più lettori ma un solo scrittore.
Documentation/translations/it_IT/locking/locktypes.rst:rw_semaphore e PREEMPT_RT
Documentation/translations/it_IT/locking/locktypes.rst:I kernel PREEMPT_RT sostituiscono i rw_semaphore con un'implementazione basata
Documentation/translations/it_IT/locking/locktypes.rst: Dato che uno scrittore rw_semaphore non può assicurare la propria priorità ai
Documentation/translations/it_IT/locking/locktypes.rst: - Dato che uno scrittore rw_semaphore non può assicurare la propria priorità ai
Documentation/translations/ko_KR/memory-barriers.txt:	struct rw_semaphore {
Documentation/translations/sp_SP/memory-barriers.txt:	struct rw_semaphore {
Documentation/translations/zh_CN/glossary.rst:* semaphores: 信号量。
Documentation/translations/zh_CN/infiniband/core_locking.rst:  不能持有任何可能导致死锁的semaphores。
Documentation/translations/zh_CN/locking/index.rst:    * percpu-rw-semaphore
Documentation/translations/zh_CN/locking/mutex-design.rst:排斥”。互斥锁是一种睡眠锁，它的行为类似于二进制信号量（semaphores），在
Documentation/translations/zh_CN/locking/mutex-design.rst:改善一些工作负载的性能。注意，这种技术也被用于读写信号量（rw-semaphores）。
Documentation/translations/zh_CN/locking/mutex-design.rst:x86-64上它是32字节，而 'struct semaphore' 是24字节，rw_semaphore是
Documentation/userspace-api/futex2.rst:performant synchronization mechanisms, such as mutexes, semaphores and
drivers/accel/habanalabs/common/habanalabs.h:	struct rw_semaphore		state_dump_sem;
drivers/accel/habanalabs/gaudi2/gaudi2_security.c:	mmDCORE0_TPC0_CFG_SEMAPHORE,
drivers/accel/habanalabs/goya/goya_security.c:	pb_addr = (mmTPC0_CFG_SEMAPHORE & ~0xFFF) + PROT_BITS_OFFS;
drivers/accel/habanalabs/goya/goya_security.c:	word_offset = ((mmTPC0_CFG_SEMAPHORE & PROT_BITS_OFFS) >> 7) << 2;
drivers/accel/habanalabs/goya/goya_security.c:	mask = 1 << ((mmTPC0_CFG_SEMAPHORE & 0x7F) >> 2);
drivers/accel/habanalabs/goya/goya_security.c:	pb_addr = (mmTPC1_CFG_SEMAPHORE & ~0xFFF) + PROT_BITS_OFFS;
drivers/accel/habanalabs/goya/goya_security.c:	word_offset = ((mmTPC1_CFG_SEMAPHORE & PROT_BITS_OFFS) >> 7) << 2;
drivers/accel/habanalabs/goya/goya_security.c:	mask = 1 << ((mmTPC1_CFG_SEMAPHORE & 0x7F) >> 2);
drivers/accel/habanalabs/goya/goya_security.c:	pb_addr = (mmTPC2_CFG_SEMAPHORE & ~0xFFF) + PROT_BITS_OFFS;
drivers/accel/habanalabs/goya/goya_security.c:	word_offset = ((mmTPC2_CFG_SEMAPHORE & PROT_BITS_OFFS) >> 7) << 2;
drivers/accel/habanalabs/goya/goya_security.c:	mask = 1 << ((mmTPC2_CFG_SEMAPHORE & 0x7F) >> 2);
drivers/accel/habanalabs/goya/goya_security.c:	pb_addr = (mmTPC3_CFG_SEMAPHORE & ~0xFFF) + PROT_BITS_OFFS;
drivers/accel/habanalabs/goya/goya_security.c:	word_offset = ((mmTPC3_CFG_SEMAPHORE & PROT_BITS_OFFS) >> 7) << 2;
drivers/accel/habanalabs/goya/goya_security.c:	mask = 1 << ((mmTPC3_CFG_SEMAPHORE & 0x7F) >> 2);
drivers/accel/habanalabs/goya/goya_security.c:	pb_addr = (mmTPC4_CFG_SEMAPHORE & ~0xFFF) + PROT_BITS_OFFS;
drivers/accel/habanalabs/goya/goya_security.c:	word_offset = ((mmTPC4_CFG_SEMAPHORE & PROT_BITS_OFFS) >> 7) << 2;
drivers/accel/habanalabs/goya/goya_security.c:	mask = 1 << ((mmTPC4_CFG_SEMAPHORE & 0x7F) >> 2);
drivers/accel/habanalabs/goya/goya_security.c:	pb_addr = (mmTPC5_CFG_SEMAPHORE & ~0xFFF) + PROT_BITS_OFFS;
drivers/accel/habanalabs/goya/goya_security.c:	word_offset = ((mmTPC5_CFG_SEMAPHORE & PROT_BITS_OFFS) >> 7) << 2;
drivers/accel/habanalabs/goya/goya_security.c:	mask = 1 << ((mmTPC5_CFG_SEMAPHORE & 0x7F) >> 2);
drivers/accel/habanalabs/goya/goya_security.c:	pb_addr = (mmTPC6_CFG_SEMAPHORE & ~0xFFF) + PROT_BITS_OFFS;
drivers/accel/habanalabs/goya/goya_security.c:	word_offset = ((mmTPC6_CFG_SEMAPHORE & PROT_BITS_OFFS) >> 7) << 2;
drivers/accel/habanalabs/goya/goya_security.c:	mask = 1 << ((mmTPC6_CFG_SEMAPHORE & 0x7F) >> 2);
drivers/accel/habanalabs/goya/goya_security.c:	pb_addr = (mmTPC7_CFG_SEMAPHORE & ~0xFFF) + PROT_BITS_OFFS;
drivers/accel/habanalabs/goya/goya_security.c:	word_offset = ((mmTPC7_CFG_SEMAPHORE & PROT_BITS_OFFS) >> 7) << 2;
drivers/accel/habanalabs/goya/goya_security.c:	mask = 1 << ((mmTPC7_CFG_SEMAPHORE & 0x7F) >> 2);
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_masks.h:/* PSOC_GLOBAL_CONF_SEMAPHORE */
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_masks.h:#define PSOC_GLOBAL_CONF_SEMAPHORE_REG_SHIFT                         0
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_masks.h:#define PSOC_GLOBAL_CONF_SEMAPHORE_REG_MASK                          0xFFFFFFFF
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_0                               0xC4B200
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_1                               0xC4B204
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_2                               0xC4B208
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_3                               0xC4B20C
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_4                               0xC4B210
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_5                               0xC4B214
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_6                               0xC4B218
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_7                               0xC4B21C
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_8                               0xC4B220
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_9                               0xC4B224
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_10                              0xC4B228
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_11                              0xC4B22C
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_12                              0xC4B230
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_13                              0xC4B234
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_14                              0xC4B238
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_15                              0xC4B23C
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_16                              0xC4B240
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_17                              0xC4B244
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_18                              0xC4B248
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_19                              0xC4B24C
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_20                              0xC4B250
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_21                              0xC4B254
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_22                              0xC4B258
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_23                              0xC4B25C
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_24                              0xC4B260
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_25                              0xC4B264
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_26                              0xC4B268
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_27                              0xC4B26C
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_28                              0xC4B270
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_29                              0xC4B274
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_30                              0xC4B278
drivers/accel/habanalabs/include/gaudi/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_31                              0xC4B27C
drivers/accel/habanalabs/include/gaudi/asic_reg/tpc0_cfg_masks.h:/* TPC0_CFG_SEMAPHORE */
drivers/accel/habanalabs/include/gaudi/asic_reg/tpc0_cfg_masks.h:#define TPC0_CFG_SEMAPHORE_V_SHIFT                                   0
drivers/accel/habanalabs/include/gaudi/asic_reg/tpc0_cfg_masks.h:#define TPC0_CFG_SEMAPHORE_V_MASK                                    0xFFFFFFFF
drivers/accel/habanalabs/include/gaudi/asic_reg/tpc0_cfg_regs.h:#define mmTPC0_CFG_SEMAPHORE                                         0xE06908
drivers/accel/habanalabs/include/gaudi/asic_reg/tpc1_cfg_regs.h:#define mmTPC1_CFG_SEMAPHORE                                         0xE46908
drivers/accel/habanalabs/include/gaudi/asic_reg/tpc2_cfg_regs.h:#define mmTPC2_CFG_SEMAPHORE                                         0xE86908
drivers/accel/habanalabs/include/gaudi/asic_reg/tpc3_cfg_regs.h:#define mmTPC3_CFG_SEMAPHORE                                         0xEC6908
drivers/accel/habanalabs/include/gaudi/asic_reg/tpc4_cfg_regs.h:#define mmTPC4_CFG_SEMAPHORE                                         0xF06908
drivers/accel/habanalabs/include/gaudi/asic_reg/tpc5_cfg_regs.h:#define mmTPC5_CFG_SEMAPHORE                                         0xF46908
drivers/accel/habanalabs/include/gaudi/asic_reg/tpc6_cfg_regs.h:#define mmTPC6_CFG_SEMAPHORE                                         0xF86908
drivers/accel/habanalabs/include/gaudi/asic_reg/tpc7_cfg_regs.h:#define mmTPC7_CFG_SEMAPHORE                                         0xFC6908
drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_tpc0_cfg_masks.h:/* DCORE0_TPC0_CFG_SEMAPHORE */
drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_tpc0_cfg_masks.h:#define DCORE0_TPC0_CFG_SEMAPHORE_V_SHIFT 0
drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_tpc0_cfg_masks.h:#define DCORE0_TPC0_CFG_SEMAPHORE_V_MASK 0xFFFFFFFF
drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_tpc0_cfg_regs.h:#define mmDCORE0_TPC0_CFG_SEMAPHORE 0x400BD74
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_masks.h:/* PSOC_GLOBAL_CONF_SEMAPHORE */
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_masks.h:#define PSOC_GLOBAL_CONF_SEMAPHORE_REG_SHIFT 0
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_masks.h:#define PSOC_GLOBAL_CONF_SEMAPHORE_REG_MASK 0xFFFFFFFF
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_0 0x4C4B200
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_1 0x4C4B204
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_2 0x4C4B208
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_3 0x4C4B20C
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_4 0x4C4B210
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_5 0x4C4B214
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_6 0x4C4B218
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_7 0x4C4B21C
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_8 0x4C4B220
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_9 0x4C4B224
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_10 0x4C4B228
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_11 0x4C4B22C
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_12 0x4C4B230
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_13 0x4C4B234
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_14 0x4C4B238
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_15 0x4C4B23C
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_16 0x4C4B240
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_17 0x4C4B244
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_18 0x4C4B248
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_19 0x4C4B24C
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_20 0x4C4B250
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_21 0x4C4B254
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_22 0x4C4B258
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_23 0x4C4B25C
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_24 0x4C4B260
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_25 0x4C4B264
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_26 0x4C4B268
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_27 0x4C4B26C
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_28 0x4C4B270
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_29 0x4C4B274
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_30 0x4C4B278
drivers/accel/habanalabs/include/gaudi2/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_31 0x4C4B27C
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_masks.h:/* PSOC_GLOBAL_CONF_SEMAPHORE */
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_masks.h:#define PSOC_GLOBAL_CONF_SEMAPHORE_REG_SHIFT                         0
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_masks.h:#define PSOC_GLOBAL_CONF_SEMAPHORE_REG_MASK                          0xFFFFFFFF
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_0                               0xC4B200
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_1                               0xC4B204
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_2                               0xC4B208
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_3                               0xC4B20C
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_4                               0xC4B210
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_5                               0xC4B214
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_6                               0xC4B218
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_7                               0xC4B21C
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_8                               0xC4B220
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_9                               0xC4B224
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_10                              0xC4B228
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_11                              0xC4B22C
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_12                              0xC4B230
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_13                              0xC4B234
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_14                              0xC4B238
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_15                              0xC4B23C
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_16                              0xC4B240
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_17                              0xC4B244
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_18                              0xC4B248
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_19                              0xC4B24C
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_20                              0xC4B250
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_21                              0xC4B254
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_22                              0xC4B258
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_23                              0xC4B25C
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_24                              0xC4B260
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_25                              0xC4B264
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_26                              0xC4B268
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_27                              0xC4B26C
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_28                              0xC4B270
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_29                              0xC4B274
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_30                              0xC4B278
drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h:#define mmPSOC_GLOBAL_CONF_SEMAPHORE_31                              0xC4B27C
drivers/accel/habanalabs/include/goya/asic_reg/tpc0_cfg_masks.h:/* TPC0_CFG_SEMAPHORE */
drivers/accel/habanalabs/include/goya/asic_reg/tpc0_cfg_masks.h:#define TPC0_CFG_SEMAPHORE_V_SHIFT                                   0
drivers/accel/habanalabs/include/goya/asic_reg/tpc0_cfg_masks.h:#define TPC0_CFG_SEMAPHORE_V_MASK                                    0xFFFFFFFF
drivers/accel/habanalabs/include/goya/asic_reg/tpc0_cfg_regs.h:#define mmTPC0_CFG_SEMAPHORE                                         0xE06808
drivers/accel/habanalabs/include/goya/asic_reg/tpc1_cfg_regs.h:#define mmTPC1_CFG_SEMAPHORE                                         0xE46808
drivers/accel/habanalabs/include/goya/asic_reg/tpc2_cfg_regs.h:#define mmTPC2_CFG_SEMAPHORE                                         0xE86808
drivers/accel/habanalabs/include/goya/asic_reg/tpc3_cfg_regs.h:#define mmTPC3_CFG_SEMAPHORE                                         0xEC6808
drivers/accel/habanalabs/include/goya/asic_reg/tpc4_cfg_regs.h:#define mmTPC4_CFG_SEMAPHORE                                         0xF06808
drivers/accel/habanalabs/include/goya/asic_reg/tpc5_cfg_regs.h:#define mmTPC5_CFG_SEMAPHORE                                         0xF46808
drivers/accel/habanalabs/include/goya/asic_reg/tpc6_cfg_regs.h:#define mmTPC6_CFG_SEMAPHORE                                         0xF86808
drivers/accel/habanalabs/include/goya/asic_reg/tpc7_cfg_regs.h:#define mmTPC7_CFG_SEMAPHORE                                         0xFC6808
drivers/accel/ivpu/ivpu_pm.h:	struct rw_semaphore reset_lock;
drivers/accel/qaic/qaic_data.c:	 * 0:11		Semaphore value
drivers/accel/qaic/qaic_data.c:	 * 20:16	Semaphore index
drivers/accel/qaic/qaic_data.c:	 * 22		Semaphore Sync
drivers/accel/qaic/qaic_data.c:	 * 26:24	Semaphore command
drivers/accel/qaic/qaic_data.c:	 * 29		Semaphore DMA out bound sync fence
drivers/accel/qaic/qaic_data.c:	 * 30		Semaphore DMA in bound sync fence
drivers/accel/qaic/qaic_data.c:	 * 31		Enable semaphore command
drivers/accessibility/speakup/main.c:/* Allocation concurrency is protected by the console semaphore */
drivers/acpi/acpica/acglobal.h: * Global lock semaphore works in conjunction with the actual global lock
drivers/acpi/acpica/acglobal.h:ACPI_GLOBAL(acpi_semaphore, acpi_gbl_global_lock_semaphore);
drivers/acpi/acpica/acinterp.h:acpi_ex_system_wait_semaphore(acpi_semaphore semaphore, u16 timeout);
drivers/acpi/acpica/aclocal.h:#define ACPI_GLOBAL_LOCK                (acpi_semaphore) (-1)
drivers/acpi/acpica/acobject.h:	acpi_semaphore os_semaphore;	/* Actual OS synchronization object */
drivers/acpi/acpica/dbexec.c:	(void)acpi_os_wait_semaphore(info->info_gate, 1, ACPI_WAIT_FOREVER);
drivers/acpi/acpica/dbexec.c:	(void)acpi_os_signal_semaphore(info->info_gate, 1);
drivers/acpi/acpica/dbexec.c:	(void)acpi_os_wait_semaphore(info->thread_complete_gate,
drivers/acpi/acpica/dbexec.c:	(void)acpi_os_signal_semaphore(info->thread_complete_gate, 1);
drivers/acpi/acpica/dbexec.c:		status = acpi_os_signal_semaphore(info->main_thread_gate, 1);
drivers/acpi/acpica/dbexec.c:			    ("Could not signal debugger thread sync semaphore, %s\n",
drivers/acpi/acpica/dbexec.c:	 * Create the semaphore for synchronization of
drivers/acpi/acpica/dbexec.c:	status = acpi_os_create_semaphore(1, 0, &main_thread_gate);
drivers/acpi/acpica/dbexec.c:		acpi_os_printf("Could not create semaphore for "
drivers/acpi/acpica/dbexec.c:	 * Create the semaphore for synchronization
drivers/acpi/acpica/dbexec.c:	status = acpi_os_create_semaphore(1, 1, &thread_complete_gate);
drivers/acpi/acpica/dbexec.c:		acpi_os_printf("Could not create semaphore for "
drivers/acpi/acpica/dbexec.c:		(void)acpi_os_delete_semaphore(main_thread_gate);
drivers/acpi/acpica/dbexec.c:	status = acpi_os_create_semaphore(1, 1, &info_gate);
drivers/acpi/acpica/dbexec.c:		acpi_os_printf("Could not create semaphore for "
drivers/acpi/acpica/dbexec.c:		(void)acpi_os_delete_semaphore(thread_complete_gate);
drivers/acpi/acpica/dbexec.c:		(void)acpi_os_delete_semaphore(main_thread_gate);
drivers/acpi/acpica/dbexec.c:		(void)acpi_os_delete_semaphore(main_thread_gate);
drivers/acpi/acpica/dbexec.c:		(void)acpi_os_delete_semaphore(thread_complete_gate);
drivers/acpi/acpica/dbexec.c:		(void)acpi_os_delete_semaphore(info_gate);
drivers/acpi/acpica/dbexec.c:	(void)acpi_os_wait_semaphore(main_thread_gate, 1, ACPI_WAIT_FOREVER);
drivers/acpi/acpica/dbexec.c:	(void)acpi_os_delete_semaphore(main_thread_gate);
drivers/acpi/acpica/dbexec.c:	(void)acpi_os_delete_semaphore(thread_complete_gate);
drivers/acpi/acpica/dbexec.c:	(void)acpi_os_delete_semaphore(info_gate);
drivers/acpi/acpica/dbinput.c:		 * re-creating the semaphores!
drivers/acpi/acpica/dsmethod.c: *              increments the thread count, and waits at the method semaphore
drivers/acpi/acpica/evglock.c:	 * Send a unit to the global lock semaphore. The actual acquisition
drivers/acpi/acpica/evglock.c:	status = acpi_os_signal_semaphore(acpi_gbl_global_lock_semaphore, 1);
drivers/acpi/acpica/evglock.c:		ACPI_ERROR((AE_INFO, "Could not signal Global Lock semaphore"));
drivers/acpi/acpica/evglock.c:		    acpi_ex_system_wait_semaphore
drivers/acpi/acpica/evglock.c:		    (acpi_gbl_global_lock_semaphore, ACPI_WAIT_FOREVER);
drivers/acpi/acpica/evgpe.c: *              Should be called only when the GPE lists are semaphore locked
drivers/acpi/acpica/evgpeutil.c: *              called only when the GPE lists are semaphore locked and not
drivers/acpi/acpica/excreate.c:	 * Create the actual OS semaphore, with zero initial units -- meaning
drivers/acpi/acpica/excreate.c:	status = acpi_os_create_semaphore(ACPI_NO_UNIT_LIMIT, 0,
drivers/acpi/acpica/excreate.c:					  &obj_desc->event.os_semaphore);
drivers/acpi/acpica/excreate.c:	 * of both object and semaphore if present.)
drivers/acpi/acpica/excreate.c:	 * of both object and semaphore if present.)
drivers/acpi/acpica/exdump.c:	{ACPI_EXD_POINTER, ACPI_EXD_OFFSET(event.os_semaphore), "OsSemaphore"}
drivers/acpi/acpica/exsystem.c: * FUNCTION:    acpi_ex_system_wait_semaphore
drivers/acpi/acpica/exsystem.c: * PARAMETERS:  semaphore       - Semaphore to wait on
drivers/acpi/acpica/exsystem.c: * DESCRIPTION: Implements a semaphore wait with a check to see if the
drivers/acpi/acpica/exsystem.c: *              semaphore is available immediately. If it is not, the
drivers/acpi/acpica/exsystem.c:acpi_status acpi_ex_system_wait_semaphore(acpi_semaphore semaphore, u16 timeout)
drivers/acpi/acpica/exsystem.c:	ACPI_FUNCTION_TRACE(ex_system_wait_semaphore);
drivers/acpi/acpica/exsystem.c:	status = acpi_os_wait_semaphore(semaphore, 1, ACPI_DO_NOT_WAIT);
drivers/acpi/acpica/exsystem.c:		status = acpi_os_wait_semaphore(semaphore, 1, timeout);
drivers/acpi/acpica/exsystem.c:		    acpi_os_signal_semaphore(obj_desc->event.os_semaphore, 1);
drivers/acpi/acpica/exsystem.c:		    acpi_ex_system_wait_semaphore(obj_desc->event.os_semaphore,
drivers/acpi/acpica/exsystem.c:	acpi_semaphore temp_semaphore;
drivers/acpi/acpica/exsystem.c:	 * We are going to simply delete the existing semaphore and
drivers/acpi/acpica/exsystem.c:	    acpi_os_create_semaphore(ACPI_NO_UNIT_LIMIT, 0, &temp_semaphore);
drivers/acpi/acpica/exsystem.c:		(void)acpi_os_delete_semaphore(obj_desc->event.os_semaphore);
drivers/acpi/acpica/exsystem.c:		obj_desc->event.os_semaphore = temp_semaphore;
drivers/acpi/acpica/nsaccess.c:					/* Create additional counting semaphore for global lock */
drivers/acpi/acpica/nsaccess.c:					    acpi_os_create_semaphore(1, 0,
drivers/acpi/acpica/nsaccess.c:								     &acpi_gbl_global_lock_semaphore);
drivers/acpi/acpica/psxface.c:	/* Init for new method, wait on concurrency semaphore */
drivers/acpi/acpica/utcopy.c:		status = acpi_os_create_semaphore(ACPI_NO_UNIT_LIMIT, 0,
drivers/acpi/acpica/utcopy.c:						  os_semaphore);
drivers/acpi/acpica/utdelete.c:			/* Global Lock has extra semaphore */
drivers/acpi/acpica/utdelete.c:			    acpi_os_delete_semaphore
drivers/acpi/acpica/utdelete.c:			    (acpi_gbl_global_lock_semaphore);
drivers/acpi/acpica/utdelete.c:			acpi_gbl_global_lock_semaphore = ACPI_SEMAPHORE_NULL;
drivers/acpi/acpica/utdelete.c:				  "***** Event %p, OS Semaphore %p\n",
drivers/acpi/acpica/utdelete.c:				  object, object->event.os_semaphore));
drivers/acpi/acpica/utdelete.c:		(void)acpi_os_delete_semaphore(object->event.os_semaphore);
drivers/acpi/acpica/utdelete.c:		object->event.os_semaphore = ACPI_SEMAPHORE_NULL;
drivers/acpi/acpica/utinit.c:	acpi_gbl_global_lock_semaphore = ACPI_SEMAPHORE_NULL;
drivers/acpi/cppc_acpi.c:	struct rw_semaphore pcc_lock;
drivers/acpi/osl.c:#include <linux/semaphore.h>
drivers/acpi/osl.c:acpi_os_create_semaphore(u32 max_units, u32 initial_units, acpi_handle *handle)
drivers/acpi/osl.c:	struct semaphore *sem = NULL;
drivers/acpi/osl.c:	sem = acpi_os_allocate_zeroed(sizeof(struct semaphore));
drivers/acpi/osl.c:	ACPI_DEBUG_PRINT((ACPI_DB_MUTEX, "Creating semaphore[%p|%d].\n",
drivers/acpi/osl.c: * TODO: A better way to delete semaphores?  Linux doesn't have a
drivers/acpi/osl.c: * 'delete_semaphore()' function -- may result in an invalid
drivers/acpi/osl.c:acpi_status acpi_os_delete_semaphore(acpi_handle handle)
drivers/acpi/osl.c:	struct semaphore *sem = (struct semaphore *)handle;
drivers/acpi/osl.c:	ACPI_DEBUG_PRINT((ACPI_DB_MUTEX, "Deleting semaphore[%p].\n", handle));
drivers/acpi/osl.c:acpi_status acpi_os_wait_semaphore(acpi_handle handle, u32 units, u16 timeout)
drivers/acpi/osl.c:	struct semaphore *sem = (struct semaphore *)handle;
drivers/acpi/osl.c:	ACPI_DEBUG_PRINT((ACPI_DB_MUTEX, "Waiting for semaphore[%p|%d|%d]\n",
drivers/acpi/osl.c:				  "Failed to acquire semaphore[%p|%d|%d], %s",
drivers/acpi/osl.c:				  "Acquired semaphore[%p|%d|%d]", handle,
drivers/acpi/osl.c:acpi_status acpi_os_signal_semaphore(acpi_handle handle, u32 units)
drivers/acpi/osl.c:	struct semaphore *sem = (struct semaphore *)handle;
drivers/acpi/osl.c:	ACPI_DEBUG_PRINT((ACPI_DB_MUTEX, "Signaling semaphore[%p|%d]\n", handle,
drivers/base/dd.c: * Should somehow figure out how to use a semaphore, not an atomic variable...
drivers/block/amiflop.c:/* Hardware semaphore */
drivers/block/amiflop.c:/* returns true when we would get the semaphore */
drivers/block/drbd/drbd_int.h: * maybe re-implement using semaphores? */
drivers/block/rbd.c:	struct rw_semaphore	lock_rwsem;
drivers/block/rbd.c:	struct rw_semaphore     header_rwsem;
drivers/block/zram/zram_drv.h:	struct rw_semaphore init_lock;
drivers/bluetooth/btintel.c:		str = "Semaphore acquire error";
drivers/bluetooth/btmtk.c:	case BTMTK_WMT_SEMAPHORE:
drivers/bluetooth/btmtk.c:	wmt_params.op = BTMTK_WMT_SEMAPHORE;
drivers/bluetooth/btmtk.h:	BTMTK_WMT_SEMAPHORE = 0x17,
drivers/bluetooth/btmtksdio.c:	case BTMTK_WMT_SEMAPHORE:
drivers/bluetooth/btmtksdio.c:	wmt_params.op = BTMTK_WMT_SEMAPHORE;
drivers/bluetooth/btmtkuart.c:	case BTMTK_WMT_SEMAPHORE:
drivers/bluetooth/btmtkuart.c:	wmt_params.op = BTMTK_WMT_SEMAPHORE;
drivers/bluetooth/hci_ldisc.c:		BT_ERR("Can't allocate semaphore structure");
drivers/bluetooth/hci_uart.h:	struct percpu_rw_semaphore proto_lock;	/* Stop work for proto close */
drivers/bus/stm32_rifsc.c:static bool stm32_rifsc_is_semaphore_available(void __iomem *addr)
drivers/bus/stm32_rifsc.c:static int stm32_rif_acquire_semaphore(struct stm32_firewall_controller *stm32_firewall_controller,
drivers/bus/stm32_rifsc.c:	/* Check that CID1 has the semaphore */
drivers/bus/stm32_rifsc.c:	if (stm32_rifsc_is_semaphore_available(addr) ||
drivers/bus/stm32_rifsc.c:static void stm32_rif_release_semaphore(struct stm32_firewall_controller *stm32_firewall_controller,
drivers/bus/stm32_rifsc.c:	if (stm32_rifsc_is_semaphore_available(addr))
drivers/bus/stm32_rifsc.c:	/* Ok if another compartment takes the semaphore before the check */
drivers/bus/stm32_rifsc.c:	WARN_ON(!stm32_rifsc_is_semaphore_available(addr) &&
drivers/bus/stm32_rifsc.c:	/* First check conditions for semaphore mode, which doesn't take into account static CID. */
drivers/bus/stm32_rifsc.c:			/* Static CID is irrelevant if semaphore mode */
drivers/bus/stm32_rifsc.c:				"Invalid bus semaphore configuration: index %d\n", firewall_id);
drivers/bus/stm32_rifsc.c:	 * If the peripheral is in semaphore mode, take the semaphore so that
drivers/bus/stm32_rifsc.c:		rc = stm32_rif_acquire_semaphore(rifsc_controller, firewall_id);
drivers/bus/stm32_rifsc.c:				"Couldn't acquire semaphore for peripheral: %d\n", firewall_id);
drivers/bus/stm32_rifsc.c:	stm32_rif_release_semaphore(ctrl, firewall_id);
drivers/char/ipmi/ipmi_ipmb.c:#include <linux/semaphore.h>
drivers/char/ipmi/ipmi_ipmb.c:	struct semaphore wake_thread;
drivers/char/ipmi/ipmi_ipmb.c:	struct semaphore got_rsp;
drivers/char/ipmi/ipmi_ipmb.c:			 * the semaphore.
drivers/clk/stm32/clk-stm32mp25.c:	/* Pass-list with semaphore mode */
drivers/comedi/drivers/s626.h:						 * semaphores.
drivers/comedi/drivers/s626.h:						 * RPS semaphore 0
drivers/comedi/drivers/s626.h:						 * RPS semaphore 1
drivers/comedi/drivers/s626.h:						 * RPS semaphore 2
drivers/comedi/drivers/vmk80xx.c:	struct semaphore limit_sem;
drivers/cpufreq/brcmstb-avs-cpufreq.c:#include <linux/semaphore.h>
drivers/cpufreq/brcmstb-avs-cpufreq.c:	struct semaphore sem;
drivers/cpufreq/intel_pstate.c:	 * This function runs with the policy R/W semaphore held, which
drivers/crypto/intel/qat/qat_common/adf_accel_devices.h:	struct rw_semaphore lock; /* protects access to the fields in this struct */
drivers/crypto/intel/qat/qat_common/adf_cfg.h:	struct rw_semaphore lock;
drivers/crypto/intel/qat/qat_common/adf_rl.h:	struct rw_semaphore lock;
drivers/crypto/mxs-dcp.c:#define MXS_DCP_CONTROL0_DECR_SEMAPHORE		(1 << 1)
drivers/crypto/mxs-dcp.c:	/* Increment the semaphore to start the DMA transfer. */
drivers/crypto/mxs-dcp.c:	desc->control0 = MXS_DCP_CONTROL0_DECR_SEMAPHORE |
drivers/crypto/mxs-dcp.c:	desc->control0 = MXS_DCP_CONTROL0_DECR_SEMAPHORE |
drivers/cxl/core/core.h:extern struct rw_semaphore cxl_dpa_rwsem;
drivers/cxl/core/core.h:extern struct rw_semaphore cxl_region_rwsem;
drivers/dma/imx-sdma.c:#include <linux/semaphore.h>
drivers/dma/mxs-dma.c:#include <linux/semaphore.h>
drivers/dma/mxs-dma.c:#define MXS_DMA_USE_SEMAPHORE		(1 << 1)
drivers/dma/mxs-dma.c:	 * we use cyclic DMA with semaphores, that are enhanced in
drivers/dma/mxs-dma.c:	 * into the semaphore counter.
drivers/dma/mxs-dma.c:	if (mxs_chan->flags & MXS_DMA_USE_SEMAPHORE &&
drivers/dma/mxs-dma.c:	if (mxs_chan->flags & MXS_DMA_USE_SEMAPHORE &&
drivers/dma/mxs-dma.c:		 * the semaphore with 2 so we have enough time to add 1 to the
drivers/dma/mxs-dma.c:		 * semaphore if we need to */
drivers/dma/mxs-dma.c:			if (mxs_chan->flags & MXS_DMA_USE_SEMAPHORE)
drivers/dma/mxs-dma.c:	mxs_chan->flags |= MXS_DMA_USE_SEMAPHORE;
drivers/dma/stm32/stm32-dma3.c:/* CxSEMCR DMA channel x semaphore control register */
drivers/dma/stm32/stm32-dma3.c:	bool semaphore_mode;
drivers/dma/stm32/stm32-dma3.c:	if (chan->semaphore_mode &&
drivers/dma/stm32/stm32-dma3.c:	/* Take the channel semaphore */
drivers/dma/stm32/stm32-dma3.c:	if (chan->semaphore_mode) {
drivers/dma/stm32/stm32-dma3.c:	/* Release the channel semaphore */
drivers/dma/stm32/stm32-dma3.c:	if (chan->semaphore_mode)
drivers/dma/stm32/stm32-dma3.c:			} else { /* Semaphore mode */
drivers/dma/stm32/stm32-dma3.c:				ddata->chans[i].semaphore_mode = true;
drivers/dma/stm32/stm32-dma3.c:			ddata->chans[i].semaphore_mode ? "Semaphore" : "Static CID",
drivers/firewire/core.h:extern struct rw_semaphore fw_device_rwsem;
drivers/firmware/efi/runtime-wrappers.c:#include <linux/semaphore.h>
drivers/firmware/efi/runtime-wrappers.c: * semaphore (efi_runtime_lock) and caller waits until the work is
drivers/firmware/efi/runtime-wrappers.c:static DEFINE_SEMAPHORE(efi_runtime_lock, 1);
drivers/firmware/efi/runtime-wrappers.c:extern struct semaphore __efi_uv_runtime_lock __alias(efi_runtime_lock);
drivers/firmware/efi/vars.c:static DEFINE_SEMAPHORE(efivars_lock, 1);
drivers/firmware/tegra/bpmp.c:#include <linux/semaphore.h>
drivers/firmware/ti_sci.c:#include <linux/semaphore.h>
drivers/firmware/ti_sci.c: * @sem_xfer_count:	Counting Semaphore for managing max simultaneous
drivers/firmware/ti_sci.c:	struct semaphore sem_xfer_count;
drivers/gpu/drm/amd/amdgpu/amdgpu.h: * like the indirect buffer or semaphore, which both have their
drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v10.c: *     sem_rearm_wait_time      -- Wait Count for Semaphore re-arm.
drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gfx_v9.c: *     sem_rearm_wait_time      -- Wait Count for Semaphore re-arm.
drivers/gpu/drm/amd/amdgpu/amdgpu_device.c:	 * For this we trylock the read side of the reset semaphore, if that succeeds
drivers/gpu/drm/amd/amdgpu/amdgpu_reset.h:	struct rw_semaphore sem;
drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.h:#define VCN_DEC_SW_CMD_SEMAPHORE	0x00000006
drivers/gpu/drm/amd/amdgpu/cikd.h:#define	PACKET3_MEM_SEMAPHORE				0x39
drivers/gpu/drm/amd/amdgpu/cikd.h:#define	SDMA_OPCODE_SEMAPHORE				  7
drivers/gpu/drm/amd/amdgpu/cikd.h:#       define SDMA_SEMAPHORE_EXTRA_O                     (1 << 13)
drivers/gpu/drm/amd/amdgpu/cikd.h:#       define SDMA_SEMAPHORE_EXTRA_S                     (1 << 14)
drivers/gpu/drm/amd/amdgpu/cikd.h:#       define SDMA_SEMAPHORE_EXTRA_M                     (1 << 15)
drivers/gpu/drm/amd/amdgpu/cikd.h:#define VCE_CMD_SEMAPHORE	0x00000006
drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c:		 * semaphore.etc */
drivers/gpu/drm/amd/amdgpu/gfx_v9_4_3.c:		 * semaphore.etc */
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c: * gmc_v10_0_use_invalidate_semaphore - judge whether to use semaphore
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c:static bool gmc_v10_0_use_invalidate_semaphore(struct amdgpu_device *adev,
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c:	bool use_semaphore = gmc_v10_0_use_invalidate_semaphore(adev, vmhub);
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c:	 * off cycle, add semaphore acquire before invalidation and semaphore
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c:	/* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c:	if (use_semaphore) {
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c:			/* a read return value of 1 means semaphore acuqire */
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c:	/* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c:	if (use_semaphore)
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c:	bool use_semaphore = gmc_v10_0_use_invalidate_semaphore(ring->adev, ring->vm_hub);
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c:	 * off cycle, add semaphore acquire before invalidation and semaphore
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c:	/* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c:	if (use_semaphore)
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c:		/* a read return value of 1 means semaphore acuqire */
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c:	/* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c:	if (use_semaphore)
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c:		 * add semaphore release after invalidation,
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c:		 * write with 0 means semaphore release
drivers/gpu/drm/amd/amdgpu/gmc_v11_0.c: * gmc_v11_0_use_invalidate_semaphore - judge whether to use semaphore
drivers/gpu/drm/amd/amdgpu/gmc_v11_0.c:static bool gmc_v11_0_use_invalidate_semaphore(struct amdgpu_device *adev,
drivers/gpu/drm/amd/amdgpu/gmc_v11_0.c:	bool use_semaphore = gmc_v11_0_use_invalidate_semaphore(adev, vmhub);
drivers/gpu/drm/amd/amdgpu/gmc_v11_0.c:	 * off cycle, add semaphore acquire before invalidation and semaphore
drivers/gpu/drm/amd/amdgpu/gmc_v11_0.c:	/* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
drivers/gpu/drm/amd/amdgpu/gmc_v11_0.c:	if (use_semaphore) {
drivers/gpu/drm/amd/amdgpu/gmc_v11_0.c:			/* a read return value of 1 means semaphore acuqire */
drivers/gpu/drm/amd/amdgpu/gmc_v11_0.c:	/* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
drivers/gpu/drm/amd/amdgpu/gmc_v11_0.c:	if (use_semaphore)
drivers/gpu/drm/amd/amdgpu/gmc_v11_0.c:	bool use_semaphore = gmc_v11_0_use_invalidate_semaphore(ring->adev, ring->vm_hub);
drivers/gpu/drm/amd/amdgpu/gmc_v11_0.c:	 * off cycle, add semaphore acquire before invalidation and semaphore
drivers/gpu/drm/amd/amdgpu/gmc_v11_0.c:	/* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
drivers/gpu/drm/amd/amdgpu/gmc_v11_0.c:	if (use_semaphore)
drivers/gpu/drm/amd/amdgpu/gmc_v11_0.c:		/* a read return value of 1 means semaphore acuqire */
drivers/gpu/drm/amd/amdgpu/gmc_v11_0.c:	/* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
drivers/gpu/drm/amd/amdgpu/gmc_v11_0.c:	if (use_semaphore)
drivers/gpu/drm/amd/amdgpu/gmc_v11_0.c:		 * add semaphore release after invalidation,
drivers/gpu/drm/amd/amdgpu/gmc_v11_0.c:		 * write with 0 means semaphore release
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c: * gmc_v12_0_use_invalidate_semaphore - judge whether to use semaphore
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:static bool gmc_v12_0_use_invalidate_semaphore(struct amdgpu_device *adev,
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:	bool use_semaphore = gmc_v12_0_use_invalidate_semaphore(adev, vmhub);
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:	 * off cycle, add semaphore acquire before invalidation and semaphore
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:	/* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:	if (use_semaphore) {
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:			/* a read return value of 1 means semaphore acuqire */
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:	/* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:	if (use_semaphore)
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:		 * add semaphore release after invalidation,
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:		 * write with 0 means semaphore release
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:	bool use_semaphore = gmc_v12_0_use_invalidate_semaphore(ring->adev, ring->vm_hub);
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:	 * off cycle, add semaphore acquire before invalidation and semaphore
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:	/* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:	if (use_semaphore)
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:		/* a read return value of 1 means semaphore acuqire */
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:	/* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:	if (use_semaphore)
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:		 * add semaphore release after invalidation,
drivers/gpu/drm/amd/amdgpu/gmc_v12_0.c:		 * write with 0 means semaphore release
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c: * gmc_v9_0_use_invalidate_semaphore - judge whether to use semaphore
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:static bool gmc_v9_0_use_invalidate_semaphore(struct amdgpu_device *adev,
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:	bool use_semaphore = gmc_v9_0_use_invalidate_semaphore(adev, vmhub);
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:	 * off cycle, add semaphore acquire before invalidation and semaphore
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:	/* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:	if (use_semaphore) {
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:			/* a read return value of 1 means semaphore acquire */
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:	/* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:	if (use_semaphore) {
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:		 * add semaphore release after invalidation,
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:		 * write with 0 means semaphore release
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:	bool use_semaphore = gmc_v9_0_use_invalidate_semaphore(ring->adev, ring->vm_hub);
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:	 * off cycle, add semaphore acquire before invalidation and semaphore
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:	/* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:	if (use_semaphore)
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:		/* a read return value of 1 means semaphore acuqire */
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:	/* TODO: It needs to continue working on debugging with semaphore for GFXHUB as well. */
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:	if (use_semaphore)
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:		 * add semaphore release after invalidation,
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c:		 * write with 0 means semaphore release
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:** Definitions for SDMA_PKT_SEMAPHORE packet
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_op_offset 0
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_op_mask   0x000000FF
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_op_shift  0
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_OP(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_op_mask) << SDMA_PKT_SEMAPHORE_HEADER_op_shift)
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_sub_op_offset 0
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_sub_op_mask   0x000000FF
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_sub_op_shift  8
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_SUB_OP(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_sub_op_mask) << SDMA_PKT_SEMAPHORE_HEADER_sub_op_shift)
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_write_one_offset 0
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_write_one_mask   0x00000001
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_write_one_shift  29
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_WRITE_ONE(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_write_one_mask) << SDMA_PKT_SEMAPHORE_HEADER_write_one_shift)
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_signal_offset 0
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_signal_mask   0x00000001
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_signal_shift  30
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_SIGNAL(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_signal_mask) << SDMA_PKT_SEMAPHORE_HEADER_signal_shift)
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_mailbox_offset 0
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_mailbox_mask   0x00000001
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_mailbox_shift  31
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_MAILBOX(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_mailbox_mask) << SDMA_PKT_SEMAPHORE_HEADER_mailbox_shift)
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_offset 1
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_mask   0xFFFFFFFF
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_shift  0
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_ADDR_31_0(x) (((x) & SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_mask) << SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_shift)
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_offset 2
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_mask   0xFFFFFFFF
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_shift  0
drivers/gpu/drm/amd/amdgpu/iceland_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_ADDR_63_32(x) (((x) & SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_mask) << SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_shift)
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:** Definitions for SDMA_PKT_SEMAPHORE packet
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_op_offset 0
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_op_mask   0x000000FF
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_op_shift  0
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_OP(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_op_mask) << SDMA_PKT_SEMAPHORE_HEADER_op_shift)
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_sub_op_offset 0
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_sub_op_mask   0x000000FF
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_sub_op_shift  8
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_SUB_OP(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_sub_op_mask) << SDMA_PKT_SEMAPHORE_HEADER_sub_op_shift)
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_write_one_offset 0
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_write_one_mask   0x00000001
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_write_one_shift  29
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_WRITE_ONE(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_write_one_mask) << SDMA_PKT_SEMAPHORE_HEADER_write_one_shift)
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_signal_offset 0
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_signal_mask   0x00000001
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_signal_shift  30
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_SIGNAL(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_signal_mask) << SDMA_PKT_SEMAPHORE_HEADER_signal_shift)
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_mailbox_offset 0
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_mailbox_mask   0x00000001
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_mailbox_shift  31
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_MAILBOX(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_mailbox_mask) << SDMA_PKT_SEMAPHORE_HEADER_mailbox_shift)
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_offset 1
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_mask   0xFFFFFFFF
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_shift  0
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_ADDR_31_0(x) (((x) & SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_mask) << SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_shift)
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_offset 2
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_mask   0xFFFFFFFF
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_shift  0
drivers/gpu/drm/amd/amdgpu/navi10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_ADDR_63_32(x) (((x) & SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_mask) << SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_shift)
drivers/gpu/drm/amd/amdgpu/nvd.h:#define	PACKET3_MEM_SEMAPHORE				0x39
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:** Definitions for SDMA_PKT_SEMAPHORE packet
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_op_offset 0
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_op_mask   0x000000FF
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_op_shift  0
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_OP(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_op_mask) << SDMA_PKT_SEMAPHORE_HEADER_op_shift)
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_sub_op_offset 0
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_sub_op_mask   0x000000FF
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_sub_op_shift  8
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_SUB_OP(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_sub_op_mask) << SDMA_PKT_SEMAPHORE_HEADER_sub_op_shift)
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_write_one_offset 0
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_write_one_mask   0x00000001
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_write_one_shift  29
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_WRITE_ONE(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_write_one_mask) << SDMA_PKT_SEMAPHORE_HEADER_write_one_shift)
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_signal_offset 0
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_signal_mask   0x00000001
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_signal_shift  30
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_SIGNAL(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_signal_mask) << SDMA_PKT_SEMAPHORE_HEADER_signal_shift)
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_mailbox_offset 0
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_mailbox_mask   0x00000001
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_mailbox_shift  31
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_MAILBOX(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_mailbox_mask) << SDMA_PKT_SEMAPHORE_HEADER_mailbox_shift)
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_offset 1
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_mask   0xFFFFFFFF
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_shift  0
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_ADDR_31_0(x) (((x) & SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_mask) << SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_shift)
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_offset 2
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_mask   0xFFFFFFFF
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_shift  0
drivers/gpu/drm/amd/amdgpu/sdma_v6_0_0_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_ADDR_63_32(x) (((x) & SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_mask) << SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_shift)
drivers/gpu/drm/amd/amdgpu/si_enums.h:#define	PACKET3_MEM_SEMAPHORE				0x39
drivers/gpu/drm/amd/amdgpu/sid.h:#define	PACKET3_MEM_SEMAPHORE				0x39
drivers/gpu/drm/amd/amdgpu/sid.h:#define	DMA_PACKET_SEMAPHORE				  0x5
drivers/gpu/drm/amd/amdgpu/sid.h:#define VCE_CMD_SEMAPHORE				0x00000006
drivers/gpu/drm/amd/amdgpu/soc15d.h:#define	PACKET3_MEM_SEMAPHORE				0x39
drivers/gpu/drm/amd/amdgpu/soc15d.h:#define VCE_CMD_SEMAPHORE	0x00000006
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:** Definitions for SDMA_PKT_SEMAPHORE packet
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_op_offset 0
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_op_mask   0x000000FF
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_op_shift  0
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_OP(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_op_mask) << SDMA_PKT_SEMAPHORE_HEADER_op_shift)
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_sub_op_offset 0
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_sub_op_mask   0x000000FF
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_sub_op_shift  8
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_SUB_OP(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_sub_op_mask) << SDMA_PKT_SEMAPHORE_HEADER_sub_op_shift)
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_write_one_offset 0
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_write_one_mask   0x00000001
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_write_one_shift  29
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_WRITE_ONE(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_write_one_mask) << SDMA_PKT_SEMAPHORE_HEADER_write_one_shift)
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_signal_offset 0
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_signal_mask   0x00000001
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_signal_shift  30
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_SIGNAL(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_signal_mask) << SDMA_PKT_SEMAPHORE_HEADER_signal_shift)
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_mailbox_offset 0
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_mailbox_mask   0x00000001
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_mailbox_shift  31
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_MAILBOX(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_mailbox_mask) << SDMA_PKT_SEMAPHORE_HEADER_mailbox_shift)
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_offset 1
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_mask   0xFFFFFFFF
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_shift  0
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_ADDR_31_0(x) (((x) & SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_mask) << SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_shift)
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_offset 2
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_mask   0xFFFFFFFF
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_shift  0
drivers/gpu/drm/amd/amdgpu/tonga_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_ADDR_63_32(x) (((x) & SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_mask) << SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_shift)
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:** Definitions for SDMA_PKT_SEMAPHORE packet
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_op_offset 0
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_op_mask   0x000000FF
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_op_shift  0
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_OP(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_op_mask) << SDMA_PKT_SEMAPHORE_HEADER_op_shift)
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_sub_op_offset 0
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_sub_op_mask   0x000000FF
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_sub_op_shift  8
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_SUB_OP(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_sub_op_mask) << SDMA_PKT_SEMAPHORE_HEADER_sub_op_shift)
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_write_one_offset 0
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_write_one_mask   0x00000001
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_write_one_shift  29
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_WRITE_ONE(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_write_one_mask) << SDMA_PKT_SEMAPHORE_HEADER_write_one_shift)
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_signal_offset 0
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_signal_mask   0x00000001
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_signal_shift  30
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_SIGNAL(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_signal_mask) << SDMA_PKT_SEMAPHORE_HEADER_signal_shift)
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_mailbox_offset 0
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_mailbox_mask   0x00000001
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_mailbox_shift  31
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_HEADER_MAILBOX(x) (((x) & SDMA_PKT_SEMAPHORE_HEADER_mailbox_mask) << SDMA_PKT_SEMAPHORE_HEADER_mailbox_shift)
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_offset 1
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_mask   0xFFFFFFFF
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_shift  0
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_LO_ADDR_31_0(x) (((x) & SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_mask) << SDMA_PKT_SEMAPHORE_ADDR_LO_addr_31_0_shift)
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_offset 2
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_mask   0xFFFFFFFF
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_shift  0
drivers/gpu/drm/amd/amdgpu/vega10_sdma_pkt_open.h:#define SDMA_PKT_SEMAPHORE_ADDR_HI_ADDR_63_32(x) (((x) & SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_mask) << SDMA_PKT_SEMAPHORE_ADDR_HI_addr_63_32_shift)
drivers/gpu/drm/amd/amdgpu/vid.h:#define	PACKET3_MEM_SEMAPHORE				0x39
drivers/gpu/drm/amd/amdgpu/vid.h:#define VCE_CMD_SEMAPHORE	0x00000006
drivers/gpu/drm/amd/amdkfd/kfd_pm4_opcodes.h:	IT_MEM_SEMAPHORE                     = 0x39,
drivers/gpu/drm/amd/amdkfd/kfd_priv.h:	struct semaphore runtime_enable_sema;
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_d.h:#define mmDCIO_SEMAPHORE0                                                       0x484d
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_d.h:#define mmDCIO_SEMAPHORE1                                                       0x484e
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_d.h:#define mmDCIO_SEMAPHORE2                                                       0x484f
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_d.h:#define mmDCIO_SEMAPHORE3                                                       0x4850
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_d.h:#define mmDCIO_SEMAPHORE4                                                       0x4851
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_d.h:#define mmDCIO_SEMAPHORE5                                                       0x4852
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_d.h:#define mmDCIO_SEMAPHORE6                                                       0x4853
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_d.h:#define mmDCIO_SEMAPHORE7                                                       0x4854
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE0__DCIO_SEMAPHORE0_REQ_MASK 0xffff
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE0__DCIO_SEMAPHORE0_REQ__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE0__DCIO_SEMAPHORE0_GNT_MASK 0xffff0000
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE0__DCIO_SEMAPHORE0_GNT__SHIFT 0x10
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE1__DCIO_SEMAPHORE1_REQ_MASK 0xffff
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE1__DCIO_SEMAPHORE1_REQ__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE1__DCIO_SEMAPHORE1_GNT_MASK 0xffff0000
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE1__DCIO_SEMAPHORE1_GNT__SHIFT 0x10
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE2__DCIO_SEMAPHORE2_REQ_MASK 0xffff
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE2__DCIO_SEMAPHORE2_REQ__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE2__DCIO_SEMAPHORE2_GNT_MASK 0xffff0000
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE2__DCIO_SEMAPHORE2_GNT__SHIFT 0x10
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE3__DCIO_SEMAPHORE3_REQ_MASK 0xffff
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE3__DCIO_SEMAPHORE3_REQ__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE3__DCIO_SEMAPHORE3_GNT_MASK 0xffff0000
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE3__DCIO_SEMAPHORE3_GNT__SHIFT 0x10
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE4__DCIO_SEMAPHORE4_REQ_MASK 0xffff
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE4__DCIO_SEMAPHORE4_REQ__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE4__DCIO_SEMAPHORE4_GNT_MASK 0xffff0000
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE4__DCIO_SEMAPHORE4_GNT__SHIFT 0x10
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE5__DCIO_SEMAPHORE5_REQ_MASK 0xffff
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE5__DCIO_SEMAPHORE5_REQ__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE5__DCIO_SEMAPHORE5_GNT_MASK 0xffff0000
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE5__DCIO_SEMAPHORE5_GNT__SHIFT 0x10
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE6__DCIO_SEMAPHORE6_REQ_MASK 0xffff
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE6__DCIO_SEMAPHORE6_REQ__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE6__DCIO_SEMAPHORE6_GNT_MASK 0xffff0000
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE6__DCIO_SEMAPHORE6_GNT__SHIFT 0x10
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE7__DCIO_SEMAPHORE7_REQ_MASK 0xffff
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE7__DCIO_SEMAPHORE7_REQ__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE7__DCIO_SEMAPHORE7_GNT_MASK 0xffff0000
drivers/gpu/drm/amd/include/asic_reg/dce/dce_11_2_sh_mask.h:#define DCIO_SEMAPHORE7__DCIO_SEMAPHORE7_GNT__SHIFT 0x10
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h:#define mmDCIO_SEMAPHORE0                                                                              0x20cb
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h:#define mmDCIO_SEMAPHORE0_BASE_IDX                                                                     2
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h:#define mmDCIO_SEMAPHORE1                                                                              0x20cc
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h:#define mmDCIO_SEMAPHORE1_BASE_IDX                                                                     2
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h:#define mmDCIO_SEMAPHORE2                                                                              0x20cd
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h:#define mmDCIO_SEMAPHORE2_BASE_IDX                                                                     2
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h:#define mmDCIO_SEMAPHORE3                                                                              0x20ce
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h:#define mmDCIO_SEMAPHORE3_BASE_IDX                                                                     2
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h:#define mmDCIO_SEMAPHORE4                                                                              0x20cf
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h:#define mmDCIO_SEMAPHORE4_BASE_IDX                                                                     2
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h:#define mmDCIO_SEMAPHORE5                                                                              0x20d0
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h:#define mmDCIO_SEMAPHORE5_BASE_IDX                                                                     2
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h:#define mmDCIO_SEMAPHORE6                                                                              0x20d1
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h:#define mmDCIO_SEMAPHORE6_BASE_IDX                                                                     2
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h:#define mmDCIO_SEMAPHORE7                                                                              0x20d2
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_offset.h:#define mmDCIO_SEMAPHORE7_BASE_IDX                                                                     2
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h://DCIO_SEMAPHORE0
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE0__DCIO_SEMAPHORE0_REQ__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE0__DCIO_SEMAPHORE0_GNT__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE0__DCIO_SEMAPHORE0_REQ_MASK                                                             0x0000FFFFL
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE0__DCIO_SEMAPHORE0_GNT_MASK                                                             0xFFFF0000L
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h://DCIO_SEMAPHORE1
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE1__DCIO_SEMAPHORE1_REQ__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE1__DCIO_SEMAPHORE1_GNT__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE1__DCIO_SEMAPHORE1_REQ_MASK                                                             0x0000FFFFL
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE1__DCIO_SEMAPHORE1_GNT_MASK                                                             0xFFFF0000L
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h://DCIO_SEMAPHORE2
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE2__DCIO_SEMAPHORE2_REQ__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE2__DCIO_SEMAPHORE2_GNT__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE2__DCIO_SEMAPHORE2_REQ_MASK                                                             0x0000FFFFL
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE2__DCIO_SEMAPHORE2_GNT_MASK                                                             0xFFFF0000L
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h://DCIO_SEMAPHORE3
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE3__DCIO_SEMAPHORE3_REQ__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE3__DCIO_SEMAPHORE3_GNT__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE3__DCIO_SEMAPHORE3_REQ_MASK                                                             0x0000FFFFL
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE3__DCIO_SEMAPHORE3_GNT_MASK                                                             0xFFFF0000L
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h://DCIO_SEMAPHORE4
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE4__DCIO_SEMAPHORE4_REQ__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE4__DCIO_SEMAPHORE4_GNT__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE4__DCIO_SEMAPHORE4_REQ_MASK                                                             0x0000FFFFL
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE4__DCIO_SEMAPHORE4_GNT_MASK                                                             0xFFFF0000L
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h://DCIO_SEMAPHORE5
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE5__DCIO_SEMAPHORE5_REQ__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE5__DCIO_SEMAPHORE5_GNT__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE5__DCIO_SEMAPHORE5_REQ_MASK                                                             0x0000FFFFL
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE5__DCIO_SEMAPHORE5_GNT_MASK                                                             0xFFFF0000L
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h://DCIO_SEMAPHORE6
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE6__DCIO_SEMAPHORE6_REQ__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE6__DCIO_SEMAPHORE6_GNT__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE6__DCIO_SEMAPHORE6_REQ_MASK                                                             0x0000FFFFL
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE6__DCIO_SEMAPHORE6_GNT_MASK                                                             0xFFFF0000L
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h://DCIO_SEMAPHORE7
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE7__DCIO_SEMAPHORE7_REQ__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE7__DCIO_SEMAPHORE7_GNT__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE7__DCIO_SEMAPHORE7_REQ_MASK                                                             0x0000FFFFL
drivers/gpu/drm/amd/include/asic_reg/dce/dce_12_0_sh_mask.h:#define DCIO_SEMAPHORE7__DCIO_SEMAPHORE7_GNT_MASK                                                             0xFFFF0000L
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_offset.h:#define mmDCIO_SEMAPHORE0                                                                              0x28b5
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_offset.h:#define mmDCIO_SEMAPHORE0_BASE_IDX                                                                     2
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_offset.h:#define mmDCIO_SEMAPHORE1                                                                              0x28b6
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_offset.h:#define mmDCIO_SEMAPHORE1_BASE_IDX                                                                     2
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_offset.h:#define mmDCIO_SEMAPHORE2                                                                              0x28b7
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_offset.h:#define mmDCIO_SEMAPHORE2_BASE_IDX                                                                     2
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_offset.h:#define mmDCIO_SEMAPHORE3                                                                              0x28b8
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_offset.h:#define mmDCIO_SEMAPHORE3_BASE_IDX                                                                     2
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_offset.h:#define mmDCIO_SEMAPHORE4                                                                              0x28b9
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_offset.h:#define mmDCIO_SEMAPHORE4_BASE_IDX                                                                     2
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_offset.h:#define mmDCIO_SEMAPHORE5                                                                              0x28ba
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_offset.h:#define mmDCIO_SEMAPHORE5_BASE_IDX                                                                     2
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_offset.h:#define mmDCIO_SEMAPHORE6                                                                              0x28bb
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_offset.h:#define mmDCIO_SEMAPHORE6_BASE_IDX                                                                     2
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_offset.h:#define mmDCIO_SEMAPHORE7                                                                              0x28bc
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_offset.h:#define mmDCIO_SEMAPHORE7_BASE_IDX                                                                     2
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h://DCIO_SEMAPHORE0
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE0__DCIO_SEMAPHORE0_REQ__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE0__DCIO_SEMAPHORE0_GNT__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE0__DCIO_SEMAPHORE0_REQ_MASK                                                             0x0000FFFFL
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE0__DCIO_SEMAPHORE0_GNT_MASK                                                             0xFFFF0000L
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h://DCIO_SEMAPHORE1
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE1__DCIO_SEMAPHORE1_REQ__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE1__DCIO_SEMAPHORE1_GNT__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE1__DCIO_SEMAPHORE1_REQ_MASK                                                             0x0000FFFFL
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE1__DCIO_SEMAPHORE1_GNT_MASK                                                             0xFFFF0000L
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h://DCIO_SEMAPHORE2
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE2__DCIO_SEMAPHORE2_REQ__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE2__DCIO_SEMAPHORE2_GNT__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE2__DCIO_SEMAPHORE2_REQ_MASK                                                             0x0000FFFFL
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE2__DCIO_SEMAPHORE2_GNT_MASK                                                             0xFFFF0000L
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h://DCIO_SEMAPHORE3
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE3__DCIO_SEMAPHORE3_REQ__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE3__DCIO_SEMAPHORE3_GNT__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE3__DCIO_SEMAPHORE3_REQ_MASK                                                             0x0000FFFFL
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE3__DCIO_SEMAPHORE3_GNT_MASK                                                             0xFFFF0000L
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h://DCIO_SEMAPHORE4
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE4__DCIO_SEMAPHORE4_REQ__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE4__DCIO_SEMAPHORE4_GNT__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE4__DCIO_SEMAPHORE4_REQ_MASK                                                             0x0000FFFFL
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE4__DCIO_SEMAPHORE4_GNT_MASK                                                             0xFFFF0000L
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h://DCIO_SEMAPHORE5
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE5__DCIO_SEMAPHORE5_REQ__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE5__DCIO_SEMAPHORE5_GNT__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE5__DCIO_SEMAPHORE5_REQ_MASK                                                             0x0000FFFFL
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE5__DCIO_SEMAPHORE5_GNT_MASK                                                             0xFFFF0000L
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h://DCIO_SEMAPHORE6
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE6__DCIO_SEMAPHORE6_REQ__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE6__DCIO_SEMAPHORE6_GNT__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE6__DCIO_SEMAPHORE6_REQ_MASK                                                             0x0000FFFFL
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE6__DCIO_SEMAPHORE6_GNT_MASK                                                             0xFFFF0000L
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h://DCIO_SEMAPHORE7
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE7__DCIO_SEMAPHORE7_REQ__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE7__DCIO_SEMAPHORE7_GNT__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE7__DCIO_SEMAPHORE7_REQ_MASK                                                             0x0000FFFFL
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_1_0_sh_mask.h:#define DCIO_SEMAPHORE7__DCIO_SEMAPHORE7_GNT_MASK                                                             0xFFFF0000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_default.h:#define mmRLC_SEMAPHORE_0_DEFAULT                                                0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_default.h:#define mmRLC_SEMAPHORE_1_DEFAULT                                                0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_default.h:#define mmRLC_SEMAPHORE_2_DEFAULT                                                0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_default.h:#define mmRLC_SEMAPHORE_3_DEFAULT                                                0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_default.h:#define mmRLC_RLCS_IH_SEMAPHORE_DEFAULT                                          0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_default.h:#define mmRLC_RLCS_IH_COOKIE_SEMAPHORE_DEFAULT                                   0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_default.h:#define mmRLC_HYP_SEMAPHORE_0_DEFAULT                                            0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_default.h:#define mmRLC_HYP_SEMAPHORE_1_DEFAULT                                            0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_default.h:#define mmRLC_HYP_SEMAPHORE_2_DEFAULT                                            0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_default.h:#define mmRLC_HYP_SEMAPHORE_3_DEFAULT                                            0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_SEMAPHORE_0                                                                              0x4cc7
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_SEMAPHORE_0_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_SEMAPHORE_1                                                                              0x4cc8
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_SEMAPHORE_1_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_SEMAPHORE_2                                                                              0x4ce3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_SEMAPHORE_2_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_SEMAPHORE_3                                                                              0x4ce4
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_SEMAPHORE_3_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_RLCS_IH_SEMAPHORE                                                                        0x4e7c
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_RLCS_IH_SEMAPHORE_BASE_IDX                                                               1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_RLCS_IH_COOKIE_SEMAPHORE                                                                 0x4e7d
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_RLCS_IH_COOKIE_SEMAPHORE_BASE_IDX                                                        1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_HYP_SEMAPHORE_0                                                                          0x5b2e
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_HYP_SEMAPHORE_0_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_HYP_SEMAPHORE_1                                                                          0x5b2f
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_HYP_SEMAPHORE_1_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_HYP_SEMAPHORE_2                                                                          0x5b52
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_HYP_SEMAPHORE_2_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_HYP_SEMAPHORE_3                                                                          0x5b53
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h:#define mmRLC_HYP_SEMAPHORE_3_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY__SHIFT                                                                  0xc
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY_MASK                                                                    0x00001000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY__SHIFT                                                      0xf
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY__SHIFT                                                    0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK                                                        0x00008000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK                                                      0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY__SHIFT                                                                        0x13
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY_MASK                                                                          0x00080000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h://RLC_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h://RLC_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h://RLC_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_SEMAPHORE_2__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_SEMAPHORE_2__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_SEMAPHORE_2__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h://RLC_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_SEMAPHORE_3__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_SEMAPHORE_3__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_SEMAPHORE_3__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h://RLC_RLCS_IH_SEMAPHORE
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_RLCS_IH_SEMAPHORE__CLIENT_ID__SHIFT                                                               0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_RLCS_IH_SEMAPHORE__RESERVED__SHIFT                                                                0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_RLCS_IH_SEMAPHORE__CLIENT_ID_MASK                                                                 0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_RLCS_IH_SEMAPHORE__RESERVED_MASK                                                                  0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h://RLC_RLCS_IH_COOKIE_SEMAPHORE
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_RLCS_IH_COOKIE_SEMAPHORE__CLIENT_ID__SHIFT                                                        0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_RLCS_IH_COOKIE_SEMAPHORE__RESERVED__SHIFT                                                         0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_RLCS_IH_COOKIE_SEMAPHORE__CLIENT_ID_MASK                                                          0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_RLCS_IH_COOKIE_SEMAPHORE__RESERVED_MASK                                                           0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h://RLC_HYP_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h://RLC_HYP_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h://RLC_HYP_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h://RLC_HYP_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_default.h:#define mmRLC_SEMAPHORE_0_DEFAULT                                                0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_default.h:#define mmRLC_SEMAPHORE_1_DEFAULT                                                0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_default.h:#define mmRLC_SEMAPHORE_2_DEFAULT                                                0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_default.h:#define mmRLC_SEMAPHORE_3_DEFAULT                                                0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_default.h:#define mmRLC_RLCS_IH_SEMAPHORE_DEFAULT                                          0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_default.h:#define mmRLC_RLCS_IH_COOKIE_SEMAPHORE_DEFAULT                                   0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_default.h:#define mmRLC_HYP_SEMAPHORE_0_DEFAULT                                            0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_default.h:#define mmRLC_HYP_SEMAPHORE_1_DEFAULT                                            0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_default.h:#define mmRLC_HYP_SEMAPHORE_2_DEFAULT                                            0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_default.h:#define mmRLC_HYP_SEMAPHORE_3_DEFAULT                                            0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_SEMAPHORE_0                                                                              0x4cc7
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_SEMAPHORE_0_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_SEMAPHORE_1                                                                              0x4cc8
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_SEMAPHORE_1_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_SEMAPHORE_2                                                                              0x4ce3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_SEMAPHORE_2_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_SEMAPHORE_3                                                                              0x4ce4
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_SEMAPHORE_3_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_RLCS_IH_SEMAPHORE                                                                        0x4e7c
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_RLCS_IH_SEMAPHORE_BASE_IDX                                                               1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_RLCS_IH_COOKIE_SEMAPHORE                                                                 0x4e7d
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_RLCS_IH_COOKIE_SEMAPHORE_BASE_IDX                                                        1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_HYP_SEMAPHORE_0                                                                          0x5b2e
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_HYP_SEMAPHORE_0_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_HYP_SEMAPHORE_1                                                                          0x5b2f
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_HYP_SEMAPHORE_1_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_HYP_SEMAPHORE_2                                                                          0x5b52
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_HYP_SEMAPHORE_2_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_HYP_SEMAPHORE_3                                                                          0x5b53
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h:#define mmRLC_HYP_SEMAPHORE_3_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY__SHIFT                                                                  0xc
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY_MASK                                                                    0x00001000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY__SHIFT                                                      0xf
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY__SHIFT                                                    0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK                                                        0x00008000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK                                                      0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY__SHIFT                                                                        0x13
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY_MASK                                                                          0x00080000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h://RLC_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h://RLC_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h://RLC_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_SEMAPHORE_2__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_SEMAPHORE_2__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_SEMAPHORE_2__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h://RLC_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_SEMAPHORE_3__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_SEMAPHORE_3__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_SEMAPHORE_3__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h://RLC_RLCS_IH_SEMAPHORE
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_RLCS_IH_SEMAPHORE__CLIENT_ID__SHIFT                                                               0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_RLCS_IH_SEMAPHORE__RESERVED__SHIFT                                                                0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_RLCS_IH_SEMAPHORE__CLIENT_ID_MASK                                                                 0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_RLCS_IH_SEMAPHORE__RESERVED_MASK                                                                  0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h://RLC_RLCS_IH_COOKIE_SEMAPHORE
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_RLCS_IH_COOKIE_SEMAPHORE__CLIENT_ID__SHIFT                                                        0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_RLCS_IH_COOKIE_SEMAPHORE__RESERVED__SHIFT                                                         0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_RLCS_IH_COOKIE_SEMAPHORE__CLIENT_ID_MASK                                                          0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_RLCS_IH_COOKIE_SEMAPHORE__RESERVED_MASK                                                           0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h://RLC_HYP_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h://RLC_HYP_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h://RLC_HYP_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h://RLC_HYP_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_default.h:#define regRLC_SEMAPHORE_0_DEFAULT                                                0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_default.h:#define regRLC_SEMAPHORE_1_DEFAULT                                                0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_default.h:#define regRLC_SEMAPHORE_2_DEFAULT                                                0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_default.h:#define regRLC_SEMAPHORE_3_DEFAULT                                                0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_default.h:#define regRLC_RLCS_IH_SEMAPHORE_DEFAULT                                          0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_default.h:#define regRLC_RLCS_IH_COOKIE_SEMAPHORE_DEFAULT                                   0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_default.h:#define regRLC_HYP_SEMAPHORE_0_DEFAULT                                            0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_default.h:#define regRLC_HYP_SEMAPHORE_1_DEFAULT                                            0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_default.h:#define regRLC_HYP_SEMAPHORE_2_DEFAULT                                            0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_default.h:#define regRLC_HYP_SEMAPHORE_3_DEFAULT                                            0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_SEMAPHORE_0                                                                              0x4cc7
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_SEMAPHORE_0_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_SEMAPHORE_1                                                                              0x4cc8
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_SEMAPHORE_1_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_SEMAPHORE_2                                                                              0x4cc9
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_SEMAPHORE_2_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_SEMAPHORE_3                                                                              0x4cca
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_SEMAPHORE_3_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_RLCS_IH_SEMAPHORE                                                                        0x4e76
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_RLCS_IH_SEMAPHORE_BASE_IDX                                                               1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_RLCS_IH_COOKIE_SEMAPHORE                                                                 0x4e77
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_RLCS_IH_COOKIE_SEMAPHORE_BASE_IDX                                                        1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_HYP_SEMAPHORE_0                                                                          0x5b2e
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_HYP_SEMAPHORE_0_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_HYP_SEMAPHORE_1                                                                          0x5b2f
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_HYP_SEMAPHORE_1_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_HYP_SEMAPHORE_2                                                                          0x5b52
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_HYP_SEMAPHORE_2_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_HYP_SEMAPHORE_3                                                                          0x5b53
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_offset.h:#define regRLC_HYP_SEMAPHORE_3_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define CP_CPC_BUSY_STAT__MEC1_SEMAPHORE_BUSY__SHIFT                                                          0x1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define CP_CPC_BUSY_STAT__MEC2_SEMAPHORE_BUSY__SHIFT                                                          0x11
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define CP_CPC_BUSY_STAT__MEC1_SEMAPHORE_BUSY_MASK                                                            0x00000002L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define CP_CPC_BUSY_STAT__MEC2_SEMAPHORE_BUSY_MASK                                                            0x00020000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY__SHIFT                                                                  0xc
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY_MASK                                                                    0x00001000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY__SHIFT                                                      0xf
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY__SHIFT                                                    0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK                                                        0x00008000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK                                                      0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY__SHIFT                                                                        0x13
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY_MASK                                                                          0x00080000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define CP_EOP_DONE_DATA_CNTL__SEMAPHORE_SIGNAL_TYPE__SHIFT                                                   0x13
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define CP_EOP_DONE_DATA_CNTL__SEMAPHORE_SIGNAL_TYPE_MASK                                                     0x00080000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h://RLC_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h://RLC_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h://RLC_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_SEMAPHORE_2__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_SEMAPHORE_2__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_SEMAPHORE_2__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h://RLC_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_SEMAPHORE_3__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_SEMAPHORE_3__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_SEMAPHORE_3__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h://RLC_RLCS_IH_SEMAPHORE
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_RLCS_IH_SEMAPHORE__CLIENT_ID__SHIFT                                                               0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_RLCS_IH_SEMAPHORE__RESERVED__SHIFT                                                                0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_RLCS_IH_SEMAPHORE__CLIENT_ID_MASK                                                                 0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_RLCS_IH_SEMAPHORE__RESERVED_MASK                                                                  0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h://RLC_RLCS_IH_COOKIE_SEMAPHORE
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_RLCS_IH_COOKIE_SEMAPHORE__CLIENT_ID__SHIFT                                                        0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_RLCS_IH_COOKIE_SEMAPHORE__RESERVED__SHIFT                                                         0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_RLCS_IH_COOKIE_SEMAPHORE__CLIENT_ID_MASK                                                          0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_RLCS_IH_COOKIE_SEMAPHORE__RESERVED_MASK                                                           0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h://RLC_HYP_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h://RLC_HYP_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h://RLC_HYP_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h://RLC_HYP_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_HYP_SEMAPHORE_0                                                                          0x5b2e
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_HYP_SEMAPHORE_0_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_HYP_SEMAPHORE_1                                                                          0x5b2f
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_HYP_SEMAPHORE_1_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_HYP_SEMAPHORE_2                                                                          0x5b52
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_HYP_SEMAPHORE_2_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_HYP_SEMAPHORE_3                                                                          0x5b53
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_HYP_SEMAPHORE_3_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_SEMAPHORE_0                                                                              0x4cc7
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_SEMAPHORE_0_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_SEMAPHORE_1                                                                              0x4cc8
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_SEMAPHORE_1_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_SEMAPHORE_2                                                                              0x4cc9
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_SEMAPHORE_2_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_SEMAPHORE_3                                                                              0x4cca
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_SEMAPHORE_3_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_RLCS_IH_SEMAPHORE                                                                        0x4e76
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_RLCS_IH_SEMAPHORE_BASE_IDX                                                               1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_RLCS_IH_COOKIE_SEMAPHORE                                                                 0x4e77
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h:#define regRLC_RLCS_IH_COOKIE_SEMAPHORE_BASE_IDX                                                        1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define CP_CPC_BUSY_STAT__MEC1_SEMAPHORE_BUSY__SHIFT                                                          0x1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define CP_CPC_BUSY_STAT__MEC2_SEMAPHORE_BUSY__SHIFT                                                          0x11
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define CP_CPC_BUSY_STAT__MEC1_SEMAPHORE_BUSY_MASK                                                            0x00000002L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define CP_CPC_BUSY_STAT__MEC2_SEMAPHORE_BUSY_MASK                                                            0x00020000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY__SHIFT                                                                  0xc
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY_MASK                                                                    0x00001000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY__SHIFT                                                      0xf
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY__SHIFT                                                    0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK                                                        0x00008000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK                                                      0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY__SHIFT                                                                        0x13
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY_MASK                                                                          0x00080000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define GCVM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define CP_EOP_DONE_DATA_CNTL__SEMAPHORE_SIGNAL_TYPE__SHIFT                                                   0x13
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define CP_EOP_DONE_DATA_CNTL__SEMAPHORE_SIGNAL_TYPE_MASK                                                     0x00080000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h://RLC_HYP_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h://RLC_HYP_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h://RLC_HYP_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h://RLC_HYP_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h://RLC_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h://RLC_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h://RLC_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_SEMAPHORE_2__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_SEMAPHORE_2__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_SEMAPHORE_2__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h://RLC_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_SEMAPHORE_3__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_SEMAPHORE_3__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_SEMAPHORE_3__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h://RLC_RLCS_IH_SEMAPHORE
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_RLCS_IH_SEMAPHORE__CLIENT_ID__SHIFT                                                               0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_RLCS_IH_SEMAPHORE__RESERVED__SHIFT                                                                0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_RLCS_IH_SEMAPHORE__CLIENT_ID_MASK                                                                 0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_RLCS_IH_SEMAPHORE__RESERVED_MASK                                                                  0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h://RLC_RLCS_IH_COOKIE_SEMAPHORE
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_RLCS_IH_COOKIE_SEMAPHORE__CLIENT_ID__SHIFT                                                        0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_RLCS_IH_COOKIE_SEMAPHORE__RESERVED__SHIFT                                                         0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_RLCS_IH_COOKIE_SEMAPHORE__CLIENT_ID_MASK                                                          0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_sh_mask.h:#define RLC_RLCS_IH_COOKIE_SEMAPHORE__RESERVED_MASK                                                           0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_offset.h:#define regRLC_SEMAPHORE_0                                                                              0x4cc7
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_offset.h:#define regRLC_SEMAPHORE_0_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_offset.h:#define regRLC_SEMAPHORE_1                                                                              0x4cc8
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_offset.h:#define regRLC_SEMAPHORE_1_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_offset.h:#define regRLC_SEMAPHORE_2                                                                              0x4cc9
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_offset.h:#define regRLC_SEMAPHORE_2_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_offset.h:#define regRLC_SEMAPHORE_3                                                                              0x4cca
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_offset.h:#define regRLC_SEMAPHORE_3_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_offset.h:#define regRLC_HYP_SEMAPHORE_0                                                                          0x5b2e
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_offset.h:#define regRLC_HYP_SEMAPHORE_0_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_offset.h:#define regRLC_HYP_SEMAPHORE_1                                                                          0x5b2f
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_offset.h:#define regRLC_HYP_SEMAPHORE_1_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_offset.h:#define regRLC_HYP_SEMAPHORE_2                                                                          0x5b52
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_offset.h:#define regRLC_HYP_SEMAPHORE_2_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_offset.h:#define regRLC_HYP_SEMAPHORE_3                                                                          0x5b53
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_offset.h:#define regRLC_HYP_SEMAPHORE_3_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define CP_CPC_BUSY_STAT__MEC1_SEMAPHORE_BUSY__SHIFT                                                          0x1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define CP_CPC_BUSY_STAT__MEC2_SEMAPHORE_BUSY__SHIFT                                                          0x11
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define CP_CPC_BUSY_STAT__MEC1_SEMAPHORE_BUSY_MASK                                                            0x00000002L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define CP_CPC_BUSY_STAT__MEC2_SEMAPHORE_BUSY_MASK                                                            0x00020000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY__SHIFT                                                                  0xc
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY_MASK                                                                    0x00001000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY__SHIFT                                                      0xf
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY__SHIFT                                                    0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK                                                        0x00008000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK                                                      0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY__SHIFT                                                                        0x13
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY_MASK                                                                          0x00080000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define CP_EOP_DONE_DATA_CNTL__SEMAPHORE_SIGNAL_TYPE__SHIFT                                                   0x13
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define CP_EOP_DONE_DATA_CNTL__SEMAPHORE_SIGNAL_TYPE_MASK                                                     0x00080000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h://RLC_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h://RLC_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h://RLC_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_SEMAPHORE_2__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_SEMAPHORE_2__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_SEMAPHORE_2__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h://RLC_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_SEMAPHORE_3__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_SEMAPHORE_3__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_SEMAPHORE_3__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h://RLC_HYP_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h://RLC_HYP_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h://RLC_HYP_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h://RLC_HYP_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_HYP_SEMAPHORE_0                                                                          0x5b2e
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_HYP_SEMAPHORE_0_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_HYP_SEMAPHORE_1                                                                          0x5b2f
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_HYP_SEMAPHORE_1_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_HYP_SEMAPHORE_2                                                                          0x5b52
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_HYP_SEMAPHORE_2_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_HYP_SEMAPHORE_3                                                                          0x5b53
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_HYP_SEMAPHORE_3_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_SEMAPHORE_0                                                                              0x4cc7
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_SEMAPHORE_0_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_SEMAPHORE_1                                                                              0x4cc8
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_SEMAPHORE_1_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_SEMAPHORE_2                                                                              0x4cc9
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_SEMAPHORE_2_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_SEMAPHORE_3                                                                              0x4cca
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_SEMAPHORE_3_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_RLCS_IH_SEMAPHORE                                                                        0x4e72
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_RLCS_IH_SEMAPHORE_BASE_IDX                                                               1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_RLCS_IH_COOKIE_SEMAPHORE                                                                 0x4e73
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_offset.h:#define regRLC_RLCS_IH_COOKIE_SEMAPHORE_BASE_IDX                                                        1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define GCVM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h://RLC_HYP_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h://RLC_HYP_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h://RLC_HYP_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h://RLC_HYP_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h://RLC_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h://RLC_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h://RLC_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_SEMAPHORE_2__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h://RLC_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_SEMAPHORE_3__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h://RLC_RLCS_IH_SEMAPHORE
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_RLCS_IH_SEMAPHORE__CLIENT_ID__SHIFT                                                               0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_RLCS_IH_SEMAPHORE__CLIENT_ID_MASK                                                                 0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h://RLC_RLCS_IH_COOKIE_SEMAPHORE
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_RLCS_IH_COOKIE_SEMAPHORE__CLIENT_ID__SHIFT                                                        0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_12_0_0_sh_mask.h:#define RLC_RLCS_IH_COOKIE_SEMAPHORE__CLIENT_ID_MASK                                                          0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_default.h:#define mmRLC_SEMAPHORE_0_DEFAULT                                                0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_default.h:#define mmRLC_SEMAPHORE_1_DEFAULT                                                0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_default.h:#define mmRLC_HYP_SEMAPHORE_2_DEFAULT                                            0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_default.h:#define mmRLC_HYP_SEMAPHORE_3_DEFAULT                                            0x00000000
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_offset.h:#define mmRLC_SEMAPHORE_0                                                                              0x4cc7
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_offset.h:#define mmRLC_SEMAPHORE_0_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_offset.h:#define mmRLC_SEMAPHORE_1                                                                              0x4cc8
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_offset.h:#define mmRLC_SEMAPHORE_1_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_offset.h:#define mmRLC_HYP_SEMAPHORE_2                                                                          0x5b2e
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_offset.h:#define mmRLC_HYP_SEMAPHORE_2_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_offset.h:#define mmRLC_HYP_SEMAPHORE_3                                                                          0x5b2f
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_offset.h:#define mmRLC_HYP_SEMAPHORE_3_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY__SHIFT                                                                  0xc
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY_MASK                                                                    0x00001000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY__SHIFT                                                      0xf
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY__SHIFT                                                    0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK                                                        0x00008000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK                                                      0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY__SHIFT                                                                        0x13
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY_MASK                                                                          0x00080000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h://RLC_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h://RLC_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h://RLC_HYP_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h://RLC_HYP_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_offset.h:#define mmRLC_SEMAPHORE_0                                                                              0x4cc7
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_offset.h:#define mmRLC_SEMAPHORE_0_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_offset.h:#define mmRLC_SEMAPHORE_1                                                                              0x4cc8
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_offset.h:#define mmRLC_SEMAPHORE_1_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_offset.h:#define mmRLC_HYP_SEMAPHORE_2                                                                          0x5b2e
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_offset.h:#define mmRLC_HYP_SEMAPHORE_2_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_offset.h:#define mmRLC_HYP_SEMAPHORE_3                                                                          0x5b2f
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_offset.h:#define mmRLC_HYP_SEMAPHORE_3_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY__SHIFT                                                                  0xc
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY_MASK                                                                    0x00001000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY__SHIFT                                                      0xf
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY__SHIFT                                                    0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK                                                        0x00008000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK                                                      0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY__SHIFT                                                                        0x13
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY_MASK                                                                          0x00080000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h://RLC_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h://RLC_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h://RLC_HYP_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h://RLC_HYP_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_offset.h:#define mmRLC_SEMAPHORE_0                                                                              0x4cc7
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_offset.h:#define mmRLC_SEMAPHORE_0_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_offset.h:#define mmRLC_SEMAPHORE_1                                                                              0x4cc8
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_offset.h:#define mmRLC_SEMAPHORE_1_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_offset.h:#define mmRLC_SEMAPHORE_2                                                                              0x4ce3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_offset.h:#define mmRLC_SEMAPHORE_2_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_offset.h:#define mmRLC_SEMAPHORE_3                                                                              0x4ce4
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_offset.h:#define mmRLC_SEMAPHORE_3_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_offset.h:#define mmRLC_HYP_SEMAPHORE_0                                                                          0x5b2e
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_offset.h:#define mmRLC_HYP_SEMAPHORE_0_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_offset.h:#define mmRLC_HYP_SEMAPHORE_1                                                                          0x5b2f
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_offset.h:#define mmRLC_HYP_SEMAPHORE_1_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_offset.h:#define mmRLC_HYP_SEMAPHORE_2                                                                          0x5b52
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_offset.h:#define mmRLC_HYP_SEMAPHORE_2_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_offset.h:#define mmRLC_HYP_SEMAPHORE_3                                                                          0x5b53
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_offset.h:#define mmRLC_HYP_SEMAPHORE_3_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY__SHIFT                                                                  0xc
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY_MASK                                                                    0x00001000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY__SHIFT                                                      0xf
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY__SHIFT                                                    0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK                                                        0x00008000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK                                                      0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY__SHIFT                                                                        0x13
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY_MASK                                                                          0x00080000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h://RLC_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h://RLC_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h://RLC_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_SEMAPHORE_2__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_SEMAPHORE_2__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_SEMAPHORE_2__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h://RLC_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_SEMAPHORE_3__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_SEMAPHORE_3__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_SEMAPHORE_3__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h://RLC_HYP_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h://RLC_HYP_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h://RLC_HYP_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h://RLC_HYP_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_offset.h:#define regRLC_HYP_SEMAPHORE_0                                                                          0x5b2e
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_offset.h:#define regRLC_HYP_SEMAPHORE_0_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_offset.h:#define regRLC_HYP_SEMAPHORE_1                                                                          0x5b2f
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_offset.h:#define regRLC_HYP_SEMAPHORE_1_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_offset.h:#define regRLC_HYP_SEMAPHORE_2                                                                          0x5b52
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_offset.h:#define regRLC_HYP_SEMAPHORE_2_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_offset.h:#define regRLC_HYP_SEMAPHORE_3                                                                          0x5b53
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_offset.h:#define regRLC_HYP_SEMAPHORE_3_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_offset.h:#define regRLC_SEMAPHORE_0                                                                              0x4cc7
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_offset.h:#define regRLC_SEMAPHORE_0_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_offset.h:#define regRLC_SEMAPHORE_1                                                                              0x4cc8
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_offset.h:#define regRLC_SEMAPHORE_1_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_offset.h:#define regRLC_SEMAPHORE_2                                                                              0x4ce3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_offset.h:#define regRLC_SEMAPHORE_2_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_offset.h:#define regRLC_SEMAPHORE_3                                                                              0x4ce4
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_offset.h:#define regRLC_SEMAPHORE_3_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY__SHIFT                                                                  0xc
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY_MASK                                                                    0x00001000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY__SHIFT                                                      0xf
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY__SHIFT                                                    0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK                                                        0x00008000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK                                                      0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY__SHIFT                                                                        0x13
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY_MASK                                                                          0x00080000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h://RLC_HYP_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h://RLC_HYP_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h://RLC_HYP_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h://RLC_HYP_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h://RLC_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h://RLC_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h://RLC_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_SEMAPHORE_2__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_SEMAPHORE_2__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_SEMAPHORE_2__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h://RLC_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_SEMAPHORE_3__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_SEMAPHORE_3__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define RLC_SEMAPHORE_3__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_2_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_offset.h:#define regRLC_SEMAPHORE_0                                                                              0x4cc7
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_offset.h:#define regRLC_SEMAPHORE_0_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_offset.h:#define regRLC_SEMAPHORE_1                                                                              0x4cc8
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_offset.h:#define regRLC_SEMAPHORE_1_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_offset.h:#define regRLC_SEMAPHORE_2                                                                              0x4ce3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_offset.h:#define regRLC_SEMAPHORE_2_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_offset.h:#define regRLC_SEMAPHORE_3                                                                              0x4ce4
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_offset.h:#define regRLC_SEMAPHORE_3_BASE_IDX                                                                     1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_offset.h:#define regRLC_HYP_SEMAPHORE_0                                                                          0x5b2e
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_offset.h:#define regRLC_HYP_SEMAPHORE_0_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_offset.h:#define regRLC_HYP_SEMAPHORE_1                                                                          0x5b2f
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_offset.h:#define regRLC_HYP_SEMAPHORE_1_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_offset.h:#define regRLC_HYP_SEMAPHORE_2                                                                          0x5b52
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_offset.h:#define regRLC_HYP_SEMAPHORE_2_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_offset.h:#define regRLC_HYP_SEMAPHORE_3                                                                          0x5b53
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_offset.h:#define regRLC_HYP_SEMAPHORE_3_BASE_IDX                                                                 1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY__SHIFT                                                                  0xc
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY_MASK                                                                    0x00001000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY__SHIFT                                                      0xf
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY__SHIFT                                                    0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK                                                        0x00008000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK                                                      0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY__SHIFT                                                                        0x13
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY_MASK                                                                          0x00080000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h://RLC_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_SEMAPHORE_0__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_SEMAPHORE_0__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h://RLC_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_SEMAPHORE_1__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_SEMAPHORE_1__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h://RLC_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_SEMAPHORE_2__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_SEMAPHORE_2__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_SEMAPHORE_2__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h://RLC_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_SEMAPHORE_3__RESERVED__SHIFT                                                                      0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_SEMAPHORE_3__CLIENT_ID_MASK                                                                       0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_SEMAPHORE_3__RESERVED_MASK                                                                        0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h://RLC_HYP_SEMAPHORE_0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_0__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h://RLC_HYP_SEMAPHORE_1
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_1__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h://RLC_HYP_SEMAPHORE_2
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_2__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h://RLC_HYP_SEMAPHORE_3
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED__SHIFT                                                                  0x5
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__CLIENT_ID_MASK                                                                   0x0000001FL
drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_4_3_sh_mask.h:#define RLC_HYP_SEMAPHORE_3__RESERVED_MASK                                                                    0xFFFFFFE0L
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_6_0_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY_MASK 0x00080000L
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_6_0_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY__SHIFT 0x00000013
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_7_2_enum.h:	CPG_PERF_SEL_SEMAPHORE_BUSY_POLLING_FOR_PASS     = 0x1e,
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_7_2_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY_MASK 0x1000
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_7_2_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY__SHIFT 0xc
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_7_2_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK 0x8000
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_7_2_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY__SHIFT 0xf
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_7_2_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK 0x10000
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_7_2_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY__SHIFT 0x10
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_7_2_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY_MASK 0x80000
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_7_2_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY__SHIFT 0x13
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_0_enum.h:	CPG_PERF_SEL_SEMAPHORE_BUSY_POLLING_FOR_PASS     = 0x1e,
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_0_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY_MASK 0x1000
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_0_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY__SHIFT 0xc
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK 0x8000
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY__SHIFT 0xf
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK 0x10000
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_0_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY__SHIFT 0x10
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_0_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY_MASK 0x80000
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_0_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY__SHIFT 0x13
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_1_enum.h:	CPG_PERF_SEL_SEMAPHORE_BUSY_POLLING_FOR_PASS     = 0x1e,
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_1_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY_MASK 0x1000
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_1_sh_mask.h:#define CP_CPF_STATUS__SEMAPHORE_BUSY__SHIFT 0xc
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_1_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY_MASK 0x8000
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_1_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_WAIT_SEMAPHORE_BUSY__SHIFT 0xf
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_1_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY_MASK 0x10000
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_1_sh_mask.h:#define CP_CPF_BUSY_STAT__HQD_SIGNAL_SEMAPHORE_BUSY__SHIFT 0x10
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_1_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY_MASK 0x80000
drivers/gpu/drm/amd/include/asic_reg/gca/gfx_8_1_sh_mask.h:#define CP_STAT__SEMAPHORE_BUSY__SHIFT 0x13
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_4_0_offset.h:#define mmHDP_SW_SEMAPHORE	0x00cd
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_4_0_offset.h:#define mmHDP_SW_SEMAPHORE_BASE_IDX	0
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_4_0_sh_mask.h://HDP_SW_SEMAPHORE
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_4_0_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE__SHIFT	0x0
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_4_0_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE_MASK	0xFFFFFFFFL
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_4_4_2_offset.h:#define regHDP_SW_SEMAPHORE                                                                             0x00cd
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_4_4_2_offset.h:#define regHDP_SW_SEMAPHORE_BASE_IDX                                                                    0
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_4_4_2_sh_mask.h://HDP_SW_SEMAPHORE
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_4_4_2_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_4_4_2_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE_MASK                                                                   0xFFFFFFFFL
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_5_0_0_offset.h:#define mmHDP_SW_SEMAPHORE                                                                             0x00cd
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_5_0_0_offset.h:#define mmHDP_SW_SEMAPHORE_BASE_IDX                                                                    0
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_5_0_0_sh_mask.h://HDP_SW_SEMAPHORE
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_5_0_0_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_5_0_0_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE_MASK                                                                   0xFFFFFFFFL
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_5_2_1_offset.h:#define regHDP_SW_SEMAPHORE                                                                             0x00cd
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_5_2_1_offset.h:#define regHDP_SW_SEMAPHORE_BASE_IDX                                                                    0
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_5_2_1_sh_mask.h://HDP_SW_SEMAPHORE
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_5_2_1_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_5_2_1_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE_MASK                                                                   0xFFFFFFFFL
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_6_0_0_offset.h:#define regHDP_SW_SEMAPHORE                                                                             0x00cd
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_6_0_0_offset.h:#define regHDP_SW_SEMAPHORE_BASE_IDX                                                                    0
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_6_0_0_sh_mask.h://HDP_SW_SEMAPHORE
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_6_0_0_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_6_0_0_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE_MASK                                                                   0xFFFFFFFFL
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_7_0_0_offset.h:#define regHDP_SW_SEMAPHORE                                                                             0x00cd
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_7_0_0_offset.h:#define regHDP_SW_SEMAPHORE_BASE_IDX                                                                    0
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_7_0_0_sh_mask.h://HDP_SW_SEMAPHORE
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_7_0_0_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE__SHIFT                                                                 0x0
drivers/gpu/drm/amd/include/asic_reg/hdp/hdp_7_0_0_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE_MASK                                                                   0xFFFFFFFFL
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_7_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_1_8_0_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_2_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_1_sh_mask.h:#define MMVM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_0_2_sh_mask.h:#define MMVM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_3_3_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                            0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                              0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                           0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                             0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                            0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                              0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                           0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_4_1_0_sh_mask.h:#define MMVM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                             0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                              0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                                0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                             0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                               0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                              0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                                0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                             0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h:#define VM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                               0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                       0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                       0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                       0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                       0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                       0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                       0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                       0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                       0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                     0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                       0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                     0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                       0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                     0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                       0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                     0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                       0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                     0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                       0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                     0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                       0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                     0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                       0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                     0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC0_VM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                       0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG0_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG0_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG1_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG1_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG2_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG2_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG3_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG3_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG4_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG4_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG5_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG5_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG6_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG6_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG7_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG7_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG8_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG8_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG9_SEM__SEMAPHORE__SHIFT                                                      0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG9_SEM__SEMAPHORE_MASK                                                        0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG10_SEM__SEMAPHORE__SHIFT                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG10_SEM__SEMAPHORE_MASK                                                       0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG11_SEM__SEMAPHORE__SHIFT                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG11_SEM__SEMAPHORE_MASK                                                       0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG12_SEM__SEMAPHORE__SHIFT                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG12_SEM__SEMAPHORE_MASK                                                       0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG13_SEM__SEMAPHORE__SHIFT                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG13_SEM__SEMAPHORE_MASK                                                       0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG14_SEM__SEMAPHORE__SHIFT                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG14_SEM__SEMAPHORE_MASK                                                       0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG15_SEM__SEMAPHORE__SHIFT                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG15_SEM__SEMAPHORE_MASK                                                       0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG16_SEM__SEMAPHORE__SHIFT                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG16_SEM__SEMAPHORE_MASK                                                       0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG17_SEM__SEMAPHORE__SHIFT                                                     0x0
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG17_SEM__SEMAPHORE_MASK                                                       0x00000001L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG0_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG0_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG1_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG1_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG2_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG2_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG3_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG3_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG4_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG4_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG5_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG5_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG6_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG6_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG7_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG7_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG8_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG8_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG9_ACK__SEMAPHORE__SHIFT                                                      0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG9_ACK__SEMAPHORE_MASK                                                        0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG10_ACK__SEMAPHORE__SHIFT                                                     0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG10_ACK__SEMAPHORE_MASK                                                       0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG11_ACK__SEMAPHORE__SHIFT                                                     0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG11_ACK__SEMAPHORE_MASK                                                       0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG12_ACK__SEMAPHORE__SHIFT                                                     0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG12_ACK__SEMAPHORE_MASK                                                       0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG13_ACK__SEMAPHORE__SHIFT                                                     0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG13_ACK__SEMAPHORE_MASK                                                       0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG14_ACK__SEMAPHORE__SHIFT                                                     0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG14_ACK__SEMAPHORE_MASK                                                       0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG15_ACK__SEMAPHORE__SHIFT                                                     0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG15_ACK__SEMAPHORE_MASK                                                       0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG16_ACK__SEMAPHORE__SHIFT                                                     0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG16_ACK__SEMAPHORE_MASK                                                       0x00010000L
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG17_ACK__SEMAPHORE__SHIFT                                                     0x10
drivers/gpu/drm/amd/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h:#define VML2VC1_VM_INVALIDATE_ENG17_ACK__SEMAPHORE_MASK                                                       0x00010000L
drivers/gpu/drm/amd/include/asic_reg/oss/oss_1_0_d.h:#define mmHDP_SW_SEMAPHORE 0x0BCB
drivers/gpu/drm/amd/include/asic_reg/oss/oss_1_0_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE_MASK 0xffffffffL
drivers/gpu/drm/amd/include/asic_reg/oss/oss_1_0_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE__SHIFT 0x00000000
drivers/gpu/drm/amd/include/asic_reg/oss/oss_2_0_d.h:#define mmHDP_SW_SEMAPHORE                                                      0xbcb
drivers/gpu/drm/amd/include/asic_reg/oss/oss_2_0_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE_MASK 0xffffffff
drivers/gpu/drm/amd/include/asic_reg/oss/oss_2_0_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/oss/oss_2_4_d.h:#define mmHDP_SW_SEMAPHORE                                                      0xbcb
drivers/gpu/drm/amd/include/asic_reg/oss/oss_2_4_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE_MASK 0xffffffff
drivers/gpu/drm/amd/include/asic_reg/oss/oss_2_4_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/oss/oss_3_0_1_d.h:#define mmHDP_SW_SEMAPHORE                                                      0xbcb
drivers/gpu/drm/amd/include/asic_reg/oss/oss_3_0_1_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE_MASK 0xffffffff
drivers/gpu/drm/amd/include/asic_reg/oss/oss_3_0_1_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/oss/oss_3_0_d.h:#define mmHDP_SW_SEMAPHORE                                                      0xbcb
drivers/gpu/drm/amd/include/asic_reg/oss/oss_3_0_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE_MASK 0xffffffff
drivers/gpu/drm/amd/include/asic_reg/oss/oss_3_0_sh_mask.h:#define HDP_SW_SEMAPHORE__SW_SEMAPHORE__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_3_1_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN_MASK 0x1
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_3_1_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_3_1_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT_MASK 0x1
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_3_1_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_3_1_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT_MASK 0x2
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_3_1_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT__SHIFT 0x1
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_3_1_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT_MASK 0x4
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_3_1_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT__SHIFT 0x2
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_3_1_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR_MASK 0x8
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_3_1_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR__SHIFT 0x3
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_0_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN_MASK 0x00000001L
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_0_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN__SHIFT 0x00000000
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT_MASK 0x00000004L
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT__SHIFT 0x00000002
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR_MASK 0x00000008L
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR__SHIFT 0x00000003
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT_MASK 0x00000002L
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT__SHIFT 0x00000001
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT_MASK 0x00000001L
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT__SHIFT 0x00000000
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_2_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN_MASK 0x1
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_2_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_2_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT_MASK 0x1
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_2_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_2_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT_MASK 0x2
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_2_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT__SHIFT 0x1
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_2_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT_MASK 0x4
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_2_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT__SHIFT 0x2
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_2_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR_MASK 0x8
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_2_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR__SHIFT 0x3
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_5_0_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN_MASK 0x1
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_5_0_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_5_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT_MASK 0x1
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_5_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_5_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT_MASK 0x2
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_5_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT__SHIFT 0x1
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_5_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT_MASK 0x4
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_5_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT__SHIFT 0x2
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_5_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR_MASK 0x8
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_5_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR__SHIFT 0x3
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_6_0_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN_MASK 0x1
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_6_0_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_6_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT_MASK 0x1
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_6_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT__SHIFT 0x0
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_6_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT_MASK 0x2
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_6_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT__SHIFT 0x1
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_6_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT_MASK 0x4
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_6_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT__SHIFT 0x2
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_6_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR_MASK 0x8
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_6_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR__SHIFT 0x3
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_7_0_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN__SHIFT                                                                    0x0
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_7_0_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN_MASK                                                                      0x00000001L
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_7_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT__SHIFT                                0x0
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_7_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT__SHIFT                                     0x1
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_7_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT__SHIFT                              0x2
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_7_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR__SHIFT                                               0x3
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_7_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT_MASK                                  0x00000001L
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_7_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT_MASK                                       0x00000002L
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_7_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT_MASK                                0x00000004L
drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_7_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR_MASK                                                 0x00000008L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN__SHIFT                                                                    0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN_MASK                                                                      0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT__SHIFT                                0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT__SHIFT                                     0x1
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT__SHIFT                              0x2
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR__SHIFT                                               0x3
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT_MASK                                  0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT_MASK                                       0x00000002L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT_MASK                                0x00000004L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR_MASK                                                 0x00000008L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN__SHIFT                                                                    0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN_MASK                                                                      0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT__SHIFT                                0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT__SHIFT                                     0x1
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT__SHIFT                              0x2
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR__SHIFT                                               0x3
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT_MASK                                  0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT_MASK                                       0x00000002L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT_MASK                                0x00000004L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR_MASK                                                 0x00000008L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_CXW_CNTL__SEMAPHORE_TIMEOUT_CXW_EN__SHIFT                                                         0x3
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_CXW_CNTL__SEMAPHORE_TIMEOUT_CXW_INT_EN__SHIFT                                                     0x7
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_CXW_CNTL__SEMAPHORE_TIMEOUT_CXW_EN_MASK                                                           0x00000008L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_CXW_CNTL__SEMAPHORE_TIMEOUT_CXW_INT_EN_MASK                                                       0x00000080L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_CXW_EVENT__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_EVENT_OCCURRED__SHIFT                                0x3
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_CXW_EVENT__SEMAPHORE_WAIT_FAULT_TIMEOUT_EVENT_OCCURRED__SHIFT                                     0x4
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_CXW_EVENT__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_EVENT_OCCURRED__SHIFT                              0x5
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_CXW_EVENT__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_EVENT_OCCURRED_MASK                                  0x00000008L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_CXW_EVENT__SEMAPHORE_WAIT_FAULT_TIMEOUT_EVENT_OCCURRED_MASK                                       0x00000010L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h:#define UVD_CXW_EVENT__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_EVENT_OCCURRED_MASK                                0x00000020L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_5_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT__SHIFT                                0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_5_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT__SHIFT                                     0x1
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_5_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT__SHIFT                              0x2
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_5_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR__SHIFT                                               0x3
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_5_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT_MASK                                  0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_5_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT_MASK                                       0x00000002L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_5_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT_MASK                                0x00000004L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_5_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR_MASK                                                 0x00000008L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_5_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN__SHIFT                                                                    0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_5_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN_MASK                                                                      0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_offset.h:#define regUVD_FW_SEMAPHORE_CNTL                                                                        0x02e3
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_offset.h:#define regUVD_FW_SEMAPHORE_CNTL_BASE_IDX                                                               1
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_sh_mask.h://UVD_FW_SEMAPHORE_CNTL
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__START__SHIFT                                                                   0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__BUSY__SHIFT                                                                    0x8
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__PASS__SHIFT                                                                    0x9
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__START_MASK                                                                     0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__BUSY_MASK                                                                      0x00000100L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__PASS_MASK                                                                      0x00000200L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT__SHIFT                                0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT__SHIFT                                     0x1
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT__SHIFT                              0x2
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR__SHIFT                                               0x3
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT_MASK                                  0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT_MASK                                       0x00000002L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT_MASK                                0x00000004L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR_MASK                                                 0x00000008L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN__SHIFT                                                                    0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_2_6_0_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN_MASK                                                                      0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_offset.h:#define mmUVD_FW_SEMAPHORE_CNTL                                                                        0x02e3
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_offset.h:#define mmUVD_FW_SEMAPHORE_CNTL_BASE_IDX                                                               1
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_sh_mask.h://UVD_FW_SEMAPHORE_CNTL
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__START__SHIFT                                                                   0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__BUSY__SHIFT                                                                    0x8
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__PASS__SHIFT                                                                    0x9
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__START_MASK                                                                     0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__BUSY_MASK                                                                      0x00000100L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__PASS_MASK                                                                      0x00000200L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT__SHIFT                                0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT__SHIFT                                     0x1
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT__SHIFT                              0x2
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR__SHIFT                                               0x3
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT_MASK                                  0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT_MASK                                       0x00000002L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT_MASK                                0x00000004L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR_MASK                                                 0x00000008L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN__SHIFT                                                                    0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_3_0_0_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN_MASK                                                                      0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_offset.h:#define regUVD_FW_SEMAPHORE_CNTL                                                                        0x01eb
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_offset.h:#define regUVD_FW_SEMAPHORE_CNTL_BASE_IDX                                                               1
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_sh_mask.h://UVD_FW_SEMAPHORE_CNTL
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__START__SHIFT                                                                   0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__BUSY__SHIFT                                                                    0x8
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__PASS__SHIFT                                                                    0x9
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__START_MASK                                                                     0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__BUSY_MASK                                                                      0x00000100L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__PASS_MASK                                                                      0x00000200L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT__SHIFT                                0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT__SHIFT                                     0x1
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT__SHIFT                              0x2
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR__SHIFT                                               0x3
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT_MASK                                  0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT_MASK                                       0x00000002L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT_MASK                                0x00000004L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR_MASK                                                 0x00000008L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN__SHIFT                                                                    0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_0_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN_MASK                                                                      0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_offset.h:#define regUVD_FW_SEMAPHORE_CNTL                                                                        0x01eb
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_offset.h:#define regUVD_FW_SEMAPHORE_CNTL_BASE_IDX                                                               1
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_sh_mask.h://UVD_FW_SEMAPHORE_CNTL
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__START__SHIFT                                                                   0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__BUSY__SHIFT                                                                    0x8
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__PASS__SHIFT                                                                    0x9
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__START_MASK                                                                     0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__BUSY_MASK                                                                      0x00000100L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_sh_mask.h:#define UVD_FW_SEMAPHORE_CNTL__PASS_MASK                                                                      0x00000200L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT__SHIFT                                0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT__SHIFT                                     0x1
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT__SHIFT                              0x2
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR__SHIFT                                               0x3
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT_MASK                                  0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT_MASK                                       0x00000002L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT_MASK                                0x00000004L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR_MASK                                                 0x00000008L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN__SHIFT                                                                    0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_3_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN_MASK                                                                      0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_5_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT__SHIFT                                0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_5_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT__SHIFT                                     0x1
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_5_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT__SHIFT                              0x2
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_5_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR__SHIFT                                               0x3
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_5_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_INCOMPLETE_TIMEOUT_STAT_MASK                                  0x00000001L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_5_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_WAIT_FAULT_TIMEOUT_STAT_MASK                                       0x00000002L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_5_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_SIGNAL_INCOMPLETE_TIMEOUT_STAT_MASK                                0x00000004L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_5_sh_mask.h:#define UVD_SEMA_TIMEOUT_STATUS__SEMAPHORE_TIMEOUT_CLEAR_MASK                                                 0x00000008L
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_5_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN__SHIFT                                                                    0x0
drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_4_0_5_sh_mask.h:#define UVD_SEMA_CNTL__SEMAPHORE_EN_MASK                                                                      0x00000001L
drivers/gpu/drm/amd/include/ivsrcid/gfx/irqsrcs_gfx_10_1.h:#define GFX_10_1__SRCID__CP_WAIT_MEM_SEM_FAULT				186		// BA Wait Memory Semaphore Fault (Synchronization Object Fault)
drivers/gpu/drm/amd/include/ivsrcid/gfx/irqsrcs_gfx_11_0_0.h:#define GFX_11_0_0__SRCID__SDMA_SEM_WAIT_FAIL_TIMEOUT           66      // 0x42 Semaphore wait fail timeout
drivers/gpu/drm/amd/include/ivsrcid/gfx/irqsrcs_gfx_11_0_0.h:#define GFX_11_0_0__SRCID__CP_WAIT_MEM_SEM_FAULT			    186		// 0xBA Wait Memory Semaphore Fault (Synchronization Object Fault)
drivers/gpu/drm/amd/include/ivsrcid/gfx/irqsrcs_gfx_9_0.h:#define GFX_9_0__SRCID__CP_WAIT_MEM_SEM_FAULT				186		/* BA Wait Memory Semaphore Fault (Synchronization Object Fault) */
drivers/gpu/drm/amd/include/ivsrcid/isp/irqsrcs_isp_4_1.h:#define ISP_4_1__SRCID__ISP_SEMA_WAIT_FAIL_TIMEOUT			0x12	// Semaphore wait fail timeout
drivers/gpu/drm/amd/include/ivsrcid/isp/irqsrcs_isp_4_1.h:#define ISP_4_1__SRCID__ISP_SEMA_WAIT_INCOMPLETE_TIMEOUT		0x13	// Semaphore wait incomplete timeout
drivers/gpu/drm/amd/include/ivsrcid/isp/irqsrcs_isp_4_1.h:#define ISP_4_1__SRCID__ISP_SEMA_SIGNAL_INCOMPLETE_TIMEOUT		0x14	// Semaphore signal incomplete timeout
drivers/gpu/drm/amd/include/ivsrcid/sdma0/irqsrcs_sdma0_4_0.h:#define SDMA0_4_0__SRCID__SDMA_SEM_WAIT_FAIL_TIMEOUT           226             /* 0xE2 Semaphore wait fail timeout  */
drivers/gpu/drm/amd/include/ivsrcid/sdma0/irqsrcs_sdma0_5_0.h:#define SDMA0_5_0__SRCID__SDMA_SEM_WAIT_FAIL_TIMEOUT			226		// 0xE2 Semaphore wait fail timeout
drivers/gpu/drm/amd/include/ivsrcid/sdma1/irqsrcs_sdma1_4_0.h:#define SDMA1_4_0__SRCID__SDMA_SEM_WAIT_FAIL_TIMEOUT           226             /* 0xE2 Semaphore wait fail timeout  */
drivers/gpu/drm/amd/include/ivsrcid/sdma1/irqsrcs_sdma1_5_0.h:#define SDMA1_5_0__SRCID__SDMA_SEM_WAIT_FAIL_TIMEOUT			226		// 0xE2 Semaphore wait fail timeout
drivers/gpu/drm/amd/include/ivsrcid/sdma2/irqsrcs_sdma2_5_0.h:#define SDMA2_5_0__SRCID__SDMA_SEM_WAIT_FAIL_TIMEOUT		226		// 0xE2 Semaphore wait fail timeout
drivers/gpu/drm/amd/include/ivsrcid/sdma3/irqsrcs_sdma3_5_0.h:#define SDMA3_5_0__SRCID__SDMA_SEM_WAIT_FAIL_TIMEOUT		226		// 0xE2 Semaphore wait fail timeout
drivers/gpu/drm/amd/include/navi10_enum.h:CPG_PERF_SEL_SEMAPHORE_BUSY_POLLING_FOR_PASS  = 0x0000001e,
drivers/gpu/drm/amd/include/vega10_enum.h:CPG_PERF_SEL_SEMAPHORE_BUSY_POLLING_FOR_PASS  = 0x0000001e,
drivers/gpu/drm/drm_syncobj.c: * Their primary use-case is to implement Vulkan fences and semaphores.
drivers/gpu/drm/drm_syncobj.c: * the Vulkan timeline semaphore API.
drivers/gpu/drm/drm_syncobj.c: * Vulkan fences and semaphores.
drivers/gpu/drm/etnaviv/common.xml.h:#define chipMinorFeatures6_MULTI_CORE_SEMAPHORE_STALL_V2	0x00000100
drivers/gpu/drm/etnaviv/common.xml.h:#define chipMinorFeatures10_MULTICORE_SEMAPHORESTALL_V3		0x00008000
drivers/gpu/drm/etnaviv/etnaviv_buffer.c:	CMD_LOAD_STATE(buffer, VIVS_GL_SEMAPHORE_TOKEN,
drivers/gpu/drm/etnaviv/etnaviv_buffer.c:		       VIVS_GL_SEMAPHORE_TOKEN_FROM(from) |
drivers/gpu/drm/etnaviv/etnaviv_buffer.c:		       VIVS_GL_SEMAPHORE_TOKEN_TO(to));
drivers/gpu/drm/etnaviv/etnaviv_buffer.c:	 * 2 semaphore stall + 1 event + 1 wait + 1 link.
drivers/gpu/drm/etnaviv/etnaviv_buffer.c:	 * target: 3 enable/flush/disable + 4 enable/semaphore stall/disable,
drivers/gpu/drm/etnaviv/state.xml.h:#define VIVS_GL_SEMAPHORE_TOKEN					0x00003808
drivers/gpu/drm/etnaviv/state.xml.h:#define VIVS_GL_SEMAPHORE_TOKEN_FROM__MASK			0x0000001f
drivers/gpu/drm/etnaviv/state.xml.h:#define VIVS_GL_SEMAPHORE_TOKEN_FROM__SHIFT			0
drivers/gpu/drm/etnaviv/state.xml.h:#define VIVS_GL_SEMAPHORE_TOKEN_FROM(x)				(((x) << VIVS_GL_SEMAPHORE_TOKEN_FROM__SHIFT) & VIVS_GL_SEMAPHORE_TOKEN_FROM__MASK)
drivers/gpu/drm/etnaviv/state.xml.h:#define VIVS_GL_SEMAPHORE_TOKEN_TO__MASK			0x00001f00
drivers/gpu/drm/etnaviv/state.xml.h:#define VIVS_GL_SEMAPHORE_TOKEN_TO__SHIFT			8
drivers/gpu/drm/etnaviv/state.xml.h:#define VIVS_GL_SEMAPHORE_TOKEN_TO(x)				(((x) << VIVS_GL_SEMAPHORE_TOKEN_TO__SHIFT) & VIVS_GL_SEMAPHORE_TOKEN_TO__MASK)
drivers/gpu/drm/etnaviv/state.xml.h:#define VIVS_GL_SEMAPHORE_TOKEN_UNK28__MASK			0x30000000
drivers/gpu/drm/etnaviv/state.xml.h:#define VIVS_GL_SEMAPHORE_TOKEN_UNK28__SHIFT			28
drivers/gpu/drm/etnaviv/state.xml.h:#define VIVS_GL_SEMAPHORE_TOKEN_UNK28(x)			(((x) << VIVS_GL_SEMAPHORE_TOKEN_UNK28__SHIFT) & VIVS_GL_SEMAPHORE_TOKEN_UNK28__MASK)
drivers/gpu/drm/gma500/mmu.c:	   since we have the semaphore in write mode. */
drivers/gpu/drm/gma500/mmu.h:	struct rw_semaphore sem;
drivers/gpu/drm/i915/Kconfig.profile:	  interact with each other via userspace semaphores. Each context
drivers/gpu/drm/i915/gem/i915_gem_context.c:	    intel_engine_has_semaphores(ce->engine))
drivers/gpu/drm/i915/gem/i915_gem_context.c:		__set_bit(CONTEXT_USE_SEMAPHORES, &ce->flags);
drivers/gpu/drm/i915/gem/i915_gem_context.c:		    intel_engine_has_semaphores(ce->engine))
drivers/gpu/drm/i915/gem/i915_gem_context.c:			intel_context_set_use_semaphores(ce);
drivers/gpu/drm/i915/gem/i915_gem_context.c:			intel_context_clear_use_semaphores(ce);
drivers/gpu/drm/i915/gem/i915_gem_execbuffer.c: * time (completing any reads beforehand) - using semaphores where available
drivers/gpu/drm/i915/gem/i915_gem_execbuffer.c:	 * After we completed waiting for other engines (using HW semaphores)
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:	*cs++ = MI_SEMAPHORE_WAIT_TOKEN |
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:		MI_SEMAPHORE_REGISTER_POLL |
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:		MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:		MI_SEMAPHORE_SAD_EQ_SDD;
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:	 * or spinning on a kernel semaphore (or earlier). For no-preemption
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:	 * requests, we do allow preemption on the semaphore before the user
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:	*cs++ = MI_SEMAPHORE_WAIT |
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:		MI_SEMAPHORE_GLOBAL_GTT |
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:		MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:		MI_SEMAPHORE_SAD_EQ_SDD;
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:	if (intel_engine_has_semaphores(rq->engine) &&
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:	*cs++ = MI_SEMAPHORE_WAIT_TOKEN |
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:		MI_SEMAPHORE_GLOBAL_GTT |
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:		MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:		MI_SEMAPHORE_SAD_EQ_SDD;
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:#define HOLD_SWITCHOUT_SEMAPHORE_PPHWSP_OFFSET	0x540
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:static u32 hold_switchout_semaphore_offset(struct i915_request *rq)
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:		(LRC_PPHWSP_PN * PAGE_SIZE) + HOLD_SWITCHOUT_SEMAPHORE_PPHWSP_OFFSET;
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:	*cs++ = hold_switchout_semaphore_offset(rq);
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:	*cs++ = MI_SEMAPHORE_WAIT |
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:		MI_SEMAPHORE_GLOBAL_GTT |
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:		MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:		MI_SEMAPHORE_SAD_EQ_SDD;
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:	*cs++ = hold_switchout_semaphore_offset(rq);
drivers/gpu/drm/i915/gt/gen8_engine_cs.c:	if (intel_engine_has_semaphores(rq->engine) &&
drivers/gpu/drm/i915/gt/intel_context.h:static inline bool intel_context_use_semaphores(const struct intel_context *ce)
drivers/gpu/drm/i915/gt/intel_context.h:	return test_bit(CONTEXT_USE_SEMAPHORES, &ce->flags);
drivers/gpu/drm/i915/gt/intel_context.h:static inline void intel_context_set_use_semaphores(struct intel_context *ce)
drivers/gpu/drm/i915/gt/intel_context.h:	set_bit(CONTEXT_USE_SEMAPHORES, &ce->flags);
drivers/gpu/drm/i915/gt/intel_context.h:static inline void intel_context_clear_use_semaphores(struct intel_context *ce)
drivers/gpu/drm/i915/gt/intel_context.h:	clear_bit(CONTEXT_USE_SEMAPHORES, &ce->flags);
drivers/gpu/drm/i915/gt/intel_context_types.h:#define CONTEXT_USE_SEMAPHORES		5
drivers/gpu/drm/i915/gt/intel_engine_cs.c:		   ENGINE_READ(engine, RING_CTL) & (RING_WAIT | RING_WAIT_SEMAPHORE) ? " [waiting]" : "");
drivers/gpu/drm/i915/gt/intel_engine_regs.h:#define   RING_WAIT_SEMAPHORE			(1 << 10) /* gen6+ */
drivers/gpu/drm/i915/gt/intel_engine_types.h:	 * @yield: CCID at the time of the last semaphore-wait interrupt.
drivers/gpu/drm/i915/gt/intel_engine_types.h:	 * Instead of leaving a semaphore busy-spinning on an engine, we would
drivers/gpu/drm/i915/gt/intel_engine_types.h:	 * like to switch to another ready context, i.e. yielding the semaphore
drivers/gpu/drm/i915/gt/intel_engine_types.h:	intel_engine_mask_t saturated; /* submitting semaphores too late? */
drivers/gpu/drm/i915/gt/intel_engine_types.h:#define I915_ENGINE_HAS_SEMAPHORES   BIT(3)
drivers/gpu/drm/i915/gt/intel_engine_types.h:intel_engine_has_semaphores(const struct intel_engine_cs *engine)
drivers/gpu/drm/i915/gt/intel_engine_types.h:	return engine->flags & I915_ENGINE_HAS_SEMAPHORES;
drivers/gpu/drm/i915/gt/intel_engine_user.c:		MAP(HAS_SEMAPHORES, SEMAPHORES),
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:	 * We inspect HWS_PREEMPT with a semaphore inside
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:	 * the ring is paused as the semaphore will busywait
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:	if (!intel_engine_has_semaphores(engine))
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:	 * We preserve the breadcrumbs and semaphores of the incomplete
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:			/* Leave semaphores spinning on the other engines */
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:	 * If the active context ever busy-waited on a semaphore,
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:	 * on the first miss, and we do know if that semaphore has been
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:	 * signaled, or even if it is now stuck on another semaphore. Play
drivers/gpu/drm/i915/gt/intel_execlists_submission.c: *     bit  2:     semaphore wait mode (poll or signal), only valid when
drivers/gpu/drm/i915/gt/intel_execlists_submission.c: *                 switch detail is set to "wait on semaphore"
drivers/gpu/drm/i915/gt/intel_execlists_submission.c: *                  - 4: wait on semaphore
drivers/gpu/drm/i915/gt/intel_execlists_submission.c: *                  - 5: context preempted (not on SEMAPHORE_WAIT or
drivers/gpu/drm/i915/gt/intel_execlists_submission.c: *     bit  32:    semaphore wait mode (poll or signal), Only valid when
drivers/gpu/drm/i915/gt/intel_execlists_submission.c: *                 switch detail is set to "wait on semaphore"
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:			/* Leave semaphores spinning on the other engines */
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:	if (iir & GT_WAIT_SEMAPHORE_INTERRUPT) {
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:		ENGINE_TRACE(engine, "semaphore yield: %08x\n",
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:	 * WaKBLVECSSemaphoreWaitPoll:kbl (on ALL_ENGINES)
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:	 * semaphore, we need to avoid skipping the request or else we
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:		engine->flags |= I915_ENGINE_HAS_SEMAPHORES;
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:	engine->irq_keep_mask |= GT_WAIT_SEMAPHORE_INTERRUPT << shift;
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:	 * The decision on whether to submit a request using semaphores
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:	 * engines is already saturated and so cannot afford to use a semaphore
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:	 * context using semaphores after all other clients have stopped, we
drivers/gpu/drm/i915/gt/intel_execlists_submission.c:	 * semaphores is less than ideal, but alas is the current compromise.
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define MI_SEMAPHORE_MBOX	MI_INSTR(0x16, 1) /* gen6, gen7 */
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_GLOBAL_GTT    (1<<22)
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_UPDATE	    (1<<21)
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_COMPARE	    (1<<20)
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_REGISTER	    (1<<18)
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SYNC_VR	    (0<<16) /* RCS  wait for VCS  (RVSYNC) */
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SYNC_VER	    (1<<16) /* RCS  wait for VECS (RVESYNC) */
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SYNC_BR	    (2<<16) /* RCS  wait for BCS  (RBSYNC) */
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SYNC_BV	    (0<<16) /* VCS  wait for BCS  (VBSYNC) */
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SYNC_VEV	    (1<<16) /* VCS  wait for VECS (VVESYNC) */
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SYNC_RV	    (2<<16) /* VCS  wait for RCS  (VRSYNC) */
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SYNC_RB	    (0<<16) /* BCS  wait for RCS  (BRSYNC) */
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SYNC_VEB	    (1<<16) /* BCS  wait for VECS (BVESYNC) */
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SYNC_VB	    (2<<16) /* BCS  wait for VCS  (BVSYNC) */
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SYNC_BVE	    (0<<16) /* VECS wait for BCS  (VEBSYNC) */
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SYNC_VVE	    (1<<16) /* VECS wait for VCS  (VEVSYNC) */
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SYNC_RVE	    (2<<16) /* VECS wait for RCS  (VERSYNC) */
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SYNC_INVALID (3<<16)
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SYNC_MASK    (3<<16)
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define MI_SEMAPHORE_SIGNAL	MI_INSTR(0x1b, 0) /* GEN8+ */
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_TARGET(engine)	((engine)<<15)
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define MI_SEMAPHORE_WAIT	MI_INSTR(0x1c, 2) /* GEN8+ */
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define MI_SEMAPHORE_WAIT_TOKEN	MI_INSTR(0x1c, 3) /* GEN12+ */
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_REGISTER_POLL	(1 << 16)
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_POLL		(1 << 15)
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SAD_GT_SDD	(0 << 12)
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SAD_GTE_SDD	(1 << 12)
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SAD_LT_SDD	(2 << 12)
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SAD_LTE_SDD	(3 << 12)
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SAD_EQ_SDD	(4 << 12)
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_SAD_NEQ_SDD	(5 << 12)
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_TOKEN_MASK	REG_GENMASK(9, 5)
drivers/gpu/drm/i915/gt/intel_gpu_commands.h:#define   MI_SEMAPHORE_TOKEN_SHIFT	5
drivers/gpu/drm/i915/gt/intel_gt_irq.c:			GT_WAIT_SEMAPHORE_INTERRUPT;
drivers/gpu/drm/i915/gt/intel_gt_irq.c:		GT_WAIT_SEMAPHORE_INTERRUPT;
drivers/gpu/drm/i915/gt/intel_gt_mcr.c:		 * The steering control and semaphore registers are inside an
drivers/gpu/drm/i915/gt/intel_gt_mcr.c:						    MTL_STEER_SEMAPHORE) == 0x1, 100);
drivers/gpu/drm/i915/gt/intel_gt_mcr.c:	 * In theory we should never fail to acquire the HW semaphore; this
drivers/gpu/drm/i915/gt/intel_gt_mcr.c:		gt_err_ratelimited(gt, "hardware MCR steering semaphore timed out");
drivers/gpu/drm/i915/gt/intel_gt_mcr.c:		intel_uncore_write_fw(gt->uncore, MTL_STEER_SEMAPHORE, 0x1);
drivers/gpu/drm/i915/gt/intel_gt_mcr.c:		intel_uncore_write_fw(gt->uncore, MTL_STEER_SEMAPHORE, 0x1);
drivers/gpu/drm/i915/gt/intel_gt_pm.c:	 * Sanitize steer semaphores during driver resume. This is necessary
drivers/gpu/drm/i915/gt/intel_gt_pm.c:	 * to address observed cases of steer semaphores being
drivers/gpu/drm/i915/gt/intel_gt_regs.h:#define MTL_STEER_SEMAPHORE			_MMIO(0xfd0)
drivers/gpu/drm/i915/gt/intel_lrc.c:	if ((regs[CTX_RING_CTL] & ~(RING_WAIT | RING_WAIT_SEMAPHORE)) !=
drivers/gpu/drm/i915/gt/intel_ring_submission.c:	 * WaKBLVECSSemaphoreWaitPoll:kbl (on ALL_ENGINES)
drivers/gpu/drm/i915/gt/intel_timeline.c:	/* Replace the HWSP on wraparound for HW semaphores */
drivers/gpu/drm/i915/gt/intel_timeline.c:	/* Can't do semaphore waits on kernel context */
drivers/gpu/drm/i915/gt/intel_workarounds.c:	/* WaKBLVECSSemaphoreWaitPoll:kbl */
drivers/gpu/drm/i915/gt/selftest_engine_pm.c:	*cs++ = MI_SEMAPHORE_WAIT |
drivers/gpu/drm/i915/gt/selftest_engine_pm.c:		MI_SEMAPHORE_GLOBAL_GTT |
drivers/gpu/drm/i915/gt/selftest_engine_pm.c:		MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/gt/selftest_engine_pm.c:static void write_semaphore(u32 *x, u32 value)
drivers/gpu/drm/i915/gt/selftest_engine_pm.c:	cs = emit_wait(cs, offset + 4008, MI_SEMAPHORE_SAD_NEQ_SDD, 1);
drivers/gpu/drm/i915/gt/selftest_engine_pm.c:	cs = emit_wait(cs, offset + 4008, MI_SEMAPHORE_SAD_EQ_SDD, 1);
drivers/gpu/drm/i915/gt/selftest_engine_pm.c:	write_semaphore(&sema[2], 0);
drivers/gpu/drm/i915/gt/selftest_engine_pm.c:	write_semaphore(&sema[2], 1);
drivers/gpu/drm/i915/gt/selftest_execlists.c:emit_semaphore_chain(struct i915_request *rq, struct i915_vma *vma, int idx)
drivers/gpu/drm/i915/gt/selftest_execlists.c:	*cs++ = MI_SEMAPHORE_WAIT |
drivers/gpu/drm/i915/gt/selftest_execlists.c:		MI_SEMAPHORE_GLOBAL_GTT |
drivers/gpu/drm/i915/gt/selftest_execlists.c:		MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/gt/selftest_execlists.c:		MI_SEMAPHORE_SAD_NEQ_SDD;
drivers/gpu/drm/i915/gt/selftest_execlists.c:semaphore_queue(struct intel_engine_cs *engine, struct i915_vma *vma, int idx)
drivers/gpu/drm/i915/gt/selftest_execlists.c:		err = emit_semaphore_chain(rq, vma, idx);
drivers/gpu/drm/i915/gt/selftest_execlists.c:slice_semaphore_queue(struct intel_engine_cs *outer,
drivers/gpu/drm/i915/gt/selftest_execlists.c:	head = semaphore_queue(outer, vma, n++);
drivers/gpu/drm/i915/gt/selftest_execlists.c:			rq = semaphore_queue(engine, vma, n++);
drivers/gpu/drm/i915/gt/selftest_execlists.c:		pr_err("%s: Failed to slice along semaphore chain of length (%d, %d)!\n",
drivers/gpu/drm/i915/gt/selftest_execlists.c:		err = slice_semaphore_queue(engine, vma, 5);
drivers/gpu/drm/i915/gt/selftest_execlists.c:	*cs++ = MI_SEMAPHORE_WAIT |
drivers/gpu/drm/i915/gt/selftest_execlists.c:		MI_SEMAPHORE_GLOBAL_GTT |
drivers/gpu/drm/i915/gt/selftest_execlists.c:		MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/gt/selftest_execlists.c:		MI_SEMAPHORE_SAD_GTE_SDD;
drivers/gpu/drm/i915/gt/selftest_execlists.c:		 * A:rq1 -- semaphore wait, timestamp X
drivers/gpu/drm/i915/gt/selftest_execlists.c:		 * Force timeslice, release semaphore.
drivers/gpu/drm/i915/gt/selftest_execlists.c:		while (i915_request_is_active(rq[A2])) { /* semaphore yield! */
drivers/gpu/drm/i915/gt/selftest_execlists.c:		/* ELSP[0]: semaphore wait */
drivers/gpu/drm/i915/gt/selftest_execlists.c:		rq = semaphore_queue(engine, vma, 0);
drivers/gpu/drm/i915/gt/selftest_execlists.c:			pr_err("%s: Timed out trying to submit semaphores\n",
drivers/gpu/drm/i915/gt/selftest_execlists.c:		/* Queue: semaphore signal, matching priority as semaphore */
drivers/gpu/drm/i915/gt/selftest_execlists.c:		 * busywaits on a semaphore (inside the ringbuffer where
drivers/gpu/drm/i915/gt/selftest_execlists.c:		 * uses a MI_STORE_DWORD_IMM to update the semaphore value
drivers/gpu/drm/i915/gt/selftest_execlists.c:		*cs++ = MI_SEMAPHORE_WAIT |
drivers/gpu/drm/i915/gt/selftest_execlists.c:			MI_SEMAPHORE_GLOBAL_GTT |
drivers/gpu/drm/i915/gt/selftest_execlists.c:			MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/gt/selftest_execlists.c:			MI_SEMAPHORE_SAD_EQ_SDD;
drivers/gpu/drm/i915/gt/selftest_execlists.c:			pr_err("%s: Failed to preempt semaphore busywait!\n",
drivers/gpu/drm/i915/gt/selftest_execlists.c:	 * The behavior between having semaphores and not is different. With
drivers/gpu/drm/i915/gt/selftest_execlists.c:	 * semaphores the subsequent request is on the hardware and not cancelled
drivers/gpu/drm/i915/gt/selftest_execlists.c:	if (intel_engine_has_semaphores(rq[1]->engine) &&
drivers/gpu/drm/i915/gt/selftest_execlists.c:	/* Semaphore target: spin until zero */
drivers/gpu/drm/i915/gt/selftest_execlists.c:	*cs++ = MI_SEMAPHORE_WAIT |
drivers/gpu/drm/i915/gt/selftest_execlists.c:		MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/gt/selftest_execlists.c:		MI_SEMAPHORE_SAD_EQ_SDD;
drivers/gpu/drm/i915/gt/selftest_execlists.c:		*cs++ = MI_SEMAPHORE_WAIT |
drivers/gpu/drm/i915/gt/selftest_execlists.c:			MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/gt/selftest_execlists.c:			MI_SEMAPHORE_SAD_GTE_SDD;
drivers/gpu/drm/i915/gt/selftest_execlists.c:			pr_err("%s: Failed to release semaphore\n",
drivers/gpu/drm/i915/gt/selftest_execlists.c:		/* Flush the semaphores on error */
drivers/gpu/drm/i915/gt/selftest_lrc.c:static int emit_semaphore_signal(struct intel_context *ce, void *slot)
drivers/gpu/drm/i915/gt/selftest_lrc.c:	*cs++ = MI_SEMAPHORE_WAIT |
drivers/gpu/drm/i915/gt/selftest_lrc.c:		MI_SEMAPHORE_GLOBAL_GTT |
drivers/gpu/drm/i915/gt/selftest_lrc.c:		MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/gt/selftest_lrc.c:		MI_SEMAPHORE_SAD_NEQ_SDD;
drivers/gpu/drm/i915/gt/selftest_lrc.c:		err = emit_semaphore_signal(engine->kernel_context, slot);
drivers/gpu/drm/i915/gt/selftest_lrc.c:	*cs++ = MI_SEMAPHORE_WAIT |
drivers/gpu/drm/i915/gt/selftest_lrc.c:		MI_SEMAPHORE_GLOBAL_GTT |
drivers/gpu/drm/i915/gt/selftest_lrc.c:		MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/gt/selftest_lrc.c:		MI_SEMAPHORE_SAD_NEQ_SDD;
drivers/gpu/drm/i915/gt/selftest_lrc.c:		err = emit_semaphore_signal(arg->ce[1], slot);
drivers/gpu/drm/i915/gt/selftest_lrc.c:	*cs++ = MI_SEMAPHORE_WAIT |
drivers/gpu/drm/i915/gt/selftest_lrc.c:		MI_SEMAPHORE_GLOBAL_GTT |
drivers/gpu/drm/i915/gt/selftest_lrc.c:		MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/gt/selftest_lrc.c:		MI_SEMAPHORE_SAD_NEQ_SDD;
drivers/gpu/drm/i915/gt/selftest_lrc.c:	/* Always cancel the semaphore wait, just in case the GPU gets stuck */
drivers/gpu/drm/i915/gt/selftest_tlb.c:			pr_err("%s(%s): Semaphore sanitycheck failed %llx, with alignment %llx, using PTE size %x (phys %x, sg %x)\n",
drivers/gpu/drm/i915/gt/selftest_tlb.c:			/* sanitycheck the semaphore wake up */
drivers/gpu/drm/i915/gt/sysfs_engines.c:	 * may have implicit ordering due to userspace semaphores.
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:struct sync_semaphore {
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:	u32 semaphore;
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:	struct sync_semaphore go;
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:	struct sync_semaphore join[MAX_ENGINE_INSTANCE + 1];
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:		sizeof(struct sync_semaphore) * (MAX_ENGINE_INSTANCE + 2)];
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:	BUILD_BUG_ON(sizeof(struct sync_semaphore) != CACHELINE_BYTES);
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:	ps->go.semaphore = 0;
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:		ps->join[i].semaphore = 0;
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:	return __get_parent_scratch(ce)->go.semaphore;
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:	return __get_parent_scratch(ce)->join[child_index].semaphore;
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:	 * TODO: GuC supports timeslicing and semaphores as well, but they're
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:	 * engine->flags |= I915_ENGINE_HAS_SEMAPHORES;
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:static void guc_route_semaphores(struct intel_guc *guc, bool to_guc)
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:	/* Semaphore interrupt enable and route to GuC */
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:	guc_route_semaphores(guc, true);
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:	guc_route_semaphores(guc, false);
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:	/* Semaphore interrupt disable and route to host */
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:	guc_route_semaphores(guc, false);
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:		offsetof(struct parent_scratch, go.semaphore);
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:		offsetof(struct parent_scratch, join[child_index].semaphore);
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:		*cs++ = (MI_SEMAPHORE_WAIT |
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:			 MI_SEMAPHORE_GLOBAL_GTT |
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:			 MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:			 MI_SEMAPHORE_SAD_EQ_SDD);
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:	*cs++ = (MI_SEMAPHORE_WAIT |
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:		 MI_SEMAPHORE_GLOBAL_GTT |
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:		 MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:		 MI_SEMAPHORE_SAD_EQ_SDD);
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:		*cs++ = (MI_SEMAPHORE_WAIT |
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:			 MI_SEMAPHORE_GLOBAL_GTT |
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:			 MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:			 MI_SEMAPHORE_SAD_EQ_SDD);
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:	*cs++ = (MI_SEMAPHORE_WAIT |
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:		 MI_SEMAPHORE_GLOBAL_GTT |
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:		 MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c:		 MI_SEMAPHORE_SAD_EQ_SDD);
drivers/gpu/drm/i915/gvt/cmd_parser.c:#define OP_MI_SEMAPHORE_MBOX                0x16
drivers/gpu/drm/i915/gvt/cmd_parser.c:#define OP_MI_SEMAPHORE_SIGNAL		    0x1B  /* BDW+ */
drivers/gpu/drm/i915/gvt/cmd_parser.c:#define OP_MI_SEMAPHORE_WAIT		    0x1C  /* BDW+ */
drivers/gpu/drm/i915/gvt/cmd_parser.c:static int cmd_handler_mi_semaphore_wait(struct parser_exec_state *s)
drivers/gpu/drm/i915/gvt/cmd_parser.c:	{"MI_SEMAPHORE_MBOX", OP_MI_SEMAPHORE_MBOX, F_LEN_VAR | F_LEN_VAR_FIXED,
drivers/gpu/drm/i915/gvt/cmd_parser.c:	{"MI_SEMAPHORE_SIGNAL", OP_MI_SEMAPHORE_SIGNAL,
drivers/gpu/drm/i915/gvt/cmd_parser.c:	{"MI_SEMAPHORE_WAIT", OP_MI_SEMAPHORE_WAIT,
drivers/gpu/drm/i915/gvt/cmd_parser.c:		8, cmd_handler_mi_semaphore_wait, CMD_LEN(2)},
drivers/gpu/drm/i915/gvt/execlist.h:			u32 wait_on_semaphore      :1;
drivers/gpu/drm/i915/gvt/execlist.h:			u32 semaphore_wait_mode    :1;
drivers/gpu/drm/i915/i915_cmd_parser.c:	CMD(  MI_SEMAPHORE_MBOX,                SMI,   !F,  0xFF,   R  ),
drivers/gpu/drm/i915/i915_getparam.c:	case I915_PARAM_HAS_SEMAPHORES:
drivers/gpu/drm/i915/i915_getparam.c:		value = !!(i915->caps.scheduler & I915_SCHEDULER_CAP_SEMAPHORES);
drivers/gpu/drm/i915/i915_mm.c: *  Note: this is only safe if the mm semaphore is held when called.
drivers/gpu/drm/i915/i915_mm.c: *  Note: this is only safe if the mm semaphore is held when called.
drivers/gpu/drm/i915/i915_pmu.c:	if (val & RING_WAIT_SEMAPHORE)
drivers/gpu/drm/i915/i915_pmu.c:	 * While waiting on a semaphore or event, MI_MODE reports the
drivers/gpu/drm/i915/i915_pmu.c:	busy = val & (RING_WAIT_SEMAPHORE | RING_WAIT);
drivers/gpu/drm/i915/i915_reg.h:#define GT_WAIT_SEMAPHORE_INTERRUPT		REG_BIT(11) /* bdw+ */
drivers/gpu/drm/i915/i915_request.c:	i915_sw_fence_fini(&rq->semaphore);
drivers/gpu/drm/i915/i915_request.c:	 * Are we using semaphores when the gpu is already saturated?
drivers/gpu/drm/i915/i915_request.c:	 * Using semaphores incurs a cost in having the GPU poll a
drivers/gpu/drm/i915/i915_request.c:	 * If we installed a semaphore on this request and we only submit
drivers/gpu/drm/i915/i915_request.c:	 * system is overloaded and using semaphores at this time only
drivers/gpu/drm/i915/i915_request.c:	 * further use of semaphores until we are idle again, whence we
drivers/gpu/drm/i915/i915_request.c:	if (request->sched.semaphores &&
drivers/gpu/drm/i915/i915_request.c:	    i915_sw_fence_signaled(&request->semaphore))
drivers/gpu/drm/i915/i915_request.c:		engine->saturated |= request->sched.semaphores;
drivers/gpu/drm/i915/i915_request.c:	if (request->sched.semaphores && __i915_request_has_started(request))
drivers/gpu/drm/i915/i915_request.c:		request->sched.semaphores = 0;
drivers/gpu/drm/i915/i915_request.c:semaphore_notify(struct i915_sw_fence *fence, enum i915_sw_fence_notify state)
drivers/gpu/drm/i915/i915_request.c:	struct i915_request *rq = container_of(fence, typeof(*rq), semaphore);
drivers/gpu/drm/i915/i915_request.c:	i915_sw_fence_init(&rq->semaphore, semaphore_notify);
drivers/gpu/drm/i915/i915_request.c:	i915_sw_fence_reinit(&i915_request_get(rq)->semaphore);
drivers/gpu/drm/i915/i915_request.c:	 * Polling a semaphore causes bus traffic, delaying other users of
drivers/gpu/drm/i915/i915_request.c:	 * than one semaphore from each source, and not using a semaphore
drivers/gpu/drm/i915/i915_request.c:	 * semaphore).
drivers/gpu/drm/i915/i915_request.c:	return rq->sched.semaphores | READ_ONCE(rq->engine->saturated);
drivers/gpu/drm/i915/i915_request.c:__emit_semaphore_wait(struct i915_request *to,
drivers/gpu/drm/i915/i915_request.c:	*cs++ = (MI_SEMAPHORE_WAIT |
drivers/gpu/drm/i915/i915_request.c:		 MI_SEMAPHORE_GLOBAL_GTT |
drivers/gpu/drm/i915/i915_request.c:		 MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/i915_request.c:		 MI_SEMAPHORE_SAD_GTE_SDD) +
drivers/gpu/drm/i915/i915_request.c:can_use_semaphore_wait(struct i915_request *to, struct i915_request *from)
drivers/gpu/drm/i915/i915_request.c:emit_semaphore_wait(struct i915_request *to,
drivers/gpu/drm/i915/i915_request.c:	if (!can_use_semaphore_wait(to, from))
drivers/gpu/drm/i915/i915_request.c:	if (!intel_context_use_semaphores(to->context))
drivers/gpu/drm/i915/i915_request.c:	 * semaphores as they bypass the fence signaling metadata, and we
drivers/gpu/drm/i915/i915_request.c:	/* Just emit the first semaphore we see as request space is limited. */
drivers/gpu/drm/i915/i915_request.c:	if (__emit_semaphore_wait(to, from, from->fence.seqno))
drivers/gpu/drm/i915/i915_request.c:	to->sched.semaphores |= mask;
drivers/gpu/drm/i915/i915_request.c:	wait = &to->semaphore;
drivers/gpu/drm/i915/i915_request.c:	 * Ensure both start together [after all semaphores in signal]
drivers/gpu/drm/i915/i915_request.c:	 * delayed by waiting on a semaphore from a remote engine. If our
drivers/gpu/drm/i915/i915_request.c:	 * signaler depends on a semaphore, so indirectly do we, and we do not
drivers/gpu/drm/i915/i915_request.c:	if (can_use_semaphore_wait(to, from) &&
drivers/gpu/drm/i915/i915_request.c:	    intel_engine_has_semaphores(to->engine) &&
drivers/gpu/drm/i915/i915_request.c:		err = __emit_semaphore_wait(to, from, from->fence.seqno - 1);
drivers/gpu/drm/i915/i915_request.c:	 * The downside of using semaphores is that we lose metadata passing
drivers/gpu/drm/i915/i915_request.c:	 * it wait upon a semaphore.
drivers/gpu/drm/i915/i915_request.c:		ret = emit_semaphore_wait(to, from, I915_FENCE_GFP);
drivers/gpu/drm/i915/i915_request.c:	 * precludes optimising to use semaphores serialisation of a single
drivers/gpu/drm/i915/i915_request.c:	i915_sw_fence_commit(&rq->semaphore);
drivers/gpu/drm/i915/i915_request.c:	if (!i915_sw_fence_signaled(&rq->semaphore))
drivers/gpu/drm/i915/i915_request.c:	 *    - a ready request may still need to wait on semaphores
drivers/gpu/drm/i915/i915_request.h:	 * breadcrumb that marks the end of semaphore waits and start of the
drivers/gpu/drm/i915/i915_request.h:	struct i915_sw_fence semaphore;
drivers/gpu/drm/i915/i915_request.h: * If the timeline is using semaphores, it will also be emitting an
drivers/gpu/drm/i915/i915_request.h: * "initial breadcrumb" after the semaphores are complete and just before
drivers/gpu/drm/i915/i915_request.h: * dependencies (via HW semaphores).
drivers/gpu/drm/i915/i915_request.h: * (either by fences or by semaphores) and it will have begun processing
drivers/gpu/drm/i915/i915_request.h: * this is controlled with a mixture of interrupts and semaphores. Once
drivers/gpu/drm/i915/i915_scheduler.c:	node->semaphores = 0;
drivers/gpu/drm/i915/i915_scheduler_types.h: * something waiting on a user semaphore [VkEvent]) from denying service to
drivers/gpu/drm/i915/i915_scheduler_types.h:	intel_engine_mask_t semaphores;
drivers/gpu/drm/i915/intel_clock_gating.c:	/* WaDisableSemaphoreAndSyncFlipWait:chv */
drivers/gpu/drm/i915/selftests/i915_request.c:static u32 *emit_semaphore_poll(u32 *cs, u32 mode, u32 value, u32 offset)
drivers/gpu/drm/i915/selftests/i915_request.c:	*cs++ = MI_SEMAPHORE_WAIT |
drivers/gpu/drm/i915/selftests/i915_request.c:		MI_SEMAPHORE_GLOBAL_GTT |
drivers/gpu/drm/i915/selftests/i915_request.c:		MI_SEMAPHORE_POLL |
drivers/gpu/drm/i915/selftests/i915_request.c:static u32 *emit_semaphore_poll_until(u32 *cs, u32 offset, u32 value)
drivers/gpu/drm/i915/selftests/i915_request.c:	return emit_semaphore_poll(cs, MI_SEMAPHORE_SAD_EQ_SDD, value, offset);
drivers/gpu/drm/i915/selftests/i915_request.c:static void semaphore_set(u32 *sema, u32 value)
drivers/gpu/drm/i915/selftests/i915_request.c:static int measure_semaphore_response(struct intel_context *ce)
drivers/gpu/drm/i915/selftests/i915_request.c:	 * in a semaphore value.
drivers/gpu/drm/i915/selftests/i915_request.c:	 *    poke semaphore
drivers/gpu/drm/i915/selftests/i915_request.c:	 * Semaphore latency: B - A
drivers/gpu/drm/i915/selftests/i915_request.c:	semaphore_set(sema, -1);
drivers/gpu/drm/i915/selftests/i915_request.c:		cs = emit_semaphore_poll_until(cs, offset, i);
drivers/gpu/drm/i915/selftests/i915_request.c:		semaphore_set(sema, i);
drivers/gpu/drm/i915/selftests/i915_request.c:	pr_info("%s: semaphore response %d cycles, %lluns\n",
drivers/gpu/drm/i915/selftests/i915_request.c:	 * engine is busy, polling on a semaphore in our context. With
drivers/gpu/drm/i915/selftests/i915_request.c:		cs = emit_semaphore_poll_until(cs, offset, i);
drivers/gpu/drm/i915/selftests/i915_request.c:		semaphore_set(sema, i - 1);
drivers/gpu/drm/i915/selftests/i915_request.c:	semaphore_set(sema, i - 1);
drivers/gpu/drm/i915/selftests/i915_request.c:	cs = emit_semaphore_poll(cs, mode, value, offset);
drivers/gpu/drm/i915/selftests/i915_request.c:	err = plug(ce->engine, sema, MI_SEMAPHORE_SAD_NEQ_SDD, 0);
drivers/gpu/drm/i915/selftests/i915_request.c:		semaphore_set(sema, 1);
drivers/gpu/drm/i915/selftests/i915_request.c:	semaphore_set(sema, 1);
drivers/gpu/drm/i915/selftests/i915_request.c:	semaphore_set(sema, 1);
drivers/gpu/drm/i915/selftests/i915_request.c:	err = plug(ce->engine, sema, MI_SEMAPHORE_SAD_NEQ_SDD, 0);
drivers/gpu/drm/i915/selftests/i915_request.c:	semaphore_set(sema, 1);
drivers/gpu/drm/i915/selftests/i915_request.c:	semaphore_set(sema, 1);
drivers/gpu/drm/i915/selftests/i915_request.c:		cs = emit_semaphore_poll_until(cs, offset, i);
drivers/gpu/drm/i915/selftests/i915_request.c:		cs = emit_semaphore_poll_until(cs, offset, i);
drivers/gpu/drm/i915/selftests/i915_request.c:		semaphore_set(sema, i);
drivers/gpu/drm/i915/selftests/i915_request.c:	if (GRAPHICS_VER(i915) < 8) /* per-engine CS timestamp, semaphores */
drivers/gpu/drm/i915/selftests/i915_request.c:			err = measure_semaphore_response(ce);
drivers/gpu/drm/imagination/pvr_device.h:	 * @reset_sem: Reset semaphore.
drivers/gpu/drm/imagination/pvr_device.h:	struct rw_semaphore reset_sem;
drivers/gpu/drm/lima/lima_regs.h:#define   LIMA_GP_IRQ_SEMAPHORE_UNDERFLOW      BIT(20)
drivers/gpu/drm/lima/lima_regs.h:#define   LIMA_GP_IRQ_SEMAPHORE_OVERFLOW       BIT(21)
drivers/gpu/drm/lima/lima_regs.h:	 LIMA_GP_IRQ_SEMAPHORE_UNDERFLOW | \
drivers/gpu/drm/lima/lima_regs.h:	 LIMA_GP_IRQ_SEMAPHORE_OVERFLOW  | \
drivers/gpu/drm/lima/lima_regs.h:	 LIMA_GP_IRQ_SEMAPHORE_UNDERFLOW | \
drivers/gpu/drm/lima/lima_regs.h:	 LIMA_GP_IRQ_SEMAPHORE_OVERFLOW  | \
drivers/gpu/drm/nouveau/dispnv50/base507c.c:	PUSH_MTHD(push, NV507C, SET_CONTEXT_DMA_SEMAPHORE, 0x00000000);
drivers/gpu/drm/nouveau/dispnv50/base507c.c:	PUSH_MTHD(push, NV507C, SET_SEMAPHORE_CONTROL, asyw->sema.offset,
drivers/gpu/drm/nouveau/dispnv50/base507c.c:				SET_SEMAPHORE_ACQUIRE, asyw->sema.acquire,
drivers/gpu/drm/nouveau/dispnv50/base507c.c:				SET_SEMAPHORE_RELEASE, asyw->sema.release,
drivers/gpu/drm/nouveau/dispnv50/base507c.c:				SET_CONTEXT_DMA_SEMAPHORE, asyw->sema.handle);
drivers/gpu/drm/nouveau/dispnv50/disp.c:	/* small shared memory area we use for notifiers and semaphores */
drivers/gpu/drm/nouveau/dispnv50/wndwc37e.c:	PUSH_MTHD(push, NVC37E, SET_CONTEXT_DMA_SEMAPHORE, 0x00000000);
drivers/gpu/drm/nouveau/dispnv50/wndwc37e.c:	PUSH_MTHD(push, NVC37E, SET_SEMAPHORE_CONTROL, asyw->sema.offset,
drivers/gpu/drm/nouveau/dispnv50/wndwc37e.c:				SET_SEMAPHORE_ACQUIRE, asyw->sema.acquire,
drivers/gpu/drm/nouveau/dispnv50/wndwc37e.c:				SET_SEMAPHORE_RELEASE, asyw->sema.release,
drivers/gpu/drm/nouveau/dispnv50/wndwc37e.c:				SET_CONTEXT_DMA_SEMAPHORE, asyw->sema.handle);
drivers/gpu/drm/nouveau/include/nvhw/class/cl176e.h:#define NV176E_SET_CONTEXT_DMA_SEMAPHORE                           (0x00000060)
drivers/gpu/drm/nouveau/include/nvhw/class/cl176e.h:#define NV176E_SEMAPHORE_OFFSET                                    (0x00000064)
drivers/gpu/drm/nouveau/include/nvhw/class/cl176e.h:#define NV176E_SEMAPHORE_ACQUIRE                                   (0x00000068)
drivers/gpu/drm/nouveau/include/nvhw/class/cl176e.h:#define NV176E_SEMAPHORE_RELEASE                                   (0x0000006c)
drivers/gpu/drm/nouveau/include/nvhw/class/cl502d.h:#define NV502D_SET_SEMAPHORE_CONTEXT_DMA                                                                   0x018c
drivers/gpu/drm/nouveau/include/nvhw/class/cl502d.h:#define NV502D_SET_SEMAPHORE_CONTEXT_DMA_HANDLE                                                              31:0
drivers/gpu/drm/nouveau/include/nvhw/class/cl507c.h:#define NV507C_SET_SEMAPHORE_CONTROL                                            (0x00000088)
drivers/gpu/drm/nouveau/include/nvhw/class/cl507c.h:#define NV507C_SET_SEMAPHORE_CONTROL_OFFSET                                     11:2
drivers/gpu/drm/nouveau/include/nvhw/class/cl507c.h:#define NV507C_SET_SEMAPHORE_ACQUIRE                                            (0x0000008C)
drivers/gpu/drm/nouveau/include/nvhw/class/cl507c.h:#define NV507C_SET_SEMAPHORE_ACQUIRE_VALUE                                      31:0
drivers/gpu/drm/nouveau/include/nvhw/class/cl507c.h:#define NV507C_SET_SEMAPHORE_RELEASE                                            (0x00000090)
drivers/gpu/drm/nouveau/include/nvhw/class/cl507c.h:#define NV507C_SET_SEMAPHORE_RELEASE_VALUE                                      31:0
drivers/gpu/drm/nouveau/include/nvhw/class/cl507c.h:#define NV507C_SET_CONTEXT_DMA_SEMAPHORE                                        (0x00000094)
drivers/gpu/drm/nouveau/include/nvhw/class/cl507c.h:#define NV507C_SET_CONTEXT_DMA_SEMAPHORE_HANDLE                                 31:0
drivers/gpu/drm/nouveau/include/nvhw/class/cl826f.h:#define NV826F_SEMAPHOREA                                          (0x00000010)
drivers/gpu/drm/nouveau/include/nvhw/class/cl826f.h:#define NV826F_SEMAPHOREA_OFFSET_UPPER                                     7:0
drivers/gpu/drm/nouveau/include/nvhw/class/cl826f.h:#define NV826F_SEMAPHOREB                                          (0x00000014)
drivers/gpu/drm/nouveau/include/nvhw/class/cl826f.h:#define NV826F_SEMAPHOREB_OFFSET_LOWER                                   31:00
drivers/gpu/drm/nouveau/include/nvhw/class/cl826f.h:#define NV826F_SEMAPHOREC                                          (0x00000018)
drivers/gpu/drm/nouveau/include/nvhw/class/cl826f.h:#define NV826F_SEMAPHOREC_PAYLOAD                                         31:0
drivers/gpu/drm/nouveau/include/nvhw/class/cl826f.h:#define NV826F_SEMAPHORED                                          (0x0000001C)
drivers/gpu/drm/nouveau/include/nvhw/class/cl826f.h:#define NV826F_SEMAPHORED_OPERATION                                        2:0
drivers/gpu/drm/nouveau/include/nvhw/class/cl826f.h:#define NV826F_SEMAPHORED_OPERATION_ACQUIRE                         0x00000001
drivers/gpu/drm/nouveau/include/nvhw/class/cl826f.h:#define NV826F_SEMAPHORED_OPERATION_RELEASE                         0x00000002
drivers/gpu/drm/nouveau/include/nvhw/class/cl826f.h:#define NV826F_SEMAPHORED_OPERATION_ACQ_GEQ                         0x00000004
drivers/gpu/drm/nouveau/include/nvhw/class/cl826f.h:#define NV826F_SET_CONTEXT_DMA_SEMAPHORE                           (0x00000060)
drivers/gpu/drm/nouveau/include/nvhw/class/cl9039.h:#define NV9039_LAUNCH_DMA_COMPLETION_TYPE_RELEASE_SEMAPHORE                                            0x00000002
drivers/gpu/drm/nouveau/include/nvhw/class/cl9039.h:#define NV9039_LAUNCH_DMA_SEMAPHORE_STRUCT_SIZE                                                             20:20
drivers/gpu/drm/nouveau/include/nvhw/class/cl9039.h:#define NV9039_LAUNCH_DMA_SEMAPHORE_STRUCT_SIZE_FOUR_WORDS                                             0x00000000
drivers/gpu/drm/nouveau/include/nvhw/class/cl9039.h:#define NV9039_LAUNCH_DMA_SEMAPHORE_STRUCT_SIZE_ONE_WORD                                               0x00000001
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHOREA                                          (0x00000010)
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHOREA_OFFSET_UPPER                                     7:0
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHOREB                                          (0x00000014)
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHOREB_OFFSET_LOWER                                    31:2
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHOREC                                          (0x00000018)
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHOREC_PAYLOAD                                         31:0
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHORED                                          (0x0000001C)
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHORED_OPERATION                                        3:0
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHORED_OPERATION_ACQUIRE                         0x00000001
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHORED_OPERATION_RELEASE                         0x00000002
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHORED_OPERATION_ACQ_GEQ                         0x00000004
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHORED_OPERATION_ACQ_AND                         0x00000008
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHORED_ACQUIRE_SWITCH                                 12:12
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHORED_ACQUIRE_SWITCH_DISABLED                   0x00000000
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHORED_ACQUIRE_SWITCH_ENABLED                    0x00000001
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHORED_RELEASE_WFI                                    20:20
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHORED_RELEASE_WFI_EN                            0x00000000
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHORED_RELEASE_WFI_DIS                           0x00000001
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHORED_RELEASE_SIZE                                   24:24
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHORED_RELEASE_SIZE_16BYTE                       0x00000000
drivers/gpu/drm/nouveau/include/nvhw/class/cl906f.h:#define NV906F_SEMAPHORED_RELEASE_SIZE_4BYTE                        0x00000001
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_TYPE                                        4:3
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_TYPE_NONE                                   (0x00000000)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_TYPE_RELEASE_ONE_WORD_SEMAPHORE             (0x00000001)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_TYPE_RELEASE_FOUR_WORD_SEMAPHORE            (0x00000002)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION                                   17:14
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_IMIN                              (0x00000000)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_IMAX                              (0x00000001)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_IXOR                              (0x00000002)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_IAND                              (0x00000003)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_IOR                               (0x00000004)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_IADD                              (0x00000005)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_INC                               (0x00000006)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_DEC                               (0x00000007)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_FADD                              (0x0000000A)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_FMIN                              (0x0000000B)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_FMAX                              (0x0000000C)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_FMUL                              (0x0000000D)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_IMUL                              (0x0000000E)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_SIGN                              18:18
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_SIGN_SIGNED                       (0x00000000)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_SIGN_UNSIGNED                     (0x00000001)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_ENABLE                            19:19
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_ENABLE_FALSE                      (0x00000000)
drivers/gpu/drm/nouveau/include/nvhw/class/cla0b5.h:#define NVA0B5_LAUNCH_DMA_SEMAPHORE_REDUCTION_ENABLE_TRUE                       (0x00000001)
drivers/gpu/drm/nouveau/include/nvhw/class/clc37e.h:#define NVC37E_SET_SEMAPHORE_CONTROL                                            (0x0000020C)
drivers/gpu/drm/nouveau/include/nvhw/class/clc37e.h:#define NVC37E_SET_SEMAPHORE_CONTROL_OFFSET                                     7:0
drivers/gpu/drm/nouveau/include/nvhw/class/clc37e.h:#define NVC37E_SET_SEMAPHORE_ACQUIRE                                            (0x00000210)
drivers/gpu/drm/nouveau/include/nvhw/class/clc37e.h:#define NVC37E_SET_SEMAPHORE_ACQUIRE_VALUE                                      31:0
drivers/gpu/drm/nouveau/include/nvhw/class/clc37e.h:#define NVC37E_SET_SEMAPHORE_RELEASE                                            (0x00000214)
drivers/gpu/drm/nouveau/include/nvhw/class/clc37e.h:#define NVC37E_SET_SEMAPHORE_RELEASE_VALUE                                      31:0
drivers/gpu/drm/nouveau/include/nvhw/class/clc37e.h:#define NVC37E_SET_CONTEXT_DMA_SEMAPHORE                                        (0x00000218)
drivers/gpu/drm/nouveau/include/nvhw/class/clc37e.h:#define NVC37E_SET_CONTEXT_DMA_SEMAPHORE_HANDLE                                 31:0
drivers/gpu/drm/nouveau/include/nvrm/535.113.01/nvidia/kernel/inc/vgpu/rpc_global_enums.h:    E(SEMAPHORE_SCHEDULE_CALLBACK)               // 0x100b
drivers/gpu/drm/nouveau/include/nvrm/535.113.01/nvidia/kernel/inc/vgpu/rpc_global_enums.h:    E(TIMED_SEMAPHORE_RELEASE)                   // 0x1018
drivers/gpu/drm/nouveau/nouveau_bo9039.c:			  NVDEF(NV9039, LAUNCH_DMA, SEMAPHORE_STRUCT_SIZE, ONE_WORD));
drivers/gpu/drm/nouveau/nouveau_boa0b5.c:		  NVDEF(NVA0B5, LAUNCH_DMA, SEMAPHORE_TYPE, NONE) |
drivers/gpu/drm/nouveau/nouveau_dmem.c:		  NVDEF(NVA0B5, LAUNCH_DMA, SEMAPHORE_TYPE, NONE) |
drivers/gpu/drm/nouveau/nouveau_dmem.c:		  NVDEF(NVA0B5, LAUNCH_DMA, SEMAPHORE_TYPE, NONE) |
drivers/gpu/drm/nouveau/nouveau_reg.h:#    define NV_PFIFO_INTR_SEMAPHORE                           (1<<20)
drivers/gpu/drm/nouveau/nouveau_reg.h:#define NV10_PFIFO_CACHE1_SEMAPHORE                        0x0000326C
drivers/gpu/drm/nouveau/nv17_fence.c:		PUSH_MTHD(ppush, NV176E, SET_CONTEXT_DMA_SEMAPHORE, fctx->sema.handle,
drivers/gpu/drm/nouveau/nv17_fence.c:					 SEMAPHORE_OFFSET, 0,
drivers/gpu/drm/nouveau/nv17_fence.c:					 SEMAPHORE_ACQUIRE, value + 0,
drivers/gpu/drm/nouveau/nv17_fence.c:					 SEMAPHORE_RELEASE, value + 1);
drivers/gpu/drm/nouveau/nv17_fence.c:		PUSH_MTHD(npush, NV176E, SET_CONTEXT_DMA_SEMAPHORE, fctx->sema.handle,
drivers/gpu/drm/nouveau/nv17_fence.c:					 SEMAPHORE_OFFSET, 0,
drivers/gpu/drm/nouveau/nv17_fence.c:					 SEMAPHORE_ACQUIRE, value + 1,
drivers/gpu/drm/nouveau/nv17_fence.c:					 SEMAPHORE_RELEASE, value + 2);
drivers/gpu/drm/nouveau/nv84_fence.c:		PUSH_MTHD(push, NV826F, SET_CONTEXT_DMA_SEMAPHORE, chan->vram.handle);
drivers/gpu/drm/nouveau/nv84_fence.c:		PUSH_MTHD(push, NV826F, SEMAPHOREA,
drivers/gpu/drm/nouveau/nv84_fence.c:			  NVVAL(NV826F, SEMAPHOREA, OFFSET_UPPER, upper_32_bits(virtual)),
drivers/gpu/drm/nouveau/nv84_fence.c:					SEMAPHOREB, lower_32_bits(virtual),
drivers/gpu/drm/nouveau/nv84_fence.c:					SEMAPHOREC, sequence,
drivers/gpu/drm/nouveau/nv84_fence.c:					SEMAPHORED,
drivers/gpu/drm/nouveau/nv84_fence.c:			  NVDEF(NV826F, SEMAPHORED, OPERATION, RELEASE),
drivers/gpu/drm/nouveau/nv84_fence.c:		PUSH_MTHD(push, NV826F, SET_CONTEXT_DMA_SEMAPHORE, chan->vram.handle);
drivers/gpu/drm/nouveau/nv84_fence.c:		PUSH_MTHD(push, NV826F, SEMAPHOREA,
drivers/gpu/drm/nouveau/nv84_fence.c:			  NVVAL(NV826F, SEMAPHOREA, OFFSET_UPPER, upper_32_bits(virtual)),
drivers/gpu/drm/nouveau/nv84_fence.c:					SEMAPHOREB, lower_32_bits(virtual),
drivers/gpu/drm/nouveau/nv84_fence.c:					SEMAPHOREC, sequence,
drivers/gpu/drm/nouveau/nv84_fence.c:					SEMAPHORED,
drivers/gpu/drm/nouveau/nv84_fence.c:			  NVDEF(NV826F, SEMAPHORED, OPERATION, ACQ_GEQ));
drivers/gpu/drm/nouveau/nvc0_fence.c:		PUSH_MTHD(push, NV906F, SEMAPHOREA,
drivers/gpu/drm/nouveau/nvc0_fence.c:			  NVVAL(NV906F, SEMAPHOREA, OFFSET_UPPER, upper_32_bits(virtual)),
drivers/gpu/drm/nouveau/nvc0_fence.c:					SEMAPHOREB, lower_32_bits(virtual),
drivers/gpu/drm/nouveau/nvc0_fence.c:					SEMAPHOREC, sequence,
drivers/gpu/drm/nouveau/nvc0_fence.c:					SEMAPHORED,
drivers/gpu/drm/nouveau/nvc0_fence.c:			  NVDEF(NV906F, SEMAPHORED, OPERATION, RELEASE) |
drivers/gpu/drm/nouveau/nvc0_fence.c:			  NVDEF(NV906F, SEMAPHORED, RELEASE_WFI, EN) |
drivers/gpu/drm/nouveau/nvc0_fence.c:			  NVDEF(NV906F, SEMAPHORED, RELEASE_SIZE, 16BYTE),
drivers/gpu/drm/nouveau/nvc0_fence.c:		PUSH_MTHD(push, NV906F, SEMAPHOREA,
drivers/gpu/drm/nouveau/nvc0_fence.c:			  NVVAL(NV906F, SEMAPHOREA, OFFSET_UPPER, upper_32_bits(virtual)),
drivers/gpu/drm/nouveau/nvc0_fence.c:					SEMAPHOREB, lower_32_bits(virtual),
drivers/gpu/drm/nouveau/nvc0_fence.c:					SEMAPHOREC, sequence,
drivers/gpu/drm/nouveau/nvc0_fence.c:					SEMAPHORED,
drivers/gpu/drm/nouveau/nvc0_fence.c:			  NVDEF(NV906F, SEMAPHORED, OPERATION, ACQ_GEQ) |
drivers/gpu/drm/nouveau/nvc0_fence.c:			  NVDEF(NV906F, SEMAPHORED, ACQUIRE_SWITCH, ENABLED));
drivers/gpu/drm/nouveau/nvkm/engine/fifo/gk104.c:	{ 0x02000000, "SEMAPHORE" },
drivers/gpu/drm/nouveau/nvkm/engine/fifo/nv04.c:	if (stat & NV_PFIFO_INTR_SEMAPHORE) {
drivers/gpu/drm/nouveau/nvkm/engine/fifo/nv04.c:		stat &= ~NV_PFIFO_INTR_SEMAPHORE;
drivers/gpu/drm/nouveau/nvkm/engine/fifo/nv04.c:		nvkm_wr32(device, NV03_PFIFO_INTR_0, NV_PFIFO_INTR_SEMAPHORE);
drivers/gpu/drm/nouveau/nvkm/engine/fifo/nv04.c:		sem = nvkm_rd32(device, NV10_PFIFO_CACHE1_SEMAPHORE);
drivers/gpu/drm/nouveau/nvkm/engine/fifo/nv04.c:		nvkm_wr32(device, NV10_PFIFO_CACHE1_SEMAPHORE, sem | 0x1);
drivers/gpu/drm/nouveau/nvkm/engine/fifo/nv17.c:		{ 32,  0, 0x2c,  0, NV10_PFIFO_CACHE1_SEMAPHORE },
drivers/gpu/drm/nouveau/nvkm/engine/fifo/nv40.c:		{ 32,  0, 0x30,  0, NV10_PFIFO_CACHE1_SEMAPHORE },
drivers/gpu/drm/nouveau/nvkm/engine/fifo/regsnv04.h:#    define NV_PFIFO_INTR_SEMAPHORE                           (1<<20)
drivers/gpu/drm/nouveau/nvkm/engine/fifo/regsnv04.h:#define NV10_PFIFO_CACHE1_SEMAPHORE                        0x0000326C
drivers/gpu/drm/nouveau/nvkm/subdev/fb/nv50.c:	{ 0x00000001, "SEMAPHORE" },
drivers/gpu/drm/nouveau/nvkm/subdev/fb/nv50.c:	{ 0x0000000c, "SEMAPHORE_BG" },
drivers/gpu/drm/omapdrm/dss/dsi.c:#include <linux/semaphore.h>
drivers/gpu/drm/omapdrm/dss/dsi.h:	struct semaphore bus_lock;
drivers/gpu/drm/panthor/panthor_heap.c:	struct rw_semaphore lock;
drivers/gpu/drm/radeon/Makefile:	atombios_encoders.o radeon_semaphore.o radeon_sa.o atombios_i2c.o si.o \
drivers/gpu/drm/radeon/cik.c: * cik_semaphore_ring_emit - emit a semaphore on the CP ring
drivers/gpu/drm/radeon/cik.c: * @semaphore: radeon semaphore object
drivers/gpu/drm/radeon/cik.c: * @emit_wait: Is this a semaphore wait?
drivers/gpu/drm/radeon/cik.c: * Emits a semaphore signal/wait packet to the CP ring and prevents the PFP
drivers/gpu/drm/radeon/cik.c: * from running ahead of semaphore waits.
drivers/gpu/drm/radeon/cik.c:bool cik_semaphore_ring_emit(struct radeon_device *rdev,
drivers/gpu/drm/radeon/cik.c:			     struct radeon_semaphore *semaphore,
drivers/gpu/drm/radeon/cik.c:	uint64_t addr = semaphore->gpu_addr;
drivers/gpu/drm/radeon/cik.c:	radeon_ring_write(ring, PACKET3(PACKET3_MEM_SEMAPHORE, 1));
drivers/gpu/drm/radeon/cik.c:		/* Prevent the PFP from running ahead of the semaphore wait */
drivers/gpu/drm/radeon/cik_sdma.c: * cik_sdma_semaphore_ring_emit - emit a semaphore on the dma ring
drivers/gpu/drm/radeon/cik_sdma.c: * @semaphore: radeon semaphore object
drivers/gpu/drm/radeon/cik_sdma.c: * @emit_wait: wait or signal semaphore
drivers/gpu/drm/radeon/cik_sdma.c: * Add a DMA semaphore packet to the ring wait on or signal
drivers/gpu/drm/radeon/cik_sdma.c:bool cik_sdma_semaphore_ring_emit(struct radeon_device *rdev,
drivers/gpu/drm/radeon/cik_sdma.c:				  struct radeon_semaphore *semaphore,
drivers/gpu/drm/radeon/cik_sdma.c:	u64 addr = semaphore->gpu_addr;
drivers/gpu/drm/radeon/cik_sdma.c:	u32 extra_bits = emit_wait ? 0 : SDMA_SEMAPHORE_EXTRA_S;
drivers/gpu/drm/radeon/cik_sdma.c:	radeon_ring_write(ring, SDMA_PACKET(SDMA_OPCODE_SEMAPHORE, 0, extra_bits));
drivers/gpu/drm/radeon/cikd.h:#define	PACKET3_MEM_SEMAPHORE				0x39
drivers/gpu/drm/radeon/cikd.h:#define	SDMA_OPCODE_SEMAPHORE				  7
drivers/gpu/drm/radeon/cikd.h:#       define SDMA_SEMAPHORE_EXTRA_O                     (1 << 13)
drivers/gpu/drm/radeon/cikd.h:#       define SDMA_SEMAPHORE_EXTRA_S                     (1 << 14)
drivers/gpu/drm/radeon/cikd.h:#       define SDMA_SEMAPHORE_EXTRA_M                     (1 << 15)
drivers/gpu/drm/radeon/cikd.h:#define VCE_CMD_SEMAPHORE	0x00000006
drivers/gpu/drm/radeon/evergreend.h:#define	DMA_PACKET_SEMAPHORE                    0x5
drivers/gpu/drm/radeon/evergreend.h:#define	PACKET3_MEM_SEMAPHORE				0x39
drivers/gpu/drm/radeon/nid.h:#define	PACKET3_MEM_SEMAPHORE				0x39
drivers/gpu/drm/radeon/nid.h:#define	DMA_PACKET_SEMAPHORE				  0x5
drivers/gpu/drm/radeon/r100.c:bool r100_semaphore_ring_emit(struct radeon_device *rdev,
drivers/gpu/drm/radeon/r100.c:			      struct radeon_semaphore *semaphore,
drivers/gpu/drm/radeon/r100.c:	/* Unused on older asics, since we don't have semaphores or multiple rings */
drivers/gpu/drm/radeon/r600.c:	WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE);
drivers/gpu/drm/radeon/r600.c:	WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE);
drivers/gpu/drm/radeon/r600.c:	WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE);
drivers/gpu/drm/radeon/r600.c:	WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE);
drivers/gpu/drm/radeon/r600.c: * CP fences/semaphores
drivers/gpu/drm/radeon/r600.c: * r600_semaphore_ring_emit - emit a semaphore on the CP ring
drivers/gpu/drm/radeon/r600.c: * @semaphore: radeon semaphore object
drivers/gpu/drm/radeon/r600.c: * @emit_wait: Is this a semaphore wait?
drivers/gpu/drm/radeon/r600.c: * Emits a semaphore signal/wait packet to the CP ring and prevents the PFP
drivers/gpu/drm/radeon/r600.c: * from running ahead of semaphore waits.
drivers/gpu/drm/radeon/r600.c:bool r600_semaphore_ring_emit(struct radeon_device *rdev,
drivers/gpu/drm/radeon/r600.c:			      struct radeon_semaphore *semaphore,
drivers/gpu/drm/radeon/r600.c:	uint64_t addr = semaphore->gpu_addr;
drivers/gpu/drm/radeon/r600.c:	radeon_ring_write(ring, PACKET3(PACKET3_MEM_SEMAPHORE, 1));
drivers/gpu/drm/radeon/r600.c:		/* Prevent the PFP from running ahead of the semaphore wait */
drivers/gpu/drm/radeon/r600_dma.c: * r600_dma_semaphore_ring_emit - emit a semaphore on the dma ring
drivers/gpu/drm/radeon/r600_dma.c: * @semaphore: radeon semaphore object
drivers/gpu/drm/radeon/r600_dma.c: * @emit_wait: wait or signal semaphore
drivers/gpu/drm/radeon/r600_dma.c: * Add a DMA semaphore packet to the ring wait on or signal
drivers/gpu/drm/radeon/r600_dma.c:bool r600_dma_semaphore_ring_emit(struct radeon_device *rdev,
drivers/gpu/drm/radeon/r600_dma.c:				  struct radeon_semaphore *semaphore,
drivers/gpu/drm/radeon/r600_dma.c:	u64 addr = semaphore->gpu_addr;
drivers/gpu/drm/radeon/r600_dma.c:	radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_SEMAPHORE, 0, s, 0));
drivers/gpu/drm/radeon/r600d.h:#define		ENABLE_SEMAPHORE_MODE				(1 << 10)
drivers/gpu/drm/radeon/r600d.h:#define	DMA_PACKET_SEMAPHORE				  0x5
drivers/gpu/drm/radeon/r600d.h:#define	PACKET3_MEM_SEMAPHORE				0x39
drivers/gpu/drm/radeon/radeon.h: * Semaphores.
drivers/gpu/drm/radeon/radeon.h:struct radeon_semaphore {
drivers/gpu/drm/radeon/radeon.h:int radeon_semaphore_create(struct radeon_device *rdev,
drivers/gpu/drm/radeon/radeon.h:			    struct radeon_semaphore **semaphore);
drivers/gpu/drm/radeon/radeon.h:bool radeon_semaphore_emit_signal(struct radeon_device *rdev, int ring,
drivers/gpu/drm/radeon/radeon.h:				  struct radeon_semaphore *semaphore);
drivers/gpu/drm/radeon/radeon.h:bool radeon_semaphore_emit_wait(struct radeon_device *rdev, int ring,
drivers/gpu/drm/radeon/radeon.h:				struct radeon_semaphore *semaphore);
drivers/gpu/drm/radeon/radeon.h:void radeon_semaphore_free(struct radeon_device *rdev,
drivers/gpu/drm/radeon/radeon.h:			   struct radeon_semaphore **semaphore,
drivers/gpu/drm/radeon/radeon.h:	struct radeon_semaphore *semaphores[RADEON_NUM_SYNCS];
drivers/gpu/drm/radeon/radeon.h:	u64			last_semaphore_signal_addr;
drivers/gpu/drm/radeon/radeon.h:	u64			last_semaphore_wait_addr;
drivers/gpu/drm/radeon/radeon.h:	struct rw_semaphore	mclk_lock;
drivers/gpu/drm/radeon/radeon.h:bool radeon_vce_semaphore_emit(struct radeon_device *rdev,
drivers/gpu/drm/radeon/radeon.h:			       struct radeon_semaphore *semaphore,
drivers/gpu/drm/radeon/radeon.h:	bool (*emit_semaphore)(struct radeon_device *rdev, struct radeon_ring *cp,
drivers/gpu/drm/radeon/radeon.h:			       struct radeon_semaphore *semaphore, bool emit_wait);
drivers/gpu/drm/radeon/radeon.h:	struct rw_semaphore		exclusive_lock;
drivers/gpu/drm/radeon/radeon.h:#define radeon_semaphore_ring_emit(rdev, r, cp, semaphore, emit_wait) (rdev)->asic->ring[(r)]->emit_semaphore((rdev), (cp), (semaphore), (emit_wait))
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &r100_semaphore_ring_emit,
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &r100_semaphore_ring_emit,
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &r100_semaphore_ring_emit,
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &r600_semaphore_ring_emit,
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &r600_dma_semaphore_ring_emit,
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &uvd_v1_0_semaphore_emit,
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &uvd_v2_2_semaphore_emit,
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &r600_semaphore_ring_emit,
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &r600_dma_semaphore_ring_emit,
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &r600_semaphore_ring_emit,
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &r600_dma_semaphore_ring_emit,
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &uvd_v3_1_semaphore_emit,
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &radeon_vce_semaphore_emit,
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &r600_semaphore_ring_emit,
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &r600_dma_semaphore_ring_emit,
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &cik_semaphore_ring_emit,
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &cik_semaphore_ring_emit,
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &cik_sdma_semaphore_ring_emit,
drivers/gpu/drm/radeon/radeon_asic.c:	.emit_semaphore = &radeon_vce_semaphore_emit,
drivers/gpu/drm/radeon/radeon_asic.h:bool r100_semaphore_ring_emit(struct radeon_device *rdev,
drivers/gpu/drm/radeon/radeon_asic.h:			      struct radeon_semaphore *semaphore,
drivers/gpu/drm/radeon/radeon_asic.h:bool r600_semaphore_ring_emit(struct radeon_device *rdev,
drivers/gpu/drm/radeon/radeon_asic.h:			      struct radeon_semaphore *semaphore,
drivers/gpu/drm/radeon/radeon_asic.h:bool r600_dma_semaphore_ring_emit(struct radeon_device *rdev,
drivers/gpu/drm/radeon/radeon_asic.h:				  struct radeon_semaphore *semaphore,
drivers/gpu/drm/radeon/radeon_asic.h:bool cik_sdma_semaphore_ring_emit(struct radeon_device *rdev,
drivers/gpu/drm/radeon/radeon_asic.h:				  struct radeon_semaphore *semaphore,
drivers/gpu/drm/radeon/radeon_asic.h:bool cik_semaphore_ring_emit(struct radeon_device *rdev,
drivers/gpu/drm/radeon/radeon_asic.h:			     struct radeon_semaphore *semaphore,
drivers/gpu/drm/radeon/radeon_asic.h:bool uvd_v1_0_semaphore_emit(struct radeon_device *rdev,
drivers/gpu/drm/radeon/radeon_asic.h:			     struct radeon_semaphore *semaphore,
drivers/gpu/drm/radeon/radeon_asic.h:bool uvd_v2_2_semaphore_emit(struct radeon_device *rdev,
drivers/gpu/drm/radeon/radeon_asic.h:			     struct radeon_semaphore *semaphore,
drivers/gpu/drm/radeon/radeon_asic.h:bool uvd_v3_1_semaphore_emit(struct radeon_device *rdev,
drivers/gpu/drm/radeon/radeon_asic.h:			     struct radeon_semaphore *semaphore,
drivers/gpu/drm/radeon/radeon_fence.c: * radeon_fence_need_sync - do we need a semaphore
drivers/gpu/drm/radeon/radeon_fence.c: * (all asics).  If so, we need to emit a semaphore.
drivers/gpu/drm/radeon/radeon_reg.h:#define RADEON_SW_SEMAPHORE                 0x013c
drivers/gpu/drm/radeon/radeon_ring.c:	seq_printf(m, "last semaphore signal addr : 0x%016llx\n",
drivers/gpu/drm/radeon/radeon_ring.c:		   ring->last_semaphore_signal_addr);
drivers/gpu/drm/radeon/radeon_ring.c:	seq_printf(m, "last semaphore wait addr   : 0x%016llx\n",
drivers/gpu/drm/radeon/radeon_ring.c:		   ring->last_semaphore_wait_addr);
drivers/gpu/drm/radeon/radeon_semaphore.c:int radeon_semaphore_create(struct radeon_device *rdev,
drivers/gpu/drm/radeon/radeon_semaphore.c:			    struct radeon_semaphore **semaphore)
drivers/gpu/drm/radeon/radeon_semaphore.c:	*semaphore = kmalloc(sizeof(struct radeon_semaphore), GFP_KERNEL);
drivers/gpu/drm/radeon/radeon_semaphore.c:	if (*semaphore == NULL) {
drivers/gpu/drm/radeon/radeon_semaphore.c:			     &(*semaphore)->sa_bo, 8, 8);
drivers/gpu/drm/radeon/radeon_semaphore.c:		kfree(*semaphore);
drivers/gpu/drm/radeon/radeon_semaphore.c:		*semaphore = NULL;
drivers/gpu/drm/radeon/radeon_semaphore.c:	(*semaphore)->waiters = 0;
drivers/gpu/drm/radeon/radeon_semaphore.c:	(*semaphore)->gpu_addr = radeon_sa_bo_gpu_addr((*semaphore)->sa_bo);
drivers/gpu/drm/radeon/radeon_semaphore.c:	*((uint64_t *)radeon_sa_bo_cpu_addr((*semaphore)->sa_bo)) = 0;
drivers/gpu/drm/radeon/radeon_semaphore.c:bool radeon_semaphore_emit_signal(struct radeon_device *rdev, int ridx,
drivers/gpu/drm/radeon/radeon_semaphore.c:				  struct radeon_semaphore *semaphore)
drivers/gpu/drm/radeon/radeon_semaphore.c:	trace_radeon_semaphore_signale(ridx, semaphore);
drivers/gpu/drm/radeon/radeon_semaphore.c:	if (radeon_semaphore_ring_emit(rdev, ridx, ring, semaphore, false)) {
drivers/gpu/drm/radeon/radeon_semaphore.c:		--semaphore->waiters;
drivers/gpu/drm/radeon/radeon_semaphore.c:		ring->last_semaphore_signal_addr = semaphore->gpu_addr;
drivers/gpu/drm/radeon/radeon_semaphore.c:bool radeon_semaphore_emit_wait(struct radeon_device *rdev, int ridx,
drivers/gpu/drm/radeon/radeon_semaphore.c:				struct radeon_semaphore *semaphore)
drivers/gpu/drm/radeon/radeon_semaphore.c:	trace_radeon_semaphore_wait(ridx, semaphore);
drivers/gpu/drm/radeon/radeon_semaphore.c:	if (radeon_semaphore_ring_emit(rdev, ridx, ring, semaphore, true)) {
drivers/gpu/drm/radeon/radeon_semaphore.c:		++semaphore->waiters;
drivers/gpu/drm/radeon/radeon_semaphore.c:		ring->last_semaphore_wait_addr = semaphore->gpu_addr;
drivers/gpu/drm/radeon/radeon_semaphore.c:void radeon_semaphore_free(struct radeon_device *rdev,
drivers/gpu/drm/radeon/radeon_semaphore.c:			   struct radeon_semaphore **semaphore,
drivers/gpu/drm/radeon/radeon_semaphore.c:	if (semaphore == NULL || *semaphore == NULL) {
drivers/gpu/drm/radeon/radeon_semaphore.c:	if ((*semaphore)->waiters > 0) {
drivers/gpu/drm/radeon/radeon_semaphore.c:		dev_err(rdev->dev, "semaphore %p has more waiters than signalers,"
drivers/gpu/drm/radeon/radeon_semaphore.c:			" hardware lockup imminent!\n", *semaphore);
drivers/gpu/drm/radeon/radeon_semaphore.c:	radeon_sa_bo_free(&(*semaphore)->sa_bo, fence);
drivers/gpu/drm/radeon/radeon_semaphore.c:	kfree(*semaphore);
drivers/gpu/drm/radeon/radeon_semaphore.c:	*semaphore = NULL;
drivers/gpu/drm/radeon/radeon_sync.c:		sync->semaphores[i] = NULL;
drivers/gpu/drm/radeon/radeon_sync.c: * radeon_sync_fence - use the semaphore to sync to a fence
drivers/gpu/drm/radeon/radeon_sync.c: * Sync to the fence using the semaphore objects
drivers/gpu/drm/radeon/radeon_sync.c: * radeon_sync_resv - use the semaphores to sync to a reservation object
drivers/gpu/drm/radeon/radeon_sync.c: * Sync to the fence using the semaphore objects
drivers/gpu/drm/radeon/radeon_sync.c:		struct radeon_semaphore *semaphore;
drivers/gpu/drm/radeon/radeon_sync.c:		r = radeon_semaphore_create(rdev, &semaphore);
drivers/gpu/drm/radeon/radeon_sync.c:		sync->semaphores[count++] = semaphore;
drivers/gpu/drm/radeon/radeon_sync.c:		/* emit the signal semaphore */
drivers/gpu/drm/radeon/radeon_sync.c:		if (!radeon_semaphore_emit_signal(rdev, i, semaphore)) {
drivers/gpu/drm/radeon/radeon_sync.c:		if (!radeon_semaphore_emit_wait(rdev, ring, semaphore)) {
drivers/gpu/drm/radeon/radeon_sync.c: * Free the sync object by freeing all semaphores in it.
drivers/gpu/drm/radeon/radeon_sync.c:		radeon_semaphore_free(rdev, &sync->semaphores[i], fence);
drivers/gpu/drm/radeon/radeon_test.c:	struct radeon_semaphore *semaphore = NULL;
drivers/gpu/drm/radeon/radeon_test.c:	r = radeon_semaphore_create(rdev, &semaphore);
drivers/gpu/drm/radeon/radeon_test.c:		DRM_ERROR("Failed to create semaphore\n");
drivers/gpu/drm/radeon/radeon_test.c:	radeon_semaphore_emit_wait(rdev, ringA->idx, semaphore);
drivers/gpu/drm/radeon/radeon_test.c:	radeon_semaphore_emit_wait(rdev, ringA->idx, semaphore);
drivers/gpu/drm/radeon/radeon_test.c:		DRM_ERROR("Fence 1 signaled without waiting for semaphore.\n");
drivers/gpu/drm/radeon/radeon_test.c:	radeon_semaphore_emit_signal(rdev, ringB->idx, semaphore);
drivers/gpu/drm/radeon/radeon_test.c:		DRM_ERROR("Fence 2 signaled without waiting for semaphore.\n");
drivers/gpu/drm/radeon/radeon_test.c:	radeon_semaphore_emit_signal(rdev, ringB->idx, semaphore);
drivers/gpu/drm/radeon/radeon_test.c:	radeon_semaphore_free(rdev, &semaphore, NULL);
drivers/gpu/drm/radeon/radeon_test.c:	struct radeon_semaphore *semaphore = NULL;
drivers/gpu/drm/radeon/radeon_test.c:	r = radeon_semaphore_create(rdev, &semaphore);
drivers/gpu/drm/radeon/radeon_test.c:		DRM_ERROR("Failed to create semaphore\n");
drivers/gpu/drm/radeon/radeon_test.c:	radeon_semaphore_emit_wait(rdev, ringA->idx, semaphore);
drivers/gpu/drm/radeon/radeon_test.c:	radeon_semaphore_emit_wait(rdev, ringB->idx, semaphore);
drivers/gpu/drm/radeon/radeon_test.c:		DRM_ERROR("Fence A signaled without waiting for semaphore.\n");
drivers/gpu/drm/radeon/radeon_test.c:		DRM_ERROR("Fence B signaled without waiting for semaphore.\n");
drivers/gpu/drm/radeon/radeon_test.c:	radeon_semaphore_emit_signal(rdev, ringC->idx, semaphore);
drivers/gpu/drm/radeon/radeon_test.c:	radeon_semaphore_emit_signal(rdev, ringC->idx, semaphore);
drivers/gpu/drm/radeon/radeon_test.c:	radeon_semaphore_free(rdev, &semaphore, NULL);
drivers/gpu/drm/radeon/radeon_trace.h:DECLARE_EVENT_CLASS(radeon_semaphore_request,
drivers/gpu/drm/radeon/radeon_trace.h:	    TP_PROTO(int ring, struct radeon_semaphore *sem),
drivers/gpu/drm/radeon/radeon_trace.h:DEFINE_EVENT(radeon_semaphore_request, radeon_semaphore_signale,
drivers/gpu/drm/radeon/radeon_trace.h:	    TP_PROTO(int ring, struct radeon_semaphore *sem),
drivers/gpu/drm/radeon/radeon_trace.h:DEFINE_EVENT(radeon_semaphore_request, radeon_semaphore_wait,
drivers/gpu/drm/radeon/radeon_trace.h:	    TP_PROTO(int ring, struct radeon_semaphore *sem),
drivers/gpu/drm/radeon/radeon_vce.c: * radeon_vce_semaphore_emit - emit a semaphore command
drivers/gpu/drm/radeon/radeon_vce.c: * @semaphore: address of semaphore
drivers/gpu/drm/radeon/radeon_vce.c:bool radeon_vce_semaphore_emit(struct radeon_device *rdev,
drivers/gpu/drm/radeon/radeon_vce.c:			       struct radeon_semaphore *semaphore,
drivers/gpu/drm/radeon/radeon_vce.c:	uint64_t addr = semaphore->gpu_addr;
drivers/gpu/drm/radeon/radeon_vce.c:	radeon_ring_write(ring, cpu_to_le32(VCE_CMD_SEMAPHORE));
drivers/gpu/drm/radeon/rv770d.h:#define	DMA_PACKET_SEMAPHORE				  0x5
drivers/gpu/drm/radeon/sid.h:#define	PACKET3_MEM_SEMAPHORE				0x39
drivers/gpu/drm/radeon/sid.h:#define	DMA_PACKET_SEMAPHORE				  0x5
drivers/gpu/drm/radeon/sid.h:#define VCE_CMD_SEMAPHORE				0x00000006
drivers/gpu/drm/radeon/uvd_v1_0.c: * uvd_v1_0_semaphore_emit - emit semaphore command
drivers/gpu/drm/radeon/uvd_v1_0.c: * @semaphore: semaphore to emit commands for
drivers/gpu/drm/radeon/uvd_v1_0.c: * Emit a semaphore command (either wait or signal) to the UVD ring.
drivers/gpu/drm/radeon/uvd_v1_0.c:bool uvd_v1_0_semaphore_emit(struct radeon_device *rdev,
drivers/gpu/drm/radeon/uvd_v1_0.c:			     struct radeon_semaphore *semaphore,
drivers/gpu/drm/radeon/uvd_v1_0.c:	/* disable semaphores for UVD V1 hardware */
drivers/gpu/drm/radeon/uvd_v2_2.c: * uvd_v2_2_semaphore_emit - emit semaphore command
drivers/gpu/drm/radeon/uvd_v2_2.c: * @semaphore: semaphore to emit commands for
drivers/gpu/drm/radeon/uvd_v2_2.c: * Emit a semaphore command (either wait or signal) to the UVD ring.
drivers/gpu/drm/radeon/uvd_v2_2.c:bool uvd_v2_2_semaphore_emit(struct radeon_device *rdev,
drivers/gpu/drm/radeon/uvd_v2_2.c:			     struct radeon_semaphore *semaphore,
drivers/gpu/drm/radeon/uvd_v2_2.c:	uint64_t addr = semaphore->gpu_addr;
drivers/gpu/drm/radeon/uvd_v3_1.c: * uvd_v3_1_semaphore_emit - emit semaphore command
drivers/gpu/drm/radeon/uvd_v3_1.c: * @semaphore: semaphore to emit commands for
drivers/gpu/drm/radeon/uvd_v3_1.c: * Emit a semaphore command (either wait or signal) to the UVD ring.
drivers/gpu/drm/radeon/uvd_v3_1.c:bool uvd_v3_1_semaphore_emit(struct radeon_device *rdev,
drivers/gpu/drm/radeon/uvd_v3_1.c:			     struct radeon_semaphore *semaphore,
drivers/gpu/drm/radeon/uvd_v3_1.c:	uint64_t addr = semaphore->gpu_addr;
drivers/gpu/drm/v3d/v3d_debugfs.c:		seq_printf(m, "  Semaphores:   %d\n",
drivers/gpu/drm/v3d/v3d_sched.c: * semaphores to interlock between them.
drivers/gpu/drm/v3d/v3d_submit.c:	/* If it only supports a single signal semaphore*/
drivers/gpu/drm/v3d/v3d_submit.c:	/* If multiple semaphores extension is supported */
drivers/gpu/drm/v3d/v3d_submit.c:/* Get data for multiple binary semaphores synchronization. Parse syncobj
drivers/gpu/drm/vc4/vc4_crtc.c:	 * modeset prep sees the state that will be present when the semaphore
drivers/gpu/drm/vc4/vc4_crtc.c: * modeset semaphore on the pipe, and queue the address update for
drivers/gpu/drm/vc4/vc4_drv.h:	bool found_increment_semaphore_packet;
drivers/gpu/drm/vc4/vc4_packet.h:	VC4_PACKET_INCREMENT_SEMAPHORE = 7,
drivers/gpu/drm/vc4/vc4_packet.h:	VC4_PACKET_WAIT_ON_SEMAPHORE = 8,
drivers/gpu/drm/vc4/vc4_packet.h:#define VC4_PACKET_INCREMENT_SEMAPHORE_SIZE				1
drivers/gpu/drm/vc4/vc4_packet.h:#define VC4_PACKET_WAIT_ON_SEMAPHORE_SIZE				1
drivers/gpu/drm/vc4/vc4_render_cl.c:		rcl_u8(setup, VC4_PACKET_WAIT_ON_SEMAPHORE);
drivers/gpu/drm/vc4/vc4_render_cl.c:		size += VC4_PACKET_WAIT_ON_SEMAPHORE_SIZE;
drivers/gpu/drm/vc4/vc4_v3d.c:		seq_printf(m, "Semaphores: %d\n",
drivers/gpu/drm/vc4/vc4_validate.c:validate_increment_semaphore(VALIDATE_ARGS)
drivers/gpu/drm/vc4/vc4_validate.c:			  "VC4_PACKET_INCREMENT_SEMAPHORE\n");
drivers/gpu/drm/vc4/vc4_validate.c:	exec->found_increment_semaphore_packet = true;
drivers/gpu/drm/vc4/vc4_validate.c:	VC4_DEFINE_PACKET(VC4_PACKET_INCREMENT_SEMAPHORE,
drivers/gpu/drm/vc4/vc4_validate.c:			  validate_increment_semaphore),
drivers/gpu/drm/vc4/vc4_validate.c:	/* The bin CL must be ended with INCREMENT_SEMAPHORE and FLUSH.  The
drivers/gpu/drm/vc4/vc4_validate.c:	 * semaphore is used to trigger the render CL to start up, and the
drivers/gpu/drm/vc4/vc4_validate.c:	 * semaphore increment.
drivers/gpu/drm/vc4/vc4_validate.c:	if (!exec->found_increment_semaphore_packet || !exec->found_flush) {
drivers/gpu/drm/vc4/vc4_validate.c:		DRM_DEBUG("Bin CL missing VC4_PACKET_INCREMENT_SEMAPHORE + "
drivers/gpu/drm/vmwgfx/vmwgfx_drv.h:	struct rw_semaphore rwsem;
drivers/gpu/drm/xe/regs/xe_engine_regs.h:#define   ENABLE_SEMAPHORE_POLL_BIT		REG_BIT(13)
drivers/gpu/drm/xe/regs/xe_gt_regs.h:#define   GT_WAIT_SEMAPHORE_INTERRUPT		REG_BIT(11)
drivers/gpu/drm/xe/xe_exec_queue.c: * semaphore is held.
drivers/gpu/drm/xe/xe_gt_mcr.c:#define STEER_SEMAPHORE		XE_REG(0xFD0)
drivers/gpu/drm/xe/xe_gt_mcr.c: * the synchronization on accessing the STEER_SEMAPHORE register and
drivers/gpu/drm/xe/xe_gt_mcr.c: * to synchronize with external clients (e.g., firmware), so a semaphore
drivers/gpu/drm/xe/xe_gt_mcr.c:	 * Starting with MTL we also need to grab a semaphore register
drivers/gpu/drm/xe/xe_gt_mcr.c:	 * shares the same steering control register. The semaphore is obtained
drivers/gpu/drm/xe/xe_gt_mcr.c:		ret = xe_mmio_wait32(gt, STEER_SEMAPHORE, 0x1, 0x1, 10, NULL,
drivers/gpu/drm/xe/xe_gt_mcr.c:	/* Release hardware semaphore - this is done by writing 1 to the register */
drivers/gpu/drm/xe/xe_gt_mcr.c:		xe_mmio_write32(gt, STEER_SEMAPHORE, 0x1);
drivers/gpu/drm/xe/xe_guc_submit_types.h:struct sync_semaphore {
drivers/gpu/drm/xe/xe_guc_submit_types.h:	u32 semaphore;
drivers/gpu/drm/xe/xe_guc_submit_types.h:	/** @go: Go Semaphore */
drivers/gpu/drm/xe/xe_guc_submit_types.h:	struct sync_semaphore go;
drivers/gpu/drm/xe/xe_guc_submit_types.h:	/** @join: Joined semaphore for the relevant hw engine instances */
drivers/gpu/drm/xe/xe_guc_submit_types.h:	struct sync_semaphore join[XE_HW_ENGINE_MAX_INSTANCE];
drivers/gpu/drm/xe/xe_guc_submit_types.h:		  sizeof(struct sync_semaphore) *
drivers/gpu/drm/xe/xe_hw_engine_group_types.h:	struct rw_semaphore mode_sem;
drivers/gpu/drm/xe/xe_irq.c:		       GT_WAIT_SEMAPHORE_INTERRUPT;
drivers/gpu/drm/xe/xe_lrc.c:	REG16(0x2b4),           /* [0x1a] SEMAPHORE_TOKEN */ \
drivers/gpu/drm/xe/xe_memirq.c: *            +-----------+   \      |    | WAIT SEMAPHORE |
drivers/gpu/drm/xe/xe_vm_doc.h: * semaphores. This enables the user to insert jump to new batch commands
drivers/gpu/drm/xe/xe_vm_doc.h: * VM global lock (vm->lock) - rw semaphore lock. Outer most lock which protects
drivers/gpu/drm/xe/xe_vm_types.h:	struct rw_semaphore lock;
drivers/gpu/drm/xe/xe_vm_types.h:		struct rw_semaphore notifier_lock;
drivers/gpu/drm/xe/xe_wa.c:	  XE_RTP_ACTIONS(SET(INSTPM(RENDER_RING_BASE), ENABLE_SEMAPHORE_POLL_BIT))
drivers/hid/hid-core.c:#include <linux/semaphore.h>
drivers/hwspinlock/Kconfig:	tristate "STE Hardware Semaphore functionality"
drivers/hwspinlock/Kconfig:	  Say y here to support the STE Hardware Semaphore functionality, which
drivers/hwspinlock/u8500_hsem.c: * Implements u8500 semaphore handling for protocol 1, no interrupts.
drivers/hwspinlock/u8500_hsem.c:#define U8500_MAX_SEMAPHORE		32	/* a total of 32 semaphore */
drivers/hwspinlock/u8500_hsem.c:#define RESET_SEMAPHORE			(0)	/* free */
drivers/hwspinlock/u8500_hsem.c:	 * if equal, we have the semaphore, otherwise
drivers/hwspinlock/u8500_hsem.c:	writel(RESET_SEMAPHORE, lock_addr);
drivers/hwspinlock/u8500_hsem.c:	int i, num_locks = U8500_MAX_SEMAPHORE;
drivers/hwtracing/coresight/coresight-syscfg.c:	 * built in mutexes and semaphores. This is safe as it is not possible
drivers/i2c/busses/Kconfig:	bool "AMD PSP I2C semaphore support"
drivers/i2c/busses/Kconfig:	bool "Intel Baytrail I2C semaphore support"
drivers/i2c/busses/i2c-designware-amdpsp.c:	dev_dbg(psp_i2c_dev, "PSP semaphore held for %ums\n",
drivers/i2c/busses/i2c-designware-amdpsp.c:	 * No need to request bus arbitration once we are inside semaphore
drivers/i2c/busses/i2c-designware-amdpsp.c:	 * If we are last owner of PSP semaphore, need to release aribtration
drivers/i2c/busses/i2c-designware-amdpsp.c:	 * Send a release command to PSP if the semaphore reservation timeout
drivers/i2c/busses/i2c-designware-amdpsp.c:	if (!(dev->flags & ARBITRATION_SEMAPHORE))
drivers/i2c/busses/i2c-designware-baytrail.c: * Intel BayTrail PMIC I2C bus semaphore implementation
drivers/i2c/busses/i2c-designware-core.h: * @semaphore_idx: Index of table with semaphore type attached to the bus. It's
drivers/i2c/busses/i2c-designware-core.h: *	-1 if there is no semaphore.
drivers/i2c/busses/i2c-designware-core.h:	int			semaphore_idx;
drivers/i2c/busses/i2c-designware-core.h:#define ARBITRATION_SEMAPHORE			BIT(2)
drivers/i2c/busses/i2c-designware-core.h:struct i2c_dw_semaphore_callbacks {
drivers/i2c/busses/i2c-designware-platdrv.c:static const struct i2c_dw_semaphore_callbacks i2c_dw_semaphore_cb_table[] = {
drivers/i2c/busses/i2c-designware-platdrv.c:	const struct i2c_dw_semaphore_callbacks *ptr;
drivers/i2c/busses/i2c-designware-platdrv.c:	dev->semaphore_idx = -1;
drivers/i2c/busses/i2c-designware-platdrv.c:	for (ptr = i2c_dw_semaphore_cb_table; ptr->probe; ptr++) {
drivers/i2c/busses/i2c-designware-platdrv.c:			 * If there is no semaphore device attached to this
drivers/i2c/busses/i2c-designware-platdrv.c:		dev->semaphore_idx = i;
drivers/i2c/busses/i2c-designware-platdrv.c:	if (dev->semaphore_idx < 0)
drivers/i2c/busses/i2c-designware-platdrv.c:	if (i2c_dw_semaphore_cb_table[dev->semaphore_idx].remove)
drivers/i2c/busses/i2c-designware-platdrv.c:		i2c_dw_semaphore_cb_table[dev->semaphore_idx].remove(dev);
drivers/i2c/busses/i2c-designware-platdrv.c:	{ "AMDI0019", ACCESS_INTR_MASK | ARBITRATION_SEMAPHORE },
drivers/i2c/busses/i2c-keba.c:	 * The IN_USE bit acts as a hardware semaphore for the I2C controller.
drivers/i2c/busses/i2c-keba.c:	 * Poll for semaphore, but sleep while polling to free the CPU.
drivers/i2c/busses/i2c-nomadik.c: * semaphore set in the kernel i2c_transfer() function.
drivers/i2c/busses/i2c-piix4.c:	/* Request the SMBUS semaphore, avoid conflicts with the IMC */
drivers/i2c/busses/i2c-piix4.c:		/* Check the semaphore status */
drivers/i2c/busses/i2c-piix4.c:	/* Release the semaphore */
drivers/i2c/i2c-core.h:extern struct rw_semaphore	__i2c_board_lock;
drivers/infiniband/core/iwpm_util.h:	struct semaphore    sem;
drivers/infiniband/core/netlink.c:	struct rw_semaphore sem;
drivers/infiniband/core/user_mad.c:#include <linux/semaphore.h>
drivers/infiniband/core/user_mad.c:	struct semaphore       sm_sem;
drivers/infiniband/core/uverbs.h:	struct rw_semaphore	hw_destroy_rwsem;
drivers/infiniband/hw/bnxt_re/qplib_rcfw.h:	struct semaphore rcfw_inflight;
drivers/infiniband/hw/efa/efa_com.h:#include <linux/semaphore.h>
drivers/infiniband/hw/efa/efa_com.h:	struct semaphore avail_cmds;
drivers/infiniband/hw/erdma/erdma.h:	struct semaphore credits;
drivers/infiniband/hw/erdma/erdma_verbs.h:	struct rw_semaphore state_lock;
drivers/infiniband/hw/hns/hns_roce_device.h:	struct semaphore	poll_sem;
drivers/infiniband/hw/hns/hns_roce_device.h:	struct semaphore	event_sem;
drivers/infiniband/hw/mlx5/mlx5_ib.h:	struct semaphore	sem;
drivers/infiniband/hw/mthca/mthca_dev.h:#include <linux/semaphore.h>
drivers/infiniband/hw/mthca/mthca_dev.h:	struct semaphore 	  poll_sem;
drivers/infiniband/hw/mthca/mthca_dev.h:	struct semaphore 	  event_sem;
drivers/infiniband/hw/mthca/mthca_mcg.c: * Caller must hold MCG table semaphore.  gid and mgm parameters must
drivers/infiniband/hw/vmw_pvrdma/pvrdma.h:#include <linux/semaphore.h>
drivers/infiniband/hw/vmw_pvrdma/pvrdma.h:	struct semaphore cmd_sema;
drivers/infiniband/sw/siw/siw.h:	struct rw_semaphore state_lock;
drivers/infiniband/ulp/ipoib/ipoib.h:	struct rw_semaphore vlan_rwsem;
drivers/infiniband/ulp/isert/ib_isert.c:#include <linux/semaphore.h>
drivers/infiniband/ulp/isert/ib_isert.h:	struct semaphore	sem;
drivers/input/misc/hp_sdc_rtc.c:#include <linux/semaphore.h>
drivers/input/misc/hp_sdc_rtc.c:static struct semaphore i8042tregs;
drivers/input/misc/hp_sdc_rtc.c:	struct semaphore tsem;
drivers/input/misc/hp_sdc_rtc.c:	tseq[84] |= HP_SDC_ACT_SEMAPHORE;
drivers/input/misc/hp_sdc_rtc.c:	t.act.semaphore =	&tsem;
drivers/input/misc/hp_sdc_rtc.c:	tseq[t.endidx - 4] |= HP_SDC_ACT_SEMAPHORE; /* numreg assumed > 1 */
drivers/input/misc/hp_sdc_rtc.c:	t.act.semaphore =	&i8042tregs;
drivers/input/mouse/psmouse-base.c: * sysfs). We could use a per-device semaphore but since there
drivers/input/mouse/psmouse-base.c: * rarely more than one PS/2 mouse connected and since semaphore
drivers/input/serio/hil_mlc.c: *	termination or packet match, at which point a semaphore must
drivers/input/serio/hp_sdc.c:#include <linux/semaphore.h>
drivers/input/serio/hp_sdc.c:		if (curr->seq[curr->actidx] & HP_SDC_ACT_SEMAPHORE)
drivers/input/serio/hp_sdc.c:			if (curr->act.semaphore)
drivers/input/serio/hp_sdc.c:				up(curr->act.semaphore);
drivers/input/serio/hp_sdc.c:			if (tmp & HP_SDC_ACT_SEMAPHORE)
drivers/input/serio/hp_sdc.c:				if (curr->act.semaphore)
drivers/input/serio/hp_sdc.c:					up(curr->act.semaphore);
drivers/input/serio/hp_sdc.c:	if (act & HP_SDC_ACT_SEMAPHORE)
drivers/input/serio/hp_sdc.c:		up(curr->act.semaphore);
drivers/input/serio/hp_sdc.c:	struct semaphore s_sync;
drivers/input/serio/hp_sdc.c:	ts_sync[0]	= HP_SDC_ACT_DATAREG | HP_SDC_ACT_SEMAPHORE;
drivers/input/serio/hp_sdc.c:	t_sync.act.semaphore = &s_sync;
drivers/input/serio/hp_sdc.c:	struct semaphore tq_init_sem;
drivers/input/serio/hp_sdc.c:	tq_init.act.semaphore	= &tq_init_sem;
drivers/input/serio/hp_sdc.c:		HP_SDC_ACT_POSTCMD | HP_SDC_ACT_DATAIN | HP_SDC_ACT_SEMAPHORE;
drivers/input/serio/hp_sdc.c:			HP_SDC_ACT_DATAOUT | HP_SDC_ACT_SEMAPHORE;
drivers/input/serio/hp_sdc_mlc.c:#include <linux/semaphore.h>
drivers/input/serio/hp_sdc_mlc.c:	/* Try to down the semaphore */
drivers/input/serio/hp_sdc_mlc.c:	/* Try to down the semaphores -- they should be up. */
drivers/input/serio/hp_sdc_mlc.c:		if (priv->trans.act.semaphore != &mlc->csem)
drivers/input/serio/hp_sdc_mlc.c:	priv->trans.act.semaphore = &mlc->csem;
drivers/input/serio/hp_sdc_mlc.c:		HP_SDC_ACT_POSTCMD | HP_SDC_ACT_DATAIN | HP_SDC_ACT_SEMAPHORE;
drivers/input/serio/hp_sdc_mlc.c:	priv->trans.act.semaphore = &mlc->osem;
drivers/input/serio/hp_sdc_mlc.c:	/* Try to down the semaphore -- it should be up. */
drivers/input/serio/hp_sdc_mlc.c:	priv->trans.act.semaphore = &mlc->osem;
drivers/input/serio/hp_sdc_mlc.c:		HP_SDC_ACT_DATAREG | HP_SDC_ACT_POSTCMD | HP_SDC_ACT_SEMAPHORE;
drivers/input/serio/hp_sdc_mlc.c:	priv->trans.act.semaphore = &mlc->osem;
drivers/input/serio/hp_sdc_mlc.c:	  HP_SDC_ACT_PRECMD | HP_SDC_ACT_DATAOUT | HP_SDC_ACT_SEMAPHORE;
drivers/input/serio/hp_sdc_mlc.c:	hp_sdc_mlc_priv.trans.act.semaphore = &mlc->osem;
drivers/iommu/iommufd/iommufd_private.h:	struct rw_semaphore domains_rwsem;
drivers/iommu/iommufd/iommufd_private.h:	struct rw_semaphore iova_rwsem;
drivers/leds/leds-bd2802.c:	struct rw_semaphore		rwsem;
drivers/leds/leds.h:extern struct rw_semaphore leds_list_lock;
drivers/macintosh/adb.c:static DEFINE_SEMAPHORE(adb_probe_mutex, 1);
drivers/md/bcache/bcache.h:	struct semaphore	sb_write_mutex;
drivers/md/bcache/bcache.h:	struct rw_semaphore	writeback_lock;
drivers/md/bcache/bcache.h:	struct semaphore	in_flight;
drivers/md/bcache/bcache.h:	struct semaphore	sb_write_mutex;
drivers/md/bcache/bcache.h:	struct semaphore	moving_in_flight;
drivers/md/bcache/bcache.h:	struct semaphore	uuid_write_mutex;
drivers/md/bcache/btree.h:	struct rw_semaphore	lock;
drivers/md/bcache/btree.h:	struct semaphore	io_mutex;
drivers/md/bcache/writeback.c:			 * We've acquired a semaphore for the maximum
drivers/md/dm-bufio.c:		struct rw_semaphore lock;
drivers/md/dm-cache-metadata.c:	struct rw_semaphore root_lock;
drivers/md/dm-cache-target.c:	struct rw_semaphore quiesce_lock;
drivers/md/dm-cache-target.c:	struct rw_semaphore background_work_lock;
drivers/md/dm-clone-metadata.c:	struct rw_semaphore lock;
drivers/md/dm-core.h:	struct semaphore swap_bios_semaphore;
drivers/md/dm-core.h:	struct rw_semaphore devices_lock;
drivers/md/dm-region-hash.c:	struct semaphore recovery_count;
drivers/md/dm-snap.c:	struct rw_semaphore lock;
drivers/md/dm-snap.c:static struct rw_semaphore _origins_lock;
drivers/md/dm-thin-metadata.c:	struct rw_semaphore root_lock;
drivers/md/dm-thin.c:	struct rw_semaphore lock;
drivers/md/dm-vdo/indexer/sparse-cache.c:	struct semaphore lock;
drivers/md/dm-vdo/indexer/sparse-cache.c:	/* Semaphore for threads waiting at this barrier */
drivers/md/dm-vdo/indexer/sparse-cache.c:	struct semaphore wait;
drivers/md/dm-vdo/indexer/sparse-cache.c:static inline void __down(struct semaphore *semaphore)
drivers/md/dm-vdo/indexer/sparse-cache.c:	 * Do not use down(semaphore). Instead use down_interruptible so that
drivers/md/dm-vdo/indexer/sparse-cache.c:	while (down_interruptible(semaphore) != 0) {
drivers/md/dm-zoned-metadata.c:	struct rw_semaphore	mblk_sem;
drivers/md/dm-zoned-metadata.c: * Lock/unlock metadata access. This is a "read" lock on a semaphore
drivers/md/dm-zoned-metadata.c:	 * the write lock on the metadata semaphore to prevent target BIOs
drivers/md/dm.c:		up(&md->swap_bios_semaphore);
drivers/md/dm.c:		down(&md->swap_bios_semaphore);
drivers/md/dm.c:		up(&md->swap_bios_semaphore);
drivers/md/dm.c:		down(&md->swap_bios_semaphore);
drivers/md/dm.c:			up(&md->swap_bios_semaphore);
drivers/md/dm.c:	sema_init(&md->swap_bios_semaphore, md->swap_bios);
drivers/md/persistent-data/dm-block-manager.c: * This is a read/write semaphore with a couple of differences.
drivers/media/dvb-core/dvb_frontend.c:#include <linux/semaphore.h>
drivers/media/dvb-core/dvb_frontend.c:	struct semaphore sem;
drivers/media/dvb-frontends/bcm3510.c:/* not needed, we use a semaphore to prevent HAB races */
drivers/media/firewire/firedtv-ci.c:	/* Do we need a semaphore for this? */
drivers/media/pci/cx18/cx18-scb.h:	u32 semaphores[8];  /* Semaphores */
drivers/media/pci/ngene/ngene.h:	struct semaphore      pll_mutex;
drivers/media/platform/mediatek/vcodec/decoder/vdec_msg_queue.h:#include <linux/semaphore.h>
drivers/media/platform/ti/davinci/vpif_display.c:				 * done and unlock semaphore on it */
drivers/media/usb/em28xx/em28xx-dvb.c:	struct semaphore      pll_mutex;
drivers/media/usb/em28xx/em28xx-dvb.c:		/* FIXME: do we need a pll semaphore? */
drivers/media/usb/em28xx/em28xx-dvb.c:		/* FIXME: do we need a pll semaphore? */
drivers/memory/stm32-fmc2-ebi.c:	/* Pass-list with semaphore mode */
drivers/message/fusion/mptctl.c: *	mptctl_syscall_down - Down the MPT adapter syscall semaphore.
drivers/mfd/db8500-prcmu-regs.h:/* PRCMU HW semaphore */
drivers/mfd/db8500-prcmu.c:	/* Grab the HW semaphore. */
drivers/mfd/db8500-prcmu.c:	/* Release the HW semaphore. */
drivers/mfd/db8500-prcmu.c:	/* Grab the HW semaphore. */
drivers/mfd/db8500-prcmu.c:	/* Release the HW semaphore. */
drivers/mfd/db8500-prcmu.c:	/* Grab the HW semaphore. */
drivers/mfd/db8500-prcmu.c:	/* Release the HW semaphore. */
drivers/mfd/ucb1x00-ts.c: * (mainly so we can use semaphores in the UCB1200 core code
drivers/misc/cxl/cxl.h:#include <linux/semaphore.h>
drivers/misc/cxl/flash.c:#include <linux/semaphore.h>
drivers/misc/cxl/flash.c:static struct semaphore sem;
drivers/misc/cxl/flash.c:	/* Allows one process to open the device by using a semaphore */
drivers/misc/genwqe/card_base.h:#include <linux/semaphore.h>
drivers/misc/mei/mei_dev.h:	struct rw_semaphore me_clients_rwsem;
drivers/misc/ntsync.c: * Actually change the semaphore state, returning -EOVERFLOW if it is made
drivers/misc/sgi-gru/grutables.h:	struct rw_semaphore	bs_kgts_sema;		/* lock for kgts */
drivers/misc/vmw_balloon.c:	 * @conf_sem: semaphore to protect the configuration and the statistics.
drivers/misc/vmw_balloon.c:	struct rw_semaphore conf_sem;
drivers/misc/vmw_balloon.c:	 * Update the stats while holding the semaphore to ensure that
drivers/misc/vmw_balloon.c:	 * If the semaphore is taken, there is ongoing configuration change
drivers/mmc/host/cavium.h:#include <linux/semaphore.h>
drivers/mmc/host/cavium.h:	struct semaphore mmc_serializer;
drivers/mtd/nand/raw/brcmnand/brcmnand.c:	BRCMNAND_SEMAPHORE,
drivers/mtd/nand/raw/brcmnand/brcmnand.c:	[BRCMNAND_SEMAPHORE]		=  0x50,
drivers/mtd/nand/raw/brcmnand/brcmnand.c:	[BRCMNAND_SEMAPHORE]		=  0x58,
drivers/mtd/nand/raw/brcmnand/brcmnand.c:	[BRCMNAND_SEMAPHORE]		=  0x58,
drivers/mtd/nand/raw/brcmnand/brcmnand.c:	[BRCMNAND_SEMAPHORE]		= 0x150,
drivers/mtd/nand/raw/brcmnand/brcmnand.c:	[BRCMNAND_SEMAPHORE]		= 0x150,
drivers/mtd/nand/raw/brcmnand/brcmnand.c:	[BRCMNAND_SEMAPHORE]		= 0x150,
drivers/mtd/ubi/ubi.h:	struct rw_semaphore mutex;
drivers/mtd/ubi/ubi.h:	struct rw_semaphore fm_eba_sem;
drivers/mtd/ubi/ubi.h:	struct rw_semaphore fm_protect;
drivers/mtd/ubi/ubi.h:	struct rw_semaphore work_sem;
drivers/net/bonding/bond_main.c: * b. The operation is protected by the RTNL semaphore in the 8021q code,
drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_llh.c:				u32 semaphore)
drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_llh.c:	aq_hw_write_reg(aq_hw, HW_ATL_GLB_CPU_SEM_ADR(semaphore), glb_cpu_sem);
drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_llh.c:u32 hw_atl_reg_glb_cpu_sem_get(struct aq_hw_s *aq_hw, u32 semaphore)
drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_llh.c:	return aq_hw_read_reg(aq_hw, HW_ATL_GLB_CPU_SEM_ADR(semaphore));
drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_llh.h:/* set global microprocessor semaphore */
drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_llh.h:				u32 semaphore);
drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_llh.h:/* get global microprocessor semaphore */
drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_llh.h:u32 hw_atl_reg_glb_cpu_sem_get(struct aq_hw_s *aq_hw, u32 semaphore);
drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_llh.h:/* get global microprocessor ram semaphore */
drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_llh.h:/* get global microprocessor mdio semaphore */
drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_llh_internal.h:/* global microprocessor semaphore  definitions
drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_llh_internal.h: * parameter: semaphore {s} | stride size 0x4 | range [0, 15]
drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_llh_internal.h:#define HW_ATL_GLB_CPU_SEM_ADR(semaphore)  (0x000003a0u + (semaphore) * 0x4)
drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_utils.c:		/* Acquire 2 semaphores before issuing reset for FW 4.x */
drivers/net/ethernet/broadcom/bnx2x/bnx2x.h:	struct semaphore	stats_lock;
drivers/net/ethernet/broadcom/bnx2x/bnx2x_main.c:#include <linux/semaphore.h>
drivers/net/ethernet/broadcom/bnx2x/bnx2x_main.c:static DEFINE_SEMAPHORE(bnx2x_prev_sem, 1);
drivers/net/ethernet/brocade/bna/bfa_defs.h:	BFA_IOC_SEMWAIT		= 3,	/*!< Waiting for IOC h/w semaphore */
drivers/net/ethernet/brocade/bna/bfa_ioc.c:	IOCPF_E_SEMLOCKED	= 10,   /*!< h/w semaphore is locked	*/
drivers/net/ethernet/brocade/bna/bfa_ioc.c:	BFA_IOCPF_SEMWAIT	= 2,	/*!< Waiting for IOC h/w semaphore */
drivers/net/ethernet/brocade/bna/bfa_ioc.c: * Semaphore is acquired.
drivers/net/ethernet/brocade/bna/bfa_ioc.c:/* Semaphore should be acquired for version check. */
drivers/net/ethernet/brocade/bna/bfa_ioc.c:/* Semaphore should be acquired for version check. */
drivers/net/ethernet/brocade/bna/bfa_ioc.c:/* Awaiting h/w semaphore to continue with version check. */
drivers/net/ethernet/brocade/bna/bfa_ioc.c:/* Request for semaphore. */
drivers/net/ethernet/brocade/bna/bfa_ioc.c:/* Awaiting semaphore for h/w initialzation. */
drivers/net/ethernet/brocade/bna/bfa_ioc.c: * Holding hardware semaphore lock.
drivers/net/ethernet/brocade/bna/bfa_ioc.c: * Semaphore is acquired.
drivers/net/ethernet/brocade/bna/bfa_ioc.c:	/* Spin on init semaphore to serialize. */
drivers/net/ethernet/brocade/bna/bfa_ioc.c:	 * Try to lock and then unlock the semaphore.
drivers/net/ethernet/brocade/bna/bfa_ioc.c:	/* Unlock init semaphore */
drivers/net/ethernet/brocade/bna/bfa_ioc.c:	 * First read to the semaphore register will return 0, subsequent reads
drivers/net/ethernet/brocade/bna/bfa_ioc.c:	 * will return 1. Semaphore is released by writing 1 to the register
drivers/net/ethernet/brocade/bna/bfa_ioc.c:	 *  Hold semaphore to serialize pll init and fwtrc.
drivers/net/ethernet/brocade/bna/bfa_ioc.c:	 * release semaphore
drivers/net/ethernet/brocade/bna/bfa_ioc.c:	 *  Hold semaphore so that nobody can access the chip during init.
drivers/net/ethernet/brocade/bna/bfa_ioc.c:	 *  release semaphore.
drivers/net/ethernet/brocade/bna/bfa_ioc_ct.c:	 * IOC semaphore registers and serialization
drivers/net/ethernet/brocade/bna/bfa_ioc_ct.c:	 * IOC semaphore registers and serialization
drivers/net/ethernet/brocade/bna/bfa_ioc_ct.c:/* Cleanup hw semaphore and usecnt registers */
drivers/net/ethernet/brocade/bna/bfa_ioc_ct.c:	 * semaphore (in bfa_iocpf_sm_semwait()).
drivers/net/ethernet/brocade/bna/bfi_reg.h: * Name semaphore registers based on usage
drivers/net/ethernet/brocade/bna/bfi_reg.h: * CT2 semaphore register locations changed
drivers/net/ethernet/chelsio/cxgb4vf/cxgb4vf_main.c:	 * issue an FLR because of a self- deadlock on the device semaphore.
drivers/net/ethernet/emulex/benet/be.h: * SLIPORT_SEMAPHORE register. At the end of this duration, the Firmware
drivers/net/ethernet/emulex/benet/be.h: * guarantees that the SLIPORT_SEMAPHORE register is updated to indicate
drivers/net/ethernet/emulex/benet/be.h:					 * of SLIPORT_SEMAPHORE reg
drivers/net/ethernet/emulex/benet/be_cmds.c:		sem  = ioread32(adapter->csr + SLIPORT_SEMAPHORE_OFFSET_BEx);
drivers/net/ethernet/emulex/benet/be_cmds.c:				      SLIPORT_SEMAPHORE_OFFSET_SH, &sem);
drivers/net/ethernet/emulex/benet/be_hw.h:#define SLIPORT_SEMAPHORE_OFFSET_BEx		0xac  /* CSR BAR offset */
drivers/net/ethernet/emulex/benet/be_hw.h:#define SLIPORT_SEMAPHORE_OFFSET_SH		0x94  /* PCI-CFG offset */
drivers/net/ethernet/emulex/benet/be_main.c:		 * SLIPORT_SEMAPHORE to determine if recovery criteria is met.
drivers/net/ethernet/freescale/fman/fman.c:	u32 fmdmsefrc;	/* FM DMA Semaphore Entry Full Reject Cntr 0x48 */
drivers/net/ethernet/freescale/fman/fman.c:	u32 fmdmsqfrc;	/* FM DMA Semaphore Queue Full Reject Cntr 0x4c */
drivers/net/ethernet/freescale/fman/fman.c:	u32 fmdmssrc;	/* FM DMA Semaphore SYNC Reject Counter 0x50 */
drivers/net/ethernet/hisilicon/hns3/hns3pf/hclge_main.h:	struct semaphore reset_sem;	/* protect reset process */
drivers/net/ethernet/hisilicon/hns3/hns3vf/hclgevf_main.h:	struct semaphore reset_sem;	/* protect reset process */
drivers/net/ethernet/huawei/hinic/hinic_dev.h:#include <linux/semaphore.h>
drivers/net/ethernet/huawei/hinic/hinic_dev.h:	struct semaphore                mgmt_lock;
drivers/net/ethernet/huawei/hinic/hinic_hw_api_cmd.c:#include <linux/semaphore.h>
drivers/net/ethernet/huawei/hinic/hinic_hw_api_cmd.h:#include <linux/semaphore.h>
drivers/net/ethernet/huawei/hinic/hinic_hw_api_cmd.h:	struct semaphore                sem;
drivers/net/ethernet/huawei/hinic/hinic_hw_io.c:#include <linux/semaphore.h>
drivers/net/ethernet/huawei/hinic/hinic_hw_io.h:#include <linux/semaphore.h>
drivers/net/ethernet/huawei/hinic/hinic_hw_io.h:	struct semaphore        idx_lock;
drivers/net/ethernet/huawei/hinic/hinic_hw_mbox.c:#include <linux/semaphore.h>
drivers/net/ethernet/huawei/hinic/hinic_hw_mbox.h:	struct semaphore	mbox_send_sem;
drivers/net/ethernet/huawei/hinic/hinic_hw_mbox.h:	struct semaphore	msg_send_sem;
drivers/net/ethernet/huawei/hinic/hinic_hw_mgmt.c:#include <linux/semaphore.h>
drivers/net/ethernet/huawei/hinic/hinic_hw_mgmt.h:#include <linux/semaphore.h>
drivers/net/ethernet/huawei/hinic/hinic_hw_mgmt.h:	struct semaphore                sync_msg_lock;
drivers/net/ethernet/huawei/hinic/hinic_hw_wq.c:#include <linux/semaphore.h>
drivers/net/ethernet/huawei/hinic/hinic_hw_wq.h:#include <linux/semaphore.h>
drivers/net/ethernet/huawei/hinic/hinic_hw_wq.h:	struct semaphore        alloc_blocks_lock;
drivers/net/ethernet/huawei/hinic/hinic_main.c:#include <linux/semaphore.h>
drivers/net/ethernet/ibm/emac/core.c:/* Process ctx, rtnl_lock semaphore */
drivers/net/ethernet/ibm/emac/core.c:/* Process ctx, rtnl_lock semaphore */
drivers/net/ethernet/ibm/emac/core.c:/* Process ctx, rtnl_lock semaphore */
drivers/net/ethernet/intel/e1000/e1000_hw.h:#define E1000_SWSM      0x05B50	/* SW Semaphore */
drivers/net/ethernet/intel/e1000/e1000_hw.h:#define E1000_FWSM      0x05B54	/* FW Semaphore */
drivers/net/ethernet/intel/e1000/e1000_hw.h:	u32 eeprom_semaphore_present;
drivers/net/ethernet/intel/e1000/e1000_hw.h:/* SW Semaphore Register */
drivers/net/ethernet/intel/e1000/e1000_hw.h:#define E1000_SWSM_SMBI         0x00000001	/* Driver Semaphore bit */
drivers/net/ethernet/intel/e1000/e1000_hw.h:#define E1000_SWSM_SWESMBI      0x00000002	/* FW Semaphore bit */
drivers/net/ethernet/intel/e1000/e1000_hw.h:/* FW Semaphore Register */
drivers/net/ethernet/intel/e1000e/80003es2lan.c: *  Acquire the semaphore to access the Kumeran interface.
drivers/net/ethernet/intel/e1000e/80003es2lan.c: *  Release the semaphore used to access the Kumeran interface
drivers/net/ethernet/intel/e1000e/80003es2lan.c: *  Acquire the semaphore to access the EEPROM.
drivers/net/ethernet/intel/e1000e/80003es2lan.c: *  Release the semaphore used to access the EEPROM.
drivers/net/ethernet/intel/e1000e/80003es2lan.c: *  e1000_acquire_swfw_sync_80003es2lan - Acquire SW/FW semaphore
drivers/net/ethernet/intel/e1000e/80003es2lan.c: *  @mask: specifies which semaphore to acquire
drivers/net/ethernet/intel/e1000e/80003es2lan.c: *  Acquire the SW/FW semaphore to access the PHY or NVM.  The mask
drivers/net/ethernet/intel/e1000e/80003es2lan.c:		if (e1000e_get_hw_semaphore(hw))
drivers/net/ethernet/intel/e1000e/80003es2lan.c:		e1000e_put_hw_semaphore(hw);
drivers/net/ethernet/intel/e1000e/80003es2lan.c:	e1000e_put_hw_semaphore(hw);
drivers/net/ethernet/intel/e1000e/80003es2lan.c: *  e1000_release_swfw_sync_80003es2lan - Release SW/FW semaphore
drivers/net/ethernet/intel/e1000e/80003es2lan.c: *  @mask: specifies which semaphore to acquire
drivers/net/ethernet/intel/e1000e/80003es2lan.c: *  Release the SW/FW semaphore used to access the PHY or NVM.  The mask
drivers/net/ethernet/intel/e1000e/80003es2lan.c:	while (e1000e_get_hw_semaphore(hw) != 0)
drivers/net/ethernet/intel/e1000e/80003es2lan.c:	e1000e_put_hw_semaphore(hw);
drivers/net/ethernet/intel/e1000e/80003es2lan.c: *  Acquire semaphore, then read the PHY register at offset
drivers/net/ethernet/intel/e1000e/80003es2lan.c: *  Release the semaphore before exiting.
drivers/net/ethernet/intel/e1000e/80003es2lan.c: *  Acquire semaphore, then write the data to PHY register
drivers/net/ethernet/intel/e1000e/80003es2lan.c: *  at the offset using the kumeran interface.  Release semaphore
drivers/net/ethernet/intel/e1000e/82571.c:static void e1000_put_hw_semaphore_82571(struct e1000_hw *hw);
drivers/net/ethernet/intel/e1000e/82571.c:static void e1000_put_hw_semaphore_82573(struct e1000_hw *hw);
drivers/net/ethernet/intel/e1000e/82571.c:static s32 e1000_get_hw_semaphore_82574(struct e1000_hw *hw);
drivers/net/ethernet/intel/e1000e/82571.c:static void e1000_put_hw_semaphore_82574(struct e1000_hw *hw);
drivers/net/ethernet/intel/e1000e/82571.c:		phy->ops.acquire = e1000_get_hw_semaphore_82574;
drivers/net/ethernet/intel/e1000e/82571.c:		phy->ops.release = e1000_put_hw_semaphore_82574;
drivers/net/ethernet/intel/e1000e/82571.c:		nvm->ops.acquire = e1000_get_hw_semaphore_82574;
drivers/net/ethernet/intel/e1000e/82571.c:		nvm->ops.release = e1000_put_hw_semaphore_82574;
drivers/net/ethernet/intel/e1000e/82571.c: *  e1000_get_hw_semaphore_82571 - Acquire hardware semaphore
drivers/net/ethernet/intel/e1000e/82571.c: *  Acquire the HW semaphore to access the PHY or NVM
drivers/net/ethernet/intel/e1000e/82571.c:static s32 e1000_get_hw_semaphore_82571(struct e1000_hw *hw)
drivers/net/ethernet/intel/e1000e/82571.c:	 * the inter-port SMBI semaphore, there is old code
drivers/net/ethernet/intel/e1000e/82571.c:	 * we try for the semaphore to interwork with this
drivers/net/ethernet/intel/e1000e/82571.c:	/* Get the SW semaphore */
drivers/net/ethernet/intel/e1000e/82571.c:	/* Get the FW semaphore. */
drivers/net/ethernet/intel/e1000e/82571.c:		/* Semaphore acquired if bit latched */
drivers/net/ethernet/intel/e1000e/82571.c:		/* Release semaphores */
drivers/net/ethernet/intel/e1000e/82571.c:		e1000_put_hw_semaphore_82571(hw);
drivers/net/ethernet/intel/e1000e/82571.c: *  e1000_put_hw_semaphore_82571 - Release hardware semaphore
drivers/net/ethernet/intel/e1000e/82571.c: *  Release hardware semaphore used to access the PHY or NVM
drivers/net/ethernet/intel/e1000e/82571.c:static void e1000_put_hw_semaphore_82571(struct e1000_hw *hw)
drivers/net/ethernet/intel/e1000e/82571.c: *  e1000_get_hw_semaphore_82573 - Acquire hardware semaphore
drivers/net/ethernet/intel/e1000e/82571.c: *  Acquire the HW semaphore during reset.
drivers/net/ethernet/intel/e1000e/82571.c:static s32 e1000_get_hw_semaphore_82573(struct e1000_hw *hw)
drivers/net/ethernet/intel/e1000e/82571.c:		/* Release semaphores */
drivers/net/ethernet/intel/e1000e/82571.c:		e1000_put_hw_semaphore_82573(hw);
drivers/net/ethernet/intel/e1000e/82571.c: *  e1000_put_hw_semaphore_82573 - Release hardware semaphore
drivers/net/ethernet/intel/e1000e/82571.c: *  Release hardware semaphore used during reset.
drivers/net/ethernet/intel/e1000e/82571.c:static void e1000_put_hw_semaphore_82573(struct e1000_hw *hw)
drivers/net/ethernet/intel/e1000e/82571.c: *  e1000_get_hw_semaphore_82574 - Acquire hardware semaphore
drivers/net/ethernet/intel/e1000e/82571.c: *  Acquire the HW semaphore to access the PHY or NVM.
drivers/net/ethernet/intel/e1000e/82571.c:static s32 e1000_get_hw_semaphore_82574(struct e1000_hw *hw)
drivers/net/ethernet/intel/e1000e/82571.c:	ret_val = e1000_get_hw_semaphore_82573(hw);
drivers/net/ethernet/intel/e1000e/82571.c: *  e1000_put_hw_semaphore_82574 - Release hardware semaphore
drivers/net/ethernet/intel/e1000e/82571.c: *  Release hardware semaphore used to access the PHY or NVM
drivers/net/ethernet/intel/e1000e/82571.c:static void e1000_put_hw_semaphore_82574(struct e1000_hw *hw)
drivers/net/ethernet/intel/e1000e/82571.c:	e1000_put_hw_semaphore_82573(hw);
drivers/net/ethernet/intel/e1000e/82571.c: *  To gain access to the EEPROM, first we must obtain a hardware semaphore.
drivers/net/ethernet/intel/e1000e/82571.c: *  hardware semaphore.
drivers/net/ethernet/intel/e1000e/82571.c:	ret_val = e1000_get_hw_semaphore_82571(hw);
drivers/net/ethernet/intel/e1000e/82571.c:		e1000_put_hw_semaphore_82571(hw);
drivers/net/ethernet/intel/e1000e/82571.c:	e1000_put_hw_semaphore_82571(hw);
drivers/net/ethernet/intel/e1000e/82571.c:		ret_val = e1000_get_hw_semaphore_82573(hw);
drivers/net/ethernet/intel/e1000e/82571.c:		ret_val = e1000_get_hw_semaphore_82574(hw);
drivers/net/ethernet/intel/e1000e/82571.c:		/* Release mutex only if the hw semaphore is acquired */
drivers/net/ethernet/intel/e1000e/82571.c:			e1000_put_hw_semaphore_82573(hw);
drivers/net/ethernet/intel/e1000e/82571.c:		/* Release mutex only if the hw semaphore is acquired */
drivers/net/ethernet/intel/e1000e/82571.c:			e1000_put_hw_semaphore_82574(hw);
drivers/net/ethernet/intel/e1000e/82571.c:	.acquire		= e1000_get_hw_semaphore_82571,
drivers/net/ethernet/intel/e1000e/82571.c:	.release		= e1000_put_hw_semaphore_82571,
drivers/net/ethernet/intel/e1000e/82571.c:	.acquire		= e1000_get_hw_semaphore_82571,
drivers/net/ethernet/intel/e1000e/82571.c:	.release		= e1000_put_hw_semaphore_82571,
drivers/net/ethernet/intel/e1000e/82571.c:	.acquire		= e1000_get_hw_semaphore_82571,
drivers/net/ethernet/intel/e1000e/82571.c:	.release		= e1000_put_hw_semaphore_82571,
drivers/net/ethernet/intel/e1000e/defines.h:/* SW Semaphore Register */
drivers/net/ethernet/intel/e1000e/defines.h:#define E1000_SWSM_SMBI         0x00000001 /* Driver Semaphore bit */
drivers/net/ethernet/intel/e1000e/defines.h:#define E1000_SWSM_SWESMBI      0x00000002 /* FW Semaphore bit */
drivers/net/ethernet/intel/e1000e/defines.h:#define E1000_SWSM2_LOCK        0x00000002 /* Secondary driver semaphore bit */
drivers/net/ethernet/intel/e1000e/ich8lan.c: *  Assumes the sw/fw/hw semaphore is already acquired.
drivers/net/ethernet/intel/e1000e/ich8lan.c: *  This helper function assumes the SW/FW/HW Semaphore is already acquired.
drivers/net/ethernet/intel/e1000e/ich8lan.c: *  Assumes the SW/FW/HW Semaphore is already acquired.
drivers/net/ethernet/intel/e1000e/ich8lan.c: *  Assumes the SW/FW/HW Semaphore is already acquired.
drivers/net/ethernet/intel/e1000e/ich8lan.c: *  Force the MAC and the PHY to SMBUS mode. Assumes semaphore already
drivers/net/ethernet/intel/e1000e/ich8lan.c:		e_dbg("Failed to acquire the semaphore, FW or HW has it: FWSM=0x%8.8x EXTCNF_CTRL=0x%8.8x)\n",
drivers/net/ethernet/intel/e1000e/ich8lan.c:		e_dbg("Semaphore unexpectedly released by sw/fw/hw\n");
drivers/net/ethernet/intel/e1000e/ich8lan.c: *  Assumes semaphore already acquired.
drivers/net/ethernet/intel/e1000e/ich8lan.c: *  Assumes semaphore already acquired.
drivers/net/ethernet/intel/e1000e/ich8lan.h:#define SW_FLAG_TIMEOUT		1000	/* SW Semaphore flag timeout in ms */
drivers/net/ethernet/intel/e1000e/mac.c: *  e1000e_get_hw_semaphore - Acquire hardware semaphore
drivers/net/ethernet/intel/e1000e/mac.c: *  Acquire the HW semaphore to access the PHY or NVM
drivers/net/ethernet/intel/e1000e/mac.c:s32 e1000e_get_hw_semaphore(struct e1000_hw *hw)
drivers/net/ethernet/intel/e1000e/mac.c:	/* Get the SW semaphore */
drivers/net/ethernet/intel/e1000e/mac.c:	/* Get the FW semaphore. */
drivers/net/ethernet/intel/e1000e/mac.c:		/* Semaphore acquired if bit latched */
drivers/net/ethernet/intel/e1000e/mac.c:		/* Release semaphores */
drivers/net/ethernet/intel/e1000e/mac.c:		e1000e_put_hw_semaphore(hw);
drivers/net/ethernet/intel/e1000e/mac.c: *  e1000e_put_hw_semaphore - Release hardware semaphore
drivers/net/ethernet/intel/e1000e/mac.c: *  Release hardware semaphore used to access the PHY or NVM
drivers/net/ethernet/intel/e1000e/mac.c:void e1000e_put_hw_semaphore(struct e1000_hw *hw)
drivers/net/ethernet/intel/e1000e/mac.h:s32 e1000e_get_hw_semaphore(struct e1000_hw *hw);
drivers/net/ethernet/intel/e1000e/mac.h:void e1000e_put_hw_semaphore(struct e1000_hw *hw);
drivers/net/ethernet/intel/e1000e/manage.c: *  Reads the firmware semaphore register and returns true (>0) if
drivers/net/ethernet/intel/e1000e/netdev.c: * semaphore to read the phy, which we could msleep while
drivers/net/ethernet/intel/e1000e/phy.c: *  Acquires semaphore, if necessary, then reads the PHY register at offset
drivers/net/ethernet/intel/e1000e/phy.c: *  semaphores before exiting.
drivers/net/ethernet/intel/e1000e/phy.c: *  Acquires semaphore, if necessary, then writes the data to PHY register
drivers/net/ethernet/intel/e1000e/phy.c: *  at the offset.  Release any acquired semaphores before exiting.
drivers/net/ethernet/intel/e1000e/phy.c: *  Sets PHY page required for PHY register access.  Assumes semaphore is
drivers/net/ethernet/intel/e1000e/phy.c: *  @locked: semaphore has already been acquired or not
drivers/net/ethernet/intel/e1000e/phy.c: *  Acquires semaphore, if necessary, then reads the PHY register at offset
drivers/net/ethernet/intel/e1000e/phy.c: *  semaphores before exiting.
drivers/net/ethernet/intel/e1000e/phy.c: *  Acquires semaphore then reads the PHY register at offset and stores the
drivers/net/ethernet/intel/e1000e/phy.c: *  Release the acquired semaphore before exiting.
drivers/net/ethernet/intel/e1000e/phy.c: *  in data.  Assumes semaphore already acquired.
drivers/net/ethernet/intel/e1000e/phy.c: *  @locked: semaphore has already been acquired or not
drivers/net/ethernet/intel/e1000e/phy.c: *  Acquires semaphore, if necessary, then writes the data to PHY register
drivers/net/ethernet/intel/e1000e/phy.c: *  at the offset.  Release any acquired semaphores before exiting.
drivers/net/ethernet/intel/e1000e/phy.c: *  Acquires semaphore then writes the data to PHY register
drivers/net/ethernet/intel/e1000e/phy.c: *  at the offset.  Release any acquired semaphores before exiting.
drivers/net/ethernet/intel/e1000e/phy.c: *  Assumes semaphore already acquired.
drivers/net/ethernet/intel/e1000e/phy.c: *  @locked: semaphore has already been acquired or not
drivers/net/ethernet/intel/e1000e/phy.c: *  Acquires semaphore, if necessary.  Then reads the PHY register at offset
drivers/net/ethernet/intel/e1000e/phy.c: *  Release any acquired semaphores before exiting.
drivers/net/ethernet/intel/e1000e/phy.c: *  Acquires semaphore then reads the PHY register at offset using the
drivers/net/ethernet/intel/e1000e/phy.c: *  Release the acquired semaphore before exiting.
drivers/net/ethernet/intel/e1000e/phy.c: *  Assumes semaphore already acquired.
drivers/net/ethernet/intel/e1000e/phy.c: *  @locked: semaphore has already been acquired or not
drivers/net/ethernet/intel/e1000e/phy.c: *  Acquires semaphore, if necessary.  Then write the data to PHY register
drivers/net/ethernet/intel/e1000e/phy.c: *  at the offset using the kumeran interface.  Release any acquired semaphores
drivers/net/ethernet/intel/e1000e/phy.c: *  Acquires semaphore then writes the data to the PHY register at the offset
drivers/net/ethernet/intel/e1000e/phy.c: *  using the kumeran interface.  Release the acquired semaphore before exiting.
drivers/net/ethernet/intel/e1000e/phy.c: *  Assumes semaphore already acquired.
drivers/net/ethernet/intel/e1000e/phy.c: *  semaphore (if necessary) and read/set/write the device control reset
drivers/net/ethernet/intel/e1000e/phy.c: *  reset and release the semaphore (if necessary).
drivers/net/ethernet/intel/e1000e/phy.c: *  Acquires semaphore, if necessary, then writes the data to PHY register
drivers/net/ethernet/intel/e1000e/phy.c: *  at the offset.  Release any acquired semaphores before exiting.
drivers/net/ethernet/intel/e1000e/phy.c: *  Acquires semaphore, if necessary, then reads the PHY register at offset
drivers/net/ethernet/intel/e1000e/phy.c: *  semaphores before exiting.
drivers/net/ethernet/intel/e1000e/phy.c: *  Acquires semaphore, if necessary, then reads the PHY register at offset
drivers/net/ethernet/intel/e1000e/phy.c: *  semaphores before exiting.
drivers/net/ethernet/intel/e1000e/phy.c: *  Acquires semaphore, if necessary, then writes the data to PHY register
drivers/net/ethernet/intel/e1000e/phy.c: *  at the offset.  Release any acquired semaphores before exiting.
drivers/net/ethernet/intel/e1000e/phy.c: *  Assumes semaphore already acquired and phy_reg points to a valid memory
drivers/net/ethernet/intel/e1000e/phy.c: *  Assumes semaphore already acquired and *phy_reg is the contents of the
drivers/net/ethernet/intel/e1000e/phy.c: *  Assumes semaphore is already acquired.  When page_set==true, assumes
drivers/net/ethernet/intel/e1000e/phy.c: *  @locked: semaphore has already been acquired or not
drivers/net/ethernet/intel/e1000e/phy.c: *  Acquires semaphore, if necessary, then reads the PHY register at offset
drivers/net/ethernet/intel/e1000e/phy.c: *  semaphore before exiting.
drivers/net/ethernet/intel/e1000e/phy.c: *  Acquires semaphore then reads the PHY register at offset and stores
drivers/net/ethernet/intel/e1000e/phy.c: *  the retrieved information in data.  Release the acquired semaphore
drivers/net/ethernet/intel/e1000e/phy.c: *  in data.  Assumes semaphore already acquired.
drivers/net/ethernet/intel/e1000e/phy.c: *  in data.  Assumes semaphore already acquired and page already set.
drivers/net/ethernet/intel/e1000e/phy.c: *  @locked: semaphore has already been acquired or not
drivers/net/ethernet/intel/e1000e/phy.c: *  Acquires semaphore, if necessary, then writes the data to PHY register
drivers/net/ethernet/intel/e1000e/phy.c: *  at the offset.  Release any acquired semaphores before exiting.
drivers/net/ethernet/intel/e1000e/phy.c: *  Acquires semaphore then writes the data to PHY register at the offset.
drivers/net/ethernet/intel/e1000e/phy.c: *  Release the acquired semaphores before exiting.
drivers/net/ethernet/intel/e1000e/phy.c: *  Writes the data to PHY register at the offset.  Assumes semaphore
drivers/net/ethernet/intel/e1000e/phy.c: *  Writes the data to PHY register at the offset.  Assumes semaphore
drivers/net/ethernet/intel/e1000e/phy.c: *  in data.  Assumes semaphore already acquired.  Note that the procedure
drivers/net/ethernet/intel/e1000e/regs.h:#define E1000_SWSM	0x05B50	/* SW Semaphore */
drivers/net/ethernet/intel/e1000e/regs.h:#define E1000_FWSM	0x05B54	/* FW Semaphore */
drivers/net/ethernet/intel/e1000e/regs.h:#define E1000_EXFWSM	0x05B58	/* Extended FW Semaphore */
drivers/net/ethernet/intel/e1000e/regs.h:/* Driver-only SW semaphore (not used by BOOT agents) */
drivers/net/ethernet/intel/i40e/i40e_nvm.c:	hw->nvm.hw_semaphore_timeout = I40E_MS_TO_GTIME(time_left) + gtime;
drivers/net/ethernet/intel/i40e/i40e_nvm.c:				hw->nvm.hw_semaphore_timeout =
drivers/net/ethernet/intel/i40e/i40e_nvm.c:			hw->nvm.hw_semaphore_timeout = 0;
drivers/net/ethernet/intel/i40e/i40e_nvm.c:	 * than the default 3 minute timeout on the write semaphore.  If
drivers/net/ethernet/intel/i40e/i40e_nvm.c:	 * so here we try to reacquire the semaphore then retry the write.
drivers/net/ethernet/intel/i40e/i40e_nvm.c:		if (gtime >= hw->nvm.hw_semaphore_timeout) {
drivers/net/ethernet/intel/i40e/i40e_nvm.c:				   "NVMUPD: write semaphore expired (%d >= %lld), retrying\n",
drivers/net/ethernet/intel/i40e/i40e_nvm.c:				   gtime, hw->nvm.hw_semaphore_timeout);
drivers/net/ethernet/intel/i40e/i40e_nvm.c:					   "NVMUPD: write semaphore reacquire failed aq_err = %d\n",
drivers/net/ethernet/intel/i40e/i40e_type.h:	u64 hw_semaphore_timeout; /* usec global time (GTIME resolution) */
drivers/net/ethernet/intel/ice/devlink/devlink.c:			NL_SET_ERR_MSG_MOD(extack, "Failed to acquire NVM semaphore");
drivers/net/ethernet/intel/ice/devlink/devlink.c:		NL_SET_ERR_MSG_MOD(extack, "Failed to acquire NVM semaphore");
drivers/net/ethernet/intel/ice/devlink/devlink_port.c:		NL_SET_ERR_MSG_MOD(extack, "Failed to acquire NVM semaphore");
drivers/net/ethernet/intel/ice/ice_ptp.c:		dev_err(dev, "PTP failed to acquire semaphore in adjtime\n");
drivers/net/ethernet/intel/ice/ice_ptp_hw.c: * * %-EBUSY- failed to acquire PTP semaphore
drivers/net/ethernet/intel/ice/ice_ptp_hw.c:		ice_debug(hw, ICE_DBG_PTP, "Failed to acquire PTP semaphore\n");
drivers/net/ethernet/intel/ice/ice_ptp_hw.c:		ice_debug(hw, ICE_DBG_PTP, "Failed to acquire PTP semaphore\n");
drivers/net/ethernet/intel/ice/ice_ptp_hw.c: * ice_ptp_lock - Acquire PTP global semaphore register lock
drivers/net/ethernet/intel/ice/ice_ptp_hw.c: * Acquire the global PTP hardware semaphore lock. Returns true if the lock
drivers/net/ethernet/intel/ice/ice_ptp_hw.c: * ice_ptp_unlock - Release PTP global semaphore register lock
drivers/net/ethernet/intel/ice/ice_ptp_hw.c: * Release the global PTP hardware semaphore lock. This is done by writing to
drivers/net/ethernet/intel/ice/ice_ptp_hw.c: * ice_ptp_write_incval_locked - Program new incval while holding semaphore
drivers/net/ethernet/intel/ice/ice_ptp_hw.c: * Program a new PHC incval while holding the PTP semaphore.
drivers/net/ethernet/intel/igb/e1000_82575.c:	/* Allow a single clear of the SW semaphore on I210 and newer */
drivers/net/ethernet/intel/igb/e1000_82575.c:		dev_spec->clear_semaphore_once = true;
drivers/net/ethernet/intel/igb/e1000_82575.c: *  Acquire the necessary semaphores for exclusive access to the EEPROM.
drivers/net/ethernet/intel/igb/e1000_82575.c: *  then release the semaphores acquired.
drivers/net/ethernet/intel/igb/e1000_82575.c: *  igb_acquire_swfw_sync_82575 - Acquire SW/FW semaphore
drivers/net/ethernet/intel/igb/e1000_82575.c: *  @mask: specifies which semaphore to acquire
drivers/net/ethernet/intel/igb/e1000_82575.c: *  Acquire the SW/FW semaphore to access the PHY or NVM.  The mask
drivers/net/ethernet/intel/igb/e1000_82575.c:		if (igb_get_hw_semaphore(hw)) {
drivers/net/ethernet/intel/igb/e1000_82575.c:		igb_put_hw_semaphore(hw);
drivers/net/ethernet/intel/igb/e1000_82575.c:	igb_put_hw_semaphore(hw);
drivers/net/ethernet/intel/igb/e1000_82575.c: *  igb_release_swfw_sync_82575 - Release SW/FW semaphore
drivers/net/ethernet/intel/igb/e1000_82575.c: *  @mask: specifies which semaphore to acquire
drivers/net/ethernet/intel/igb/e1000_82575.c: *  Release the SW/FW semaphore used to access the PHY or NVM.  The mask
drivers/net/ethernet/intel/igb/e1000_82575.c:	while (igb_get_hw_semaphore(hw) != 0)
drivers/net/ethernet/intel/igb/e1000_82575.c:	igb_put_hw_semaphore(hw);
drivers/net/ethernet/intel/igb/e1000_82575.c:	/* Release semaphore */
drivers/net/ethernet/intel/igb/e1000_defines.h:/* SW Semaphore Register */
drivers/net/ethernet/intel/igb/e1000_defines.h:#define E1000_SWSM_SMBI         0x00000001 /* Driver Semaphore bit */
drivers/net/ethernet/intel/igb/e1000_defines.h:#define E1000_SWSM_SWESMBI      0x00000002 /* FW Semaphore bit */
drivers/net/ethernet/intel/igb/e1000_hw.h:	bool clear_semaphore_once;
drivers/net/ethernet/intel/igb/e1000_i210.c: * igb_get_hw_semaphore_i210 - Acquire hardware semaphore
drivers/net/ethernet/intel/igb/e1000_i210.c: *  Acquire the HW semaphore to access the PHY or NVM
drivers/net/ethernet/intel/igb/e1000_i210.c:static s32 igb_get_hw_semaphore_i210(struct e1000_hw *hw)
drivers/net/ethernet/intel/igb/e1000_i210.c:	/* Get the SW semaphore */
drivers/net/ethernet/intel/igb/e1000_i210.c:		/* In rare circumstances, the SW semaphore may already be held
drivers/net/ethernet/intel/igb/e1000_i210.c:		 * unintentionally. Clear the semaphore once before giving up.
drivers/net/ethernet/intel/igb/e1000_i210.c:		if (hw->dev_spec._82575.clear_semaphore_once) {
drivers/net/ethernet/intel/igb/e1000_i210.c:			hw->dev_spec._82575.clear_semaphore_once = false;
drivers/net/ethernet/intel/igb/e1000_i210.c:			igb_put_hw_semaphore(hw);
drivers/net/ethernet/intel/igb/e1000_i210.c:		/* If we do not have the semaphore here, we have to give up. */
drivers/net/ethernet/intel/igb/e1000_i210.c:	/* Get the FW semaphore. */
drivers/net/ethernet/intel/igb/e1000_i210.c:		/* Semaphore acquired if bit latched */
drivers/net/ethernet/intel/igb/e1000_i210.c:		/* Release semaphores */
drivers/net/ethernet/intel/igb/e1000_i210.c:		igb_put_hw_semaphore(hw);
drivers/net/ethernet/intel/igb/e1000_i210.c: *  Acquire the necessary semaphores for exclusive access to the EEPROM.
drivers/net/ethernet/intel/igb/e1000_i210.c: *  then release the semaphores acquired.
drivers/net/ethernet/intel/igb/e1000_i210.c: *  igb_acquire_swfw_sync_i210 - Acquire SW/FW semaphore
drivers/net/ethernet/intel/igb/e1000_i210.c: *  @mask: specifies which semaphore to acquire
drivers/net/ethernet/intel/igb/e1000_i210.c: *  Acquire the SW/FW semaphore to access the PHY or NVM.  The mask
drivers/net/ethernet/intel/igb/e1000_i210.c:		if (igb_get_hw_semaphore_i210(hw)) {
drivers/net/ethernet/intel/igb/e1000_i210.c:		igb_put_hw_semaphore(hw);
drivers/net/ethernet/intel/igb/e1000_i210.c:	igb_put_hw_semaphore(hw);
drivers/net/ethernet/intel/igb/e1000_i210.c: *  igb_release_swfw_sync_i210 - Release SW/FW semaphore
drivers/net/ethernet/intel/igb/e1000_i210.c: *  @mask: specifies which semaphore to acquire
drivers/net/ethernet/intel/igb/e1000_i210.c: *  Release the SW/FW semaphore used to access the PHY or NVM.  The mask
drivers/net/ethernet/intel/igb/e1000_i210.c:	while (igb_get_hw_semaphore_i210(hw))
drivers/net/ethernet/intel/igb/e1000_i210.c:	igb_put_hw_semaphore(hw);
drivers/net/ethernet/intel/igb/e1000_i210.c: *  Uses necessary synchronization semaphores.
drivers/net/ethernet/intel/igb/e1000_i210.c:	/* We cannot hold synchronization semaphores for too long,
drivers/net/ethernet/intel/igb/e1000_i210.c:	/* We cannot hold synchronization semaphores for too long,
drivers/net/ethernet/intel/igb/e1000_i210.c:		/* Replace the read function with semaphore grabbing with
drivers/net/ethernet/intel/igb/e1000_i210.c:		 * We have semaphore taken already here.
drivers/net/ethernet/intel/igb/e1000_i210.c:		 * semaphores twice here.
drivers/net/ethernet/intel/igb/e1000_mac.c: *  igb_get_hw_semaphore - Acquire hardware semaphore
drivers/net/ethernet/intel/igb/e1000_mac.c: *  Acquire the HW semaphore to access the PHY or NVM
drivers/net/ethernet/intel/igb/e1000_mac.c:s32 igb_get_hw_semaphore(struct e1000_hw *hw)
drivers/net/ethernet/intel/igb/e1000_mac.c:	/* Get the SW semaphore */
drivers/net/ethernet/intel/igb/e1000_mac.c:	/* Get the FW semaphore. */
drivers/net/ethernet/intel/igb/e1000_mac.c:		/* Semaphore acquired if bit latched */
drivers/net/ethernet/intel/igb/e1000_mac.c:		/* Release semaphores */
drivers/net/ethernet/intel/igb/e1000_mac.c:		igb_put_hw_semaphore(hw);
drivers/net/ethernet/intel/igb/e1000_mac.c: *  igb_put_hw_semaphore - Release hardware semaphore
drivers/net/ethernet/intel/igb/e1000_mac.c: *  Release hardware semaphore used to access the PHY or NVM
drivers/net/ethernet/intel/igb/e1000_mac.c:void igb_put_hw_semaphore(struct e1000_hw *hw)
drivers/net/ethernet/intel/igb/e1000_mac.h:s32  igb_get_hw_semaphore(struct e1000_hw *hw);
drivers/net/ethernet/intel/igb/e1000_mac.h:void igb_put_hw_semaphore(struct e1000_hw *hw);
drivers/net/ethernet/intel/igb/e1000_phy.c: *  Acquires semaphore, if necessary, then reads the PHY register at offset
drivers/net/ethernet/intel/igb/e1000_phy.c: *  semaphores before exiting.
drivers/net/ethernet/intel/igb/e1000_phy.c: *  Acquires semaphore, if necessary, then writes the data to PHY register
drivers/net/ethernet/intel/igb/e1000_phy.c: *  at the offset.  Release any acquired semaphores before exiting.
drivers/net/ethernet/intel/igb/e1000_phy.c: *  semaphore (if necessary) and read/set/write the device control reset
drivers/net/ethernet/intel/igb/e1000_phy.c: *  reset and release the semaphore (if necessary).
drivers/net/ethernet/intel/igb/e1000_regs.h:#define E1000_SWSM      0x05B50 /* SW Semaphore */
drivers/net/ethernet/intel/igb/e1000_regs.h:#define E1000_FWSM      0x05B54 /* FW Semaphore */
drivers/net/ethernet/intel/igc/igc_base.c:	/* Allow a single clear of the SW semaphore on I225 */
drivers/net/ethernet/intel/igc/igc_base.c:		dev_spec->clear_semaphore_once = true;
drivers/net/ethernet/intel/igc/igc_defines.h:/* SW Semaphore Register */
drivers/net/ethernet/intel/igc/igc_defines.h:#define IGC_SWSM_SMBI		0x00000001 /* Driver Semaphore bit */
drivers/net/ethernet/intel/igc/igc_defines.h:#define IGC_SWSM_SWESMBI	0x00000002 /* FW Semaphore bit */
drivers/net/ethernet/intel/igc/igc_hw.h:	bool clear_semaphore_once;
drivers/net/ethernet/intel/igc/igc_i225.c: * Acquire the necessary semaphores for exclusive access to the EEPROM.
drivers/net/ethernet/intel/igc/igc_i225.c: * then release the semaphores acquired.
drivers/net/ethernet/intel/igc/igc_i225.c: * igc_get_hw_semaphore_i225 - Acquire hardware semaphore
drivers/net/ethernet/intel/igc/igc_i225.c: * Acquire the HW semaphore to access the PHY or NVM
drivers/net/ethernet/intel/igc/igc_i225.c:static s32 igc_get_hw_semaphore_i225(struct igc_hw *hw)
drivers/net/ethernet/intel/igc/igc_i225.c:	/* Get the SW semaphore */
drivers/net/ethernet/intel/igc/igc_i225.c:		/* In rare circumstances, the SW semaphore may already be held
drivers/net/ethernet/intel/igc/igc_i225.c:		 * unintentionally. Clear the semaphore once before giving up.
drivers/net/ethernet/intel/igc/igc_i225.c:		if (hw->dev_spec._base.clear_semaphore_once) {
drivers/net/ethernet/intel/igc/igc_i225.c:			hw->dev_spec._base.clear_semaphore_once = false;
drivers/net/ethernet/intel/igc/igc_i225.c:			igc_put_hw_semaphore(hw);
drivers/net/ethernet/intel/igc/igc_i225.c:		/* If we do not have the semaphore here, we have to give up. */
drivers/net/ethernet/intel/igc/igc_i225.c:	/* Get the FW semaphore. */
drivers/net/ethernet/intel/igc/igc_i225.c:		/* Semaphore acquired if bit latched */
drivers/net/ethernet/intel/igc/igc_i225.c:		/* Release semaphores */
drivers/net/ethernet/intel/igc/igc_i225.c:		igc_put_hw_semaphore(hw);
drivers/net/ethernet/intel/igc/igc_i225.c: * igc_acquire_swfw_sync_i225 - Acquire SW/FW semaphore
drivers/net/ethernet/intel/igc/igc_i225.c: * @mask: specifies which semaphore to acquire
drivers/net/ethernet/intel/igc/igc_i225.c: * Acquire the SW/FW semaphore to access the PHY or NVM.  The mask
drivers/net/ethernet/intel/igc/igc_i225.c:		if (igc_get_hw_semaphore_i225(hw)) {
drivers/net/ethernet/intel/igc/igc_i225.c:		igc_put_hw_semaphore(hw);
drivers/net/ethernet/intel/igc/igc_i225.c:	igc_put_hw_semaphore(hw);
drivers/net/ethernet/intel/igc/igc_i225.c: * igc_release_swfw_sync_i225 - Release SW/FW semaphore
drivers/net/ethernet/intel/igc/igc_i225.c: * @mask: specifies which semaphore to acquire
drivers/net/ethernet/intel/igc/igc_i225.c: * Release the SW/FW semaphore used to access the PHY or NVM.  The mask
drivers/net/ethernet/intel/igc/igc_i225.c:	/* Releasing the resource requires first getting the HW semaphore.
drivers/net/ethernet/intel/igc/igc_i225.c:	 * If we fail to get the semaphore, there is nothing we can do,
drivers/net/ethernet/intel/igc/igc_i225.c:	if (igc_get_hw_semaphore_i225(hw)) {
drivers/net/ethernet/intel/igc/igc_i225.c:	igc_put_hw_semaphore(hw);
drivers/net/ethernet/intel/igc/igc_i225.c: * Uses necessary synchronization semaphores.
drivers/net/ethernet/intel/igc/igc_i225.c:	/* We cannot hold synchronization semaphores for too long,
drivers/net/ethernet/intel/igc/igc_i225.c:	/* We cannot hold synchronization semaphores for too long,
drivers/net/ethernet/intel/igc/igc_i225.c:	/* Replace the read function with semaphore grabbing with
drivers/net/ethernet/intel/igc/igc_i225.c:	 * We have semaphore taken already here.
drivers/net/ethernet/intel/igc/igc_i225.c:	 * semaphores twice here.
drivers/net/ethernet/intel/igc/igc_mac.c: * igc_put_hw_semaphore - Release hardware semaphore
drivers/net/ethernet/intel/igc/igc_mac.c: * Release hardware semaphore used to access the PHY or NVM
drivers/net/ethernet/intel/igc/igc_mac.c:void igc_put_hw_semaphore(struct igc_hw *hw)
drivers/net/ethernet/intel/igc/igc_mac.h:void igc_put_hw_semaphore(struct igc_hw *hw);
drivers/net/ethernet/intel/igc/igc_phy.c: * semaphore (if necessary) and read/set/write the device control reset
drivers/net/ethernet/intel/igc/igc_phy.c: * reset and release the semaphore (if necessary).
drivers/net/ethernet/intel/igc/igc_phy.c: * Acquires semaphore, if necessary, then writes the data to PHY register
drivers/net/ethernet/intel/igc/igc_phy.c: * at the offset. Release any acquired semaphores before exiting.
drivers/net/ethernet/intel/igc/igc_phy.c: * Acquires semaphore, if necessary, then reads the data in the PHY register
drivers/net/ethernet/intel/igc/igc_phy.c: * at the offset. Release any acquired semaphores before exiting.
drivers/net/ethernet/intel/igc/igc_regs.h:/* Semaphore registers */
drivers/net/ethernet/intel/igc/igc_regs.h:#define IGC_SWSM		0x05B50  /* SW Semaphore */
drivers/net/ethernet/intel/igc/igc_regs.h:#define IGC_FWSM		0x05B54  /* FW Semaphore */
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c:		/* PHY config will finish before releasing the semaphore */
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c:		/* Release the semaphore */
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c:		 * Delay obtaining semaphore again to allow FW access,
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c:		 * semaphore_delay is in ms usleep_range needs us.
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c:		usleep_range(hw->eeprom.semaphore_delay * 1000,
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c:			     hw->eeprom.semaphore_delay * 2000);
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c:	/* Release the semaphore */
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c:	/* Delay obtaining semaphore again to allow FW access,
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c:	 * semaphore_delay is in ms usleep_range needs us.
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c:	usleep_range(hw->eeprom.semaphore_delay * 1000,
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c:		     hw->eeprom.semaphore_delay * 2000);
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c:	/* If LESM is on then we need to hold the SW/FW semaphore. */
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c:	/* Free the SW/FW semaphore as we either grabbed it here or
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c: * full pipeline reset.  Note - We must hold the SW/FW semaphore before writing
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c: * to AUTOC, so this function assumes the semaphore is held.
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:static int ixgbe_get_eeprom_semaphore(struct ixgbe_hw *hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:static void ixgbe_release_eeprom_semaphore(struct ixgbe_hw *hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:		/* Need the SW/FW semaphore around AUTOC writes if 82599 and
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:		/* Set default semaphore delay to 10ms which is a well
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:		eeprom->semaphore_delay = 10;
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:	 * We cannot hold synchronization semaphores for too long
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:	 * We cannot hold synchronization semaphores for too long
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c: *  ixgbe_get_eeprom_semaphore - Get hardware semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c: *  Sets the hardware semaphores so EEPROM access can occur for bit-bang method
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:static int ixgbe_get_eeprom_semaphore(struct ixgbe_hw *hw)
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:	/* Get SMBI software semaphore between device drivers first */
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:		 * set and we have the semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:		hw_dbg(hw, "Driver can't access the Eeprom - SMBI Semaphore not granted.\n");
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:		 * above to get the semaphore may have succeeded, and if there
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:		 * was a timeout, we should unconditionally clear the semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:		ixgbe_release_eeprom_semaphore(hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:		 * set and we have the semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:			hw_dbg(hw, "Software semaphore SMBI between device drivers not granted.\n");
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:	/* Now get the semaphore between SW/FW through the SWESMBI bit */
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:		/* Set the SW EEPROM semaphore bit to request access */
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:		 * semaphore.
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:	/* Release semaphores and return error if SW EEPROM semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:		hw_dbg(hw, "SWESMBI Software EEPROM semaphore not granted.\n");
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:		ixgbe_release_eeprom_semaphore(hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c: *  ixgbe_release_eeprom_semaphore - Release hardware semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c: *  This function clears hardware semaphore bits.
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:static void ixgbe_release_eeprom_semaphore(struct ixgbe_hw *hw)
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:	/* Release both semaphores by writing 0 to the bits SWESMBI and SMBI */
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c: *  ixgbe_release_eeprom - Release EEPROM, release semaphores
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:	 * Delay before attempt to obtain semaphore again to allow FW
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:	 * access. semaphore_delay is in ms we need us for usleep_range
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:	usleep_range(hw->eeprom.semaphore_delay * 1000,
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:		     hw->eeprom.semaphore_delay * 2000);
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c: *  ixgbe_acquire_swfw_sync - Acquire SWFW semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c: *  @mask: Mask to specify which semaphore to acquire
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c: *  Acquires the SWFW semaphore through the GSSR register for the specified
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:		 * SW NVM semaphore bit is used for access to all
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:		if (ixgbe_get_eeprom_semaphore(hw))
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:			ixgbe_release_eeprom_semaphore(hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:			ixgbe_release_eeprom_semaphore(hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c: *  ixgbe_release_swfw_sync - Release SWFW semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c: *  @mask: Mask to specify which semaphore to release
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c: *  Releases the SWFW semaphore through the GSSR register for the specified
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:	ixgbe_get_eeprom_semaphore(hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:	ixgbe_release_eeprom_semaphore(hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c: *  else returns semaphore error when encountering an error acquiring
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c: *  semaphore, -EINVAL when incorrect parameters passed or -EIO when
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c: *  This function assumes that the IXGBE_GSSR_SW_MNG_SM semaphore is held
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c:	/* Take management host interface semaphore */
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c: *  semaphore or -EIO when command fails.
drivers/net/ethernet/intel/ixgbe/ixgbe_main.c:	/* Make sure the SWFW semaphore is in a valid state */
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c: *  @lock: true if to take and release semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c:	u32 swfw_mask = hw->phy.phy_semaphore_mask;
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c: *  @lock: true if to take and release semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c:	u32 swfw_mask = hw->phy.phy_semaphore_mask;
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c:	if (!hw->phy.phy_semaphore_mask) {
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c:			hw->phy.phy_semaphore_mask = IXGBE_GSSR_PHY1_SM;
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c:			hw->phy.phy_semaphore_mask = IXGBE_GSSR_PHY0_SM;
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c:	u32 gssr = hw->phy.phy_semaphore_mask;
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c:	u32 gssr = hw->phy.phy_semaphore_mask;
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c: *  @gssr: semaphore flags to acquire
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c: *  @gssr: semaphore flags to acquire
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c: *  @gssr: semaphore flags to acquire
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c: *  @gssr: semaphore flags to acquire
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c:	u32 gssr = hw->phy.phy_semaphore_mask;
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c:	u32 gssr = hw->phy.phy_semaphore_mask;
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c:	u32 gssr = hw->phy.phy_semaphore_mask;
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c:	u32 gssr = hw->phy.phy_semaphore_mask;
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c:	u32 gssr = hw->phy.phy_semaphore_mask;
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c:	u32 gssr = hw->phy.phy_semaphore_mask;
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c:	u32 gssr = hw->phy.phy_semaphore_mask;
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c:	u32 gssr = hw->phy.phy_semaphore_mask;
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c: *  @lock: true if to take and release semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c:	u32 swfw_mask = hw->phy.phy_semaphore_mask;
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c: *  @lock: true if to take and release semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_phy.c:	u32 swfw_mask = hw->phy.phy_semaphore_mask;
drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:/* Firmware Semaphore Register */
drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:/* SW Semaphore Register bitmasks */
drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:#define IXGBE_SWSM_SMBI 0x00000001 /* Driver Semaphore bit */
drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:#define IXGBE_SWSM_SWESMBI 0x00000002 /* FW Semaphore bit */
drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:#define IXGBE_SWFW_REGSMP 0x80000000 /* Register Semaphore bit 31 */
drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:	u32                             semaphore_delay;
drivers/net/ethernet/intel/ixgbe/ixgbe_type.h:	u32				phy_semaphore_mask;
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:static int ixgbe_get_swfw_sync_semaphore(struct ixgbe_hw *hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:static void ixgbe_release_swfw_sync_semaphore(struct ixgbe_hw *hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:	u32 swfw_mask = hw->phy.phy_semaphore_mask;
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:		hw_dbg(hw, "semaphore failed with %d", status);
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:		eeprom->semaphore_delay = 10;
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:	 * the synchronization semaphores here. Instead use
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:	 * the synchronization semaphores twice here.
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:	 * take the synchronization semaphores twice here.
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c: * ixgbe_acquire_swfw_sync_X540 - Acquire SWFW semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c: * @mask: Mask to specify which semaphore to acquire
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c: * Acquires the SWFW semaphore thought the SW_FW_SYNC register for
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:		/* SW NVM semaphore bit is used for access to all
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:		if (ixgbe_get_swfw_sync_semaphore(hw))
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:			ixgbe_release_swfw_sync_semaphore(hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:		ixgbe_release_swfw_sync_semaphore(hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:	if (ixgbe_get_swfw_sync_semaphore(hw))
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:		ixgbe_release_swfw_sync_semaphore(hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:		ixgbe_release_swfw_sync_semaphore(hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:	ixgbe_release_swfw_sync_semaphore(hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c: * ixgbe_release_swfw_sync_X540 - Release SWFW semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c: * @mask: Mask to specify which semaphore to release
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c: * Releases the SWFW semaphore through the SW_FW_SYNC register
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:	ixgbe_get_swfw_sync_semaphore(hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:	ixgbe_release_swfw_sync_semaphore(hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c: * ixgbe_get_swfw_sync_semaphore - Get hardware semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c: * Sets the hardware semaphores so SW/FW can gain control of shared resources
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:static int ixgbe_get_swfw_sync_semaphore(struct ixgbe_hw *hw)
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:	/* Get SMBI software semaphore between device drivers first */
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:		 * set and we have the semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:		       "Software semaphore SMBI between device drivers not granted.\n");
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:	/* Now get the semaphore between SW/FW through the REGSMP bit */
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:	/* Release semaphores and return error if SW NVM semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:	hw_dbg(hw, "REGSMP Software NVM semaphore not granted\n");
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:	ixgbe_release_swfw_sync_semaphore(hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c: * ixgbe_release_swfw_sync_semaphore - Release hardware semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c: * This function clears hardware semaphore bits.
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:static void ixgbe_release_swfw_sync_semaphore(struct ixgbe_hw *hw)
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:	/* Release both semaphores by writing 0 to the bits REGSMP and SMBI */
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c: *  ixgbe_init_swfw_sync_X540 - Release hardware semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c: *  This function reset hardware semaphore bits for a semaphore that may
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:	/* First try to grab the semaphore but we don't need to bother
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:	ixgbe_get_swfw_sync_semaphore(hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c:	ixgbe_release_swfw_sync_semaphore(hw);
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c: * This function assumes that the caller has acquired the proper semaphore.
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:	u32 swfw_mask = hw->phy.phy_semaphore_mask;
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:			hw_err(hw, "semaphore failed with %d\n", status);
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:			hw_err(hw, "semaphore failed with %d\n", status);
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:	/* Reset takes so long, temporarily release semaphore in case the
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:		hw_err(hw, "semaphore failed with %d", status);
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:	msleep(hw->eeprom.semaphore_delay);
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:			hw->phy.phy_semaphore_mask = IXGBE_GSSR_PHY1_SM;
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:			hw->phy.phy_semaphore_mask = IXGBE_GSSR_PHY0_SM;
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:		hw->phy.phy_semaphore_mask = IXGBE_GSSR_SHARED_I2C_SM;
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:			hw->phy.phy_semaphore_mask = IXGBE_GSSR_PHY1_SM;
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:			hw->phy.phy_semaphore_mask = IXGBE_GSSR_PHY0_SM;
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:			hw->phy.phy_semaphore_mask |= IXGBE_GSSR_PHY1_SM;
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:			hw->phy.phy_semaphore_mask |= IXGBE_GSSR_PHY0_SM;
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:		hw->phy.phy_semaphore_mask = IXGBE_GSSR_PHY1_SM;
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:		hw->phy.phy_semaphore_mask = IXGBE_GSSR_PHY0_SM;
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:		eeprom->semaphore_delay = 10;
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:	/* Take semaphore for the entire operation. */
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:		hw_dbg(hw, "EEPROM read buffer - semaphore failed\n");
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:		hw_dbg(hw, "write ee hostif failed to get semaphore");
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:	/* Take semaphore for the entire operation. */
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:		hw_dbg(hw, "EEPROM write buffer - semaphore failed\n");
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c: *  semaphore, -EIO when command fails or -ENIVAL when incorrect
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:		phy->phy_semaphore_mask = IXGBE_GSSR_SHARED_I2C_SM;
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:	u32 swfw_mask = hw->phy.phy_semaphore_mask;
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:		hw_dbg(hw, "semaphore failed with %d", status);
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c: * ixgbe_acquire_swfw_sync_X550em - Acquire SWFW semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c: * @mask: Mask to specify which semaphore to acquire
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c: * Acquires the SWFW semaphore and sets the I2C MUX
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c: * ixgbe_release_swfw_sync_X550em - Release SWFW semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c: * @mask: Mask to specify which semaphore to release
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c: * Releases the SWFW semaphore and sets the I2C MUX
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c: * ixgbe_acquire_swfw_sync_x550em_a - Acquire SWFW semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c: * @mask: Mask to specify which semaphore to acquire
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c: * Acquires the SWFW semaphore and get the shared PHY token as needed
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c: * ixgbe_release_swfw_sync_x550em_a - Release SWFW semaphore
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c: * @mask: Mask to specify which semaphore to release
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c: * Release the SWFW semaphore and puts the shared PHY token as needed
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:	u32 mask = hw->phy.phy_semaphore_mask | IXGBE_GSSR_TOKEN_SM;
drivers/net/ethernet/intel/ixgbe/ixgbe_x550.c:	u32 mask = hw->phy.phy_semaphore_mask | IXGBE_GSSR_TOKEN_SM;
drivers/net/ethernet/mellanox/mlx4/cmd.c:#include <linux/semaphore.h>
drivers/net/ethernet/mellanox/mlx4/en_netdev.c:		 * change while HW is updated holding the command semaphore
drivers/net/ethernet/mellanox/mlx4/mcg.c: * Caller must hold MCG table semaphore.  gid and mgm parameters must
drivers/net/ethernet/mellanox/mlx4/mlx4.h:#include <linux/semaphore.h>
drivers/net/ethernet/mellanox/mlx4/mlx4.h:	struct semaphore	poll_sem;
drivers/net/ethernet/mellanox/mlx4/mlx4.h:	struct semaphore	event_sem;
drivers/net/ethernet/mellanox/mlx4/mlx4.h:	struct rw_semaphore	switch_sem;
drivers/net/ethernet/mellanox/mlx4/reset.c:	/* grab HW semaphore to lock out flash updates */
drivers/net/ethernet/mellanox/mlx4/reset.c:		mlx4_err(dev, "Failed to obtain HW semaphore, aborting\n");
drivers/net/ethernet/mellanox/mlx5/core/cmd.c:		mlx5_core_warn(dev, "%s(0x%x) timeout while waiting for command semaphore.\n",
drivers/net/ethernet/mellanox/mlx5/core/diag/crdump.c:	ret = mlx5_vsc_sem_set_space(dev, MLX5_SEMAPHORE_SW_RESET,
drivers/net/ethernet/mellanox/mlx5/core/diag/crdump.c:			mlx5_core_info(dev, "SW reset semaphore is already in use\n");
drivers/net/ethernet/mellanox/mlx5/core/diag/crdump.c:			mlx5_core_warn(dev, "Failed to lock SW reset semaphore\n");
drivers/net/ethernet/mellanox/mlx5/core/diag/crdump.c:	mlx5_vsc_sem_set_space(dev, MLX5_SEMAPHORE_SW_RESET, MLX5_VSC_UNLOCK);
drivers/net/ethernet/mellanox/mlx5/core/en/rx_res.c:	struct rw_semaphore pkt_merge_param_sem;
drivers/net/ethernet/mellanox/mlx5/core/eswitch.h:	struct rw_semaphore mode_lock;
drivers/net/ethernet/mellanox/mlx5/core/fs_core.h:	struct rw_semaphore	lock;
drivers/net/ethernet/mellanox/mlx5/core/health.c:	ret = mlx5_vsc_sem_set_space(dev, MLX5_SEMAPHORE_SW_RESET, state);
drivers/net/ethernet/mellanox/mlx5/core/health.c:		mlx5_core_warn(dev, "Failed to lock SW reset semaphore\n");
drivers/net/ethernet/mellanox/mlx5/core/health.c:		/* Get cr-dump and reset FW semaphore */
drivers/net/ethernet/mellanox/mlx5/core/health.c:	/* Release FW semaphore if you are the lock owner */
drivers/net/ethernet/mellanox/mlx5/core/lib/devcom.c:	struct rw_semaphore sem;
drivers/net/ethernet/mellanox/mlx5/core/lib/pci_vsc.c:	VSC_SEMAPHORE_OFFSET = 0xc,
drivers/net/ethernet/mellanox/mlx5/core/lib/pci_vsc.c:		/* Check if semaphore is already locked */
drivers/net/ethernet/mellanox/mlx5/core/lib/pci_vsc.c:		ret = vsc_read(dev, VSC_SEMAPHORE_OFFSET, &lock_val);
drivers/net/ethernet/mellanox/mlx5/core/lib/pci_vsc.c:		 * the same, semaphore was acquired successfully.
drivers/net/ethernet/mellanox/mlx5/core/lib/pci_vsc.c:		ret = vsc_write(dev, VSC_SEMAPHORE_OFFSET, counter);
drivers/net/ethernet/mellanox/mlx5/core/lib/pci_vsc.c:		ret = vsc_read(dev, VSC_SEMAPHORE_OFFSET, &lock_val);
drivers/net/ethernet/mellanox/mlx5/core/lib/pci_vsc.c:	ret = vsc_write(dev, VSC_SEMAPHORE_OFFSET, MLX5_VSC_UNLOCK);
drivers/net/ethernet/mellanox/mlx5/core/lib/pci_vsc.c:	ret = mlx5_vsc_gw_set_space(dev, MLX5_SEMAPHORE_SPACE_DOMAIN, NULL);
drivers/net/ethernet/mellanox/mlx5/core/mlx5_core.h:enum mlx5_semaphore_space_address {
drivers/net/ethernet/mellanox/mlx5/core/mlx5_core.h:	MLX5_SEMAPHORE_SPACE_DOMAIN     = 0xA,
drivers/net/ethernet/mellanox/mlx5/core/mlx5_core.h:	MLX5_SEMAPHORE_SW_RESET         = 0x20,
drivers/net/ethernet/mellanox/mlxsw/i2c.c:		dev_err(&client->dev, "HW semaphore is not released");
drivers/net/ethernet/mellanox/mlxsw/i2c.c:		dev_err(&client->dev, "HW semaphore is not released");
drivers/net/ethernet/mellanox/mlxsw/i2c.c:		dev_err(&client->dev, "HW semaphore is not released");
drivers/net/ethernet/micrel/ksz884x.c: * @proc_sem:		Semaphore for proc accessing.
drivers/net/ethernet/micrel/ksz884x.c:	struct semaphore proc_sem;
drivers/net/ethernet/netronome/nfp/nfp_net.h:#include <linux/semaphore.h>
drivers/net/ethernet/netronome/nfp/nfp_net.h:	struct semaphore bar_lock;
drivers/net/ethernet/nvidia/forcedeth.c:/* The mgmt unit and driver use a semaphore to access the phy during init */
drivers/net/ethernet/nvidia/forcedeth.c:		/* verify that semaphore was acquired */
drivers/net/ethernet/oki-semi/pch_gbe/pch_gbe.h: * @irq_sem:		Semaphore for interrupt
drivers/net/ethernet/pensando/ionic/ionic.h:	struct rw_semaphore vf_op_lock;	/* lock for VF operations */
drivers/net/ethernet/qlogic/netxen/netxen_nic_ctx.c:	/* Acquire semaphore before accessing CRB */
drivers/net/ethernet/qlogic/netxen/netxen_nic_ctx.c:	/* Release semaphore */
drivers/net/ethernet/qlogic/qla3xxx.c:		       &port_regs->CommonRegs.semaphoreReg);
drivers/net/ethernet/qlogic/qla3xxx.c:		value = readl(&port_regs->CommonRegs.semaphoreReg);
drivers/net/ethernet/qlogic/qla3xxx.c:	writel(sem_mask, &port_regs->CommonRegs.semaphoreReg);
drivers/net/ethernet/qlogic/qla3xxx.c:	readl(&port_regs->CommonRegs.semaphoreReg);
drivers/net/ethernet/qlogic/qla3xxx.c:	writel((sem_mask | sem_bits), &port_regs->CommonRegs.semaphoreReg);
drivers/net/ethernet/qlogic/qla3xxx.c:	value = readl(&port_regs->CommonRegs.semaphoreReg);
drivers/net/ethernet/qlogic/qla3xxx.h:/* semaphoreReg */
drivers/net/ethernet/qlogic/qla3xxx.h:	u32 semaphoreReg;
drivers/net/ethernet/qlogic/qla3xxx.h: * definitions for Semaphore bits in Semaphore/Serial NVRAM interface register
drivers/net/ethernet/qlogic/qlcnic/qlcnic_ctx.c:	/* Acquire semaphore before accessing CRB */
drivers/net/ethernet/qlogic/qlcnic/qlcnic_ctx.c:	/* Release semaphore */
drivers/net/ethernet/sfc/efx.h:static inline bool efx_rwsem_assert_write_locked(struct rw_semaphore *sem)
drivers/net/ethernet/sfc/falcon/efx.h:static inline bool ef4_rwsem_assert_write_locked(struct rw_semaphore *sem)
drivers/net/ethernet/sfc/falcon/net_driver.h: * @filter_sem: Filter table rw_semaphore, for freeing the table
drivers/net/ethernet/sfc/falcon/net_driver.h:	struct rw_semaphore filter_sem;
drivers/net/ethernet/sfc/mcdi_filters.h:	struct rw_semaphore lock; /* Protects entries */
drivers/net/ethernet/sfc/net_driver.h: * @filter_sem: Filter table rw_semaphore, protects existence of @filter_state
drivers/net/ethernet/sfc/net_driver.h:	struct rw_semaphore filter_sem;
drivers/net/ethernet/sfc/siena/efx.h:static inline bool efx_rwsem_assert_write_locked(struct rw_semaphore *sem)
drivers/net/ethernet/sfc/siena/farch.c:	struct rw_semaphore lock; /* Protects table contents */
drivers/net/ethernet/sfc/siena/net_driver.h: * @filter_sem: Filter table rw_semaphore, protects existence of @filter_state
drivers/net/ethernet/sfc/siena/net_driver.h:	struct rw_semaphore filter_sem;
drivers/net/ethernet/tehuti/tehuti.c: * can have few of them). So all drivers use semaphore register to choose one
drivers/net/ethernet/tehuti/tehuti.c:	master = READ_REG(priv, regINIT_SEMAPHORE);
drivers/net/ethernet/tehuti/tehuti.c:		WRITE_REG(priv, regINIT_SEMAPHORE, 1);
drivers/net/ethernet/tehuti/tehuti.h:#define regINIT_SEMAPHORE 0x5170
drivers/net/ethernet/tehuti/tn40.c:	master = tn40_read_reg(priv, TN40_REG_INIT_SEMAPHORE);
drivers/net/ethernet/tehuti/tn40.c:		tn40_write_reg(priv, TN40_REG_INIT_SEMAPHORE, 1);
drivers/net/ethernet/tehuti/tn40_regs.h:#define TN40_REG_INIT_SEMAPHORE 0x5170
drivers/net/ethernet/ti/davinci_emac.c:#include <linux/semaphore.h>
drivers/net/ethernet/toshiba/spider_net.c:	/* we don't use semaphores to wait for an SPIDER_NET_GPROPCMPINT
drivers/net/ethernet/toshiba/spider_net.c:		/* we don't use semaphores, as we poll for the completion
drivers/net/ethernet/wangxun/libwx/wx_hw.c:/* Software lock to be held while software semaphore is being accessed. */
drivers/net/ethernet/wangxun/libwx/wx_hw.c: *  wx_release_sw_sync - Release SW semaphore
drivers/net/ethernet/wangxun/libwx/wx_hw.c: *  @mask: Mask to specify which semaphore to release
drivers/net/ethernet/wangxun/libwx/wx_hw.c: *  Releases the SW semaphore for the specified
drivers/net/ethernet/wangxun/libwx/wx_hw.c: *  wx_acquire_sw_sync - Acquire SW semaphore
drivers/net/ethernet/wangxun/libwx/wx_hw.c: *  @mask: Mask to specify which semaphore to acquire
drivers/net/ethernet/wangxun/libwx/wx_hw.c: *  Acquires the SW semaphore for the specified
drivers/net/ethernet/wangxun/libwx/wx_hw.c:		wx_err(wx, "SW Semaphore not granted: 0x%x.\n", sem);
drivers/net/ethernet/wangxun/libwx/wx_hw.c: *  assuming that the semaphore is already obtained.
drivers/net/ethernet/wangxun/libwx/wx_hw.c:	/* Take semaphore for the entire operation. */
drivers/net/ethernet/wangxun/libwx/wx_hw.c:		eeprom->semaphore_delay = 10;
drivers/net/ethernet/wangxun/libwx/wx_type.h:	u32 semaphore_delay;
drivers/net/hamradio/6pack.c:#include <linux/semaphore.h>
drivers/net/mdio/mdio-gpio.c: * Copyright (c) 2008 CSE Semaphore Belgium.
drivers/net/mdio/mdio-gpio.c: *  by Laurent Pinchart <laurentp@cse-semaphore.com>
drivers/net/ppp/ppp_generic.c:	struct rw_semaphore chan_sem;	/* protects `chan' during chan ioctl */
drivers/net/usb/hso.c:	/* and initialize the semaphore */
drivers/net/wireguard/cookie.h:	struct rw_semaphore secret_lock;
drivers/net/wireguard/cookie.h:	struct rw_semaphore lock;
drivers/net/wireguard/noise.h:	struct rw_semaphore lock;
drivers/net/wireguard/noise.h:	struct rw_semaphore lock;
drivers/net/wireless/ath/ath6kl/core.h:	struct semaphore sem;
drivers/net/wireless/ath/wil6210/wil6210.h:	struct rw_semaphore mem_lock;
drivers/net/wireless/broadcom/brcm80211/brcmfmac/sdio.c:#include <linux/semaphore.h>
drivers/net/wireless/intel/ipw2x00/ipw2200.c:	/* TODO: We should use semaphores or locks for access to priv */
drivers/net/wireless/intel/iwlegacy/3945.c:il3945_eeprom_acquire_semaphore(struct il_priv *il)
drivers/net/wireless/intel/iwlegacy/3945.c:il3945_eeprom_release_semaphore(struct il_priv *il)
drivers/net/wireless/intel/iwlegacy/3945.c:	.eeprom_acquire_semaphore = il3945_eeprom_acquire_semaphore,
drivers/net/wireless/intel/iwlegacy/3945.c:	.eeprom_release_semaphore = il3945_eeprom_release_semaphore,
drivers/net/wireless/intel/iwlegacy/4965.c: * The device's EEPROM semaphore prevents conflicts between driver and uCode
drivers/net/wireless/intel/iwlegacy/4965.c: * weren't arbitrated by the semaphore.
drivers/net/wireless/intel/iwlegacy/4965.c:il4965_eeprom_acquire_semaphore(struct il_priv *il)
drivers/net/wireless/intel/iwlegacy/4965.c:		/* Request semaphore */
drivers/net/wireless/intel/iwlegacy/4965.c:il4965_eeprom_release_semaphore(struct il_priv *il)
drivers/net/wireless/intel/iwlegacy/4965.c:	.eeprom_acquire_semaphore = il4965_eeprom_acquire_semaphore,
drivers/net/wireless/intel/iwlegacy/4965.c:	.eeprom_release_semaphore = il4965_eeprom_release_semaphore,
drivers/net/wireless/intel/iwlegacy/4965.h:int il4965_eeprom_acquire_semaphore(struct il_priv *il);
drivers/net/wireless/intel/iwlegacy/4965.h:void il4965_eeprom_release_semaphore(struct il_priv *il);
drivers/net/wireless/intel/iwlegacy/common.c:	ret = il->ops->eeprom_acquire_semaphore(il);
drivers/net/wireless/intel/iwlegacy/common.c:		IL_ERR("Failed to acquire EEPROM semaphore.\n");
drivers/net/wireless/intel/iwlegacy/common.c:	il->ops->eeprom_release_semaphore(il);
drivers/net/wireless/intel/iwlegacy/common.h:	int (*eeprom_acquire_semaphore) (struct il_priv *il);
drivers/net/wireless/intel/iwlegacy/common.h:	void (*eeprom_release_semaphore) (struct il_priv *il);
drivers/net/wireless/intel/iwlwifi/dvm/eeprom.c: * The device's EEPROM semaphore prevents conflicts between driver and uCode
drivers/net/wireless/intel/iwlwifi/dvm/eeprom.c: * weren't arbitrated by the semaphore.
drivers/net/wireless/intel/iwlwifi/dvm/eeprom.c:static int iwl_eeprom_acquire_semaphore(struct iwl_trans *trans)
drivers/net/wireless/intel/iwlwifi/dvm/eeprom.c:		/* Request semaphore */
drivers/net/wireless/intel/iwlwifi/dvm/eeprom.c:					 "Acquired semaphore after %d tries.\n",
drivers/net/wireless/intel/iwlwifi/dvm/eeprom.c:static void iwl_eeprom_release_semaphore(struct iwl_trans *trans)
drivers/net/wireless/intel/iwlwifi/dvm/eeprom.c:	ret = iwl_eeprom_acquire_semaphore(trans);
drivers/net/wireless/intel/iwlwifi/dvm/eeprom.c:		IWL_ERR(trans, "Failed to acquire EEPROM semaphore.\n");
drivers/net/wireless/intel/iwlwifi/dvm/eeprom.c:	iwl_eeprom_release_semaphore(trans);
drivers/net/wireless/intel/iwlwifi/dvm/eeprom.c:	iwl_eeprom_release_semaphore(trans);
drivers/net/wireless/marvell/mwifiex/main.h:#include <linux/semaphore.h>
drivers/net/wireless/marvell/mwifiex/scan.c:			    "%s: acquire semaphore fail\n",
drivers/net/wireless/mediatek/mt76/mt7615/mcu.c:		dev_err(dev->mt76.dev, "Failed to get patch semaphore\n");
drivers/net/wireless/mediatek/mt76/mt7615/mcu.c:		dev_err(dev->mt76.dev, "Failed to release patch semaphore\n");
drivers/net/wireless/mediatek/mt76/mt76_connac_mcu.c:		dev_err(dev->dev, "Failed to get patch semaphore\n");
drivers/net/wireless/mediatek/mt76/mt76_connac_mcu.c:		dev_err(dev->dev, "Failed to release patch semaphore\n");
drivers/net/wireless/mediatek/mt76/mt76x0/pci_mcu.c:	if (is_combo_chip && !mt76_poll(dev, MT_MCU_SEMAPHORE_00, 1, 1, 600)) {
drivers/net/wireless/mediatek/mt76/mt76x0/pci_mcu.c:			"Could not get hardware semaphore for loading fw\n");
drivers/net/wireless/mediatek/mt76/mt76x0/pci_mcu.c:		mt76_wr(dev, MT_MCU_SEMAPHORE_00, 0x1);
drivers/net/wireless/mediatek/mt76/mt76x02_mcu.h:#define MT_MCU_SEMAPHORE_00		0x07B0
drivers/net/wireless/mediatek/mt76/mt76x02_mcu.h:#define MT_MCU_SEMAPHORE_01		0x07B4
drivers/net/wireless/mediatek/mt76/mt76x02_mcu.h:#define MT_MCU_SEMAPHORE_02		0x07B8
drivers/net/wireless/mediatek/mt76/mt76x02_mcu.h:#define MT_MCU_SEMAPHORE_03		0x07BC
drivers/net/wireless/mediatek/mt76/mt76x2/pci_mcu.c:	if (rom_protect && !mt76_poll(dev, MT_MCU_SEMAPHORE_03, 1, 1, 600)) {
drivers/net/wireless/mediatek/mt76/mt76x2/pci_mcu.c:			"Could not get hardware semaphore for ROM PATCH\n");
drivers/net/wireless/mediatek/mt76/mt76x2/pci_mcu.c:	/* release semaphore */
drivers/net/wireless/mediatek/mt76/mt76x2/pci_mcu.c:		mt76_wr(dev, MT_MCU_SEMAPHORE_03, 1);
drivers/net/wireless/mediatek/mt76/mt76x2/usb_mcu.c:	    !mt76_poll_msec(dev, MT_MCU_SEMAPHORE_03, 1, 1, 600)) {
drivers/net/wireless/mediatek/mt76/mt76x2/usb_mcu.c:			"could not get hardware semaphore for ROM PATCH\n");
drivers/net/wireless/mediatek/mt76/mt76x2/usb_mcu.c:		mt76_wr(dev, MT_MCU_SEMAPHORE_03, 1);
drivers/net/wireless/mediatek/mt76/mt7996/mcu.c:		dev_err(dev->mt76.dev, "Failed to get patch semaphore\n");
drivers/net/wireless/mediatek/mt76/mt7996/mcu.c:		dev_err(dev->mt76.dev, "Failed to release patch semaphore\n");
drivers/net/wireless/quantenna/qtnfmac/core.h:#include <linux/semaphore.h>
drivers/net/wireless/st/cw1200/scan.h:#include <linux/semaphore.h>
drivers/net/wireless/st/cw1200/scan.h:	struct semaphore lock;
drivers/net/wireless/zydas/zd1211rw/zd_chip.h:#define CR_BCN_FIFO_SEMAPHORE		CTL_REG(0x0694)
drivers/net/wireless/zydas/zd1211rw/zd_mac.c:	r = zd_iowrite32_locked(&mac->chip, 0, CR_BCN_FIFO_SEMAPHORE);
drivers/net/wireless/zydas/zd1211rw/zd_mac.c:	r = zd_ioread32_locked(&mac->chip, &tmp, CR_BCN_FIFO_SEMAPHORE);
drivers/net/wireless/zydas/zd1211rw/zd_mac.c:		r = zd_ioread32_locked(&mac->chip, &tmp, CR_BCN_FIFO_SEMAPHORE);
drivers/net/wireless/zydas/zd1211rw/zd_mac.c:					"CR_BCN_FIFO_SEMAPHORE not ready\n");
drivers/net/wireless/zydas/zd1211rw/zd_mac.c:	 * Try very hard to release device beacon semaphore, as otherwise
drivers/net/wireless/zydas/zd1211rw/zd_mac.c:	ret = zd_iowrite32_locked(&mac->chip, 1, CR_BCN_FIFO_SEMAPHORE);
drivers/net/wireless/zydas/zd1211rw/zd_mac.c:		ret = zd_iowrite32_locked(&mac->chip, 1, CR_BCN_FIFO_SEMAPHORE);
drivers/net/wireless/zydas/zd1211rw/zd_mac.c:					 "CR_BCN_FIFO_SEMAPHORE!\n");
drivers/net/wireless/zydas/zd1211rw/zd_mac.c:	/* semaphore stuck, reset device to avoid fw freeze later */
drivers/net/wireless/zydas/zd1211rw/zd_mac.c:	dev_warn(zd_mac_dev(mac), "CR_BCN_FIFO_SEMAPHORE stuck, "
drivers/net/wwan/iosm/iosm_ipc_imem.c:	/* Initialize the semaphore for the blocking read UL/DL transfer. */
drivers/net/wwan/iosm/iosm_ipc_imem.h: * @ul_pend_sem:		Semaphore to wait/complete of UL TDs
drivers/net/wwan/iosm/iosm_ipc_imem.h: * @dl_pend_sem:		Semaphore to wait/complete of DL TDs
drivers/nfc/st95hf/core.c: * @exchange_lock: semaphore used for signaling the st95hf_remove
drivers/nfc/st95hf/core.c:	struct semaphore exchange_lock;
drivers/nfc/st95hf/core.c:	 * check semaphore, if not down() already, then we don't
drivers/nfc/st95hf/core.c:	 * will be a bug. Note that down() of the semaphore is done
drivers/nfc/st95hf/core.c:	 * semaphore before leaving. Hence when the ISR is called
drivers/nfc/st95hf/core.c:	 * return 1 (indicating semaphore cant be taken and hence no
drivers/nfc/st95hf/core.c:	 * change in semaphore count).
drivers/nfc/st95hf/core.c:	 * If not, then we up() the semaphore and crash on
drivers/nfc/st95hf/core.c:	/* up the semaphore before returning */
drivers/nfc/st95hf/core.c:	/* up the semaphore before returning */
drivers/nfc/st95hf/core.c:	 * down the semaphore to indicate to remove func that an
drivers/nfc/st95hf/core.c:		WARN(1, "Semaphore is not found up in st95hf_in_send_cmd\n");
drivers/nfc/st95hf/core.c:		/* up the semaphore since ISR will never come in this case */
drivers/nfc/st95hf/core.c:		dev_err(&spictx->spidev->dev, "sleep for semaphore interrupted by signal\n");
drivers/ntb/hw/intel/ntb_hw_gen4.h:#define GEN4_IM_SPAD_SEM_OFFSET		0x00c0	/* SPAD hw semaphore */
drivers/nvme/target/core.c: * This read/write semaphore is used to synchronize access to configuration
drivers/nvme/target/core.c: * The full list of resources to protected by this semaphore is:
drivers/nvme/target/nvmet.h:extern struct rw_semaphore nvmet_config_sem;
drivers/nvme/target/nvmet.h:extern struct rw_semaphore nvmet_ana_sem;
drivers/parport/ieee1284.c:		   semaphore. */
drivers/pci/controller/pci-hyperv.c:#include <linux/semaphore.h>
drivers/pci/hotplug/ibmphp_hpc.c:		/* give up the hardware semaphore */
drivers/pci/hotplug/pciehp.h:	struct rw_semaphore reset_lock;
drivers/pci/pci.h:extern struct rw_semaphore pci_bus_sem;
drivers/pcmcia/cs_internal.h:extern struct rw_semaphore pcmcia_socket_list_rwsem;
drivers/platform/chrome/cros_ec_ishtp.c: * The Read-Write Semaphore is used to prevent message TX or RX while
drivers/platform/mellanox/mlxbf-bootctl.c:/* Mapped pointer for rsh log semaphore/ctrl/data register. */
drivers/platform/mellanox/mlxbf-bootctl.c:static void __iomem *mlxbf_rsh_semaphore;
drivers/platform/mellanox/mlxbf-bootctl.c:	return readq_poll_timeout(mlxbf_rsh_semaphore, reg, !reg, 0,
drivers/platform/mellanox/mlxbf-bootctl.c:	writeq(0, mlxbf_rsh_semaphore);
drivers/platform/mellanox/mlxbf-bootctl.c:	if (!mlxbf_rsh_semaphore || !mlxbf_rsh_scratch_buf_ctl)
drivers/platform/mellanox/mlxbf-bootctl.c:	/* Take the semaphore. */
drivers/platform/mellanox/mlxbf-bootctl.c:	/* Release the semaphore. */
drivers/platform/mellanox/mlxbf-bootctl.c:	/* Map the resource of the rshim semaphore register. */
drivers/platform/mellanox/mlxbf-bootctl.c:	mlxbf_rsh_semaphore = devm_platform_ioremap_resource(pdev, 2);
drivers/platform/mellanox/mlxbf-bootctl.c:	if (IS_ERR(mlxbf_rsh_semaphore))
drivers/platform/mellanox/mlxbf-bootctl.c:		return PTR_ERR(mlxbf_rsh_semaphore);
drivers/platform/surface/aggregator/controller.c: * ``statelock`` functions represent the read-lock part of a r/w-semaphore.
drivers/platform/surface/aggregator/controller.c: * holding the write-part of this r/w-semaphore (see ssam_controller_lock()
drivers/platform/surface/aggregator/controller.h:	struct rw_semaphore lock;
drivers/platform/surface/surface_acpi_notify.c:	struct rw_semaphore lock;
drivers/platform/surface/surface_aggregator_cdev.c:	struct rw_semaphore lock;
drivers/platform/surface/surface_aggregator_cdev.c:	struct rw_semaphore client_lock;  /* Guards client list. */
drivers/platform/surface/surface_dtx.c:	struct rw_semaphore lock;         /* Guards device and controller reference. */
drivers/platform/surface/surface_dtx.c:	struct rw_semaphore client_lock;  /* Guards client list.                   */
drivers/platform/x86/amd/hsmp.c:#include <linux/semaphore.h>
drivers/platform/x86/amd/hsmp.c:	struct semaphore hsmp_sem;
drivers/platform/x86/dell/dcdbas.c:	 * bytes are used for a semaphore, not the data buffer itself).
drivers/platform/x86/dell/dcdbas.c:	/* First 8 bytes is for a semaphore, not part of the smi_buf.virt */
drivers/platform/x86/intel/ifs/core.c:#include <linux/semaphore.h>
drivers/platform/x86/intel/ifs/sysfs.c:#include <linux/semaphore.h>
drivers/platform/x86/intel/ifs/sysfs.c:static DEFINE_SEMAPHORE(ifs_sem, 1);
drivers/platform/x86/msi-wmi-platform.c:	struct rw_semaphore buffer_lock;	/* Protects debugfs buffer */
drivers/platform/x86/wmi.c:	struct rw_semaphore notify_lock;	/* Protects notify callback add/remove */
drivers/power/reset/rmobile-reset.c:	/* Let's assume we have acquired the HPB semaphore */
drivers/power/sequencing/core.c:	struct rw_semaphore rw_lock;
drivers/s390/block/dcssblk.c:static struct rw_semaphore dcssblk_devices_sem;
drivers/s390/block/dcssblk.c: * device needs to be enqueued before the semaphore is
drivers/s390/char/raw3270.c:/* Semaphore to protect global data of raw3270 (devices, views, etc). */
drivers/scsi/FlashPoint.c:#define  hp_semaphore         0x0C
drivers/scsi/FlashPoint.c:			WR_HARPOON(ioport + hp_semaphore, 0x00);
drivers/scsi/FlashPoint.c:	WR_HARPOON((ioport + hp_semaphore),
drivers/scsi/FlashPoint.c:		   (unsigned char)(RD_HARPOON((ioport + hp_semaphore)) |
drivers/scsi/FlashPoint.c:		WR_HARPOON(ioport + hp_semaphore,
drivers/scsi/FlashPoint.c:			   (RD_HARPOON(ioport + hp_semaphore)
drivers/scsi/FlashPoint.c:	if (RD_HARPOON(ioport + hp_semaphore) & BIOS_IN_USE) {
drivers/scsi/FlashPoint.c:		WR_HARPOON(ioport + hp_semaphore,
drivers/scsi/FlashPoint.c:			   (RD_HARPOON(ioport + hp_semaphore)
drivers/scsi/FlashPoint.c:				WR_HARPOON(ioport + hp_semaphore,
drivers/scsi/FlashPoint.c:					   (RD_HARPOON(ioport + hp_semaphore)
drivers/scsi/FlashPoint.c:		WR_HARPOON(pCurrCard->ioPort + hp_semaphore,
drivers/scsi/FlashPoint.c:			   (RD_HARPOON(pCurrCard->ioPort + hp_semaphore) &
drivers/scsi/aha152x.c:	struct completion *done;/* semaphore to block on */
drivers/scsi/aic7xxx/aic79xx.reg:	 * Counting semaphore to prevent new select-outs
drivers/scsi/aic7xxx/aic7xxx_core.c: * to be executed.  We use a counting semaphore to allow the lock
drivers/scsi/be2iscsi/be_cmds.c:		sem = ioread32(phba->csr_va + SLIPORT_SEMAPHORE_OFFSET_BEx);
drivers/scsi/be2iscsi/be_cmds.c:				      SLIPORT_SEMAPHORE_OFFSET_SH, &sem);
drivers/scsi/be2iscsi/be_cmds.c: * Read SLIPORT SEMAPHORE register to check for UER
drivers/scsi/be2iscsi/be_cmds.h:#define SLIPORT_SEMAPHORE_OFFSET_BEx		0xac	/* CSR BAR offset */
drivers/scsi/be2iscsi/be_cmds.h:#define SLIPORT_SEMAPHORE_OFFSET_SH		0x94	/* PCI-CFG offset */
drivers/scsi/be2iscsi/be_main.c:#include <linux/semaphore.h>
drivers/scsi/bfa/bfa_defs.h:	BFA_IOC_SEMWAIT		= 3,	/*  Waiting for IOC h/w semaphore */
drivers/scsi/bfa/bfa_ioc.c:	BFA_IOCPF_SEMWAIT	= 2,	/*  Waiting for IOC h/w semaphore */
drivers/scsi/bfa/bfa_ioc.c: * Semaphore is acquired.
drivers/scsi/bfa/bfa_ioc.c: * Semaphore should be acquired for version check.
drivers/scsi/bfa/bfa_ioc.c:	 * Spin on init semaphore to serialize.
drivers/scsi/bfa/bfa_ioc.c:	 * Unlock the hw semaphore. Should be here only once per boot.
drivers/scsi/bfa/bfa_ioc.c:	 * unlock init semaphore.
drivers/scsi/bfa/bfa_ioc.c: * Awaiting h/w semaphore to continue with version check.
drivers/scsi/bfa/bfa_ioc.c: * Request for semaphore.
drivers/scsi/bfa/bfa_ioc.c: * Awaiting semaphore for h/w initialzation.
drivers/scsi/bfa/bfa_ioc.c: * Holding hardware semaphore lock.
drivers/scsi/bfa/bfa_ioc.c: * Semaphore is acquired.
drivers/scsi/bfa/bfa_ioc.c:	 * First read to the semaphore register will return 0, subsequent reads
drivers/scsi/bfa/bfa_ioc.c:	 * will return 1. Semaphore is released by writing 1 to the register
drivers/scsi/bfa/bfa_ioc.c:	 *  Hold semaphore to serialize pll init and fwtrc.
drivers/scsi/bfa/bfa_ioc.c:	 *  release semaphore.
drivers/scsi/bfa/bfa_ioc.c:	 *  Hold semaphore to serialize pll init and fwtrc.
drivers/scsi/bfa/bfa_ioc.c:	 *  release semaphore.
drivers/scsi/bfa/bfa_ioc.c:	 *  Hold semaphore so that nobody can access the chip during init.
drivers/scsi/bfa/bfa_ioc.c:	 *  release semaphore.
drivers/scsi/bfa/bfa_ioc.c:#define BFA_PHY_LOCK_STATUS	0x018878        /* phy semaphore status reg */
drivers/scsi/bfa/bfa_ioc.h:	IOCPF_E_SEMLOCKED	= 10,	/*  h/w semaphore is locked	*/
drivers/scsi/bfa/bfa_ioc_cb.c:	 * IOC semaphore registers and serialization
drivers/scsi/bfa/bfa_ioc_cb.c: * Cleanup hw semaphore and usecnt registers
drivers/scsi/bfa/bfa_ioc_ct.c:	 * IOC semaphore registers and serialization
drivers/scsi/bfa/bfa_ioc_ct.c:	 * IOC semaphore registers and serialization
drivers/scsi/bfa/bfa_ioc_ct.c: * Cleanup hw semaphore and usecnt registers
drivers/scsi/bfa/bfa_ioc_ct.c:	 * semaphore (in bfa_iocpf_sm_semwait()).
drivers/scsi/bfa/bfi_reg.h: * Name semaphore registers based on usage
drivers/scsi/bfa/bfi_reg.h: * CT2 semaphore register locations changed
drivers/scsi/cxlflash/common.h:	struct rw_semaphore ioctl_rwsem;
drivers/scsi/cxlflash/main.c: * Obtain write access to read/write semaphore that wraps ioctl
drivers/scsi/cxlflash/main.c: * A read/write semaphore is used to implement a 'drain' of currently
drivers/scsi/cxlflash/main.c: * running ioctls. The read semaphore is taken at the beginning of each
drivers/scsi/cxlflash/main.c: * semaphore should be released and then reacquired in any ioctl execution
drivers/scsi/cxlflash/main.c: * a thread simply needs to acquire the write semaphore.
drivers/scsi/cxlflash/main.c:	/* Hold read semaphore so we can drain if needed */
drivers/scsi/cxlflash/superpipe.c: * read semaphore. This will allow the EEH handler to proceed with a recovery
drivers/scsi/cxlflash/superpipe.c: * reacquire the ioctl read semaphore and check the adapter state in case it
drivers/scsi/cxlflash/superpipe.c:	/* Drop the ioctl read semaphore across lengthy call */
drivers/scsi/cxlflash/superpipe.c: * that design point, the semaphore is acquired and released around detach.
drivers/scsi/cxlflash/superpipe.c: * read semaphore. This is temporarily let up across the wait to allow
drivers/scsi/cxlflash/superpipe.c: * semaphore that is used to drain ioctls in recovery scenarios. The
drivers/scsi/cxlflash/superpipe.c: * requires that the ioctl r/w semaphore be dropped and reacquired to
drivers/scsi/cxlflash/superpipe.c: * A read/write semaphore is used to implement a 'drain' of currently
drivers/scsi/cxlflash/superpipe.c: * running ioctls. The read semaphore is taken at the beginning of each
drivers/scsi/cxlflash/superpipe.c: * semaphore should be released and then reacquired in any ioctl execution
drivers/scsi/cxlflash/superpipe.c: * a thread simply needs to acquire the write semaphore.
drivers/scsi/cxlflash/superpipe.c:	/* Hold read semaphore so we can drain if needed */
drivers/scsi/cxlflash/vlun.c: * releasing the ioctl read semaphore. This will allow the EEH handler to
drivers/scsi/cxlflash/vlun.c: * scsi_execute_cmd() returns, reacquire the ioctl read semaphore and check the
drivers/scsi/cxlflash/vlun.c:		/* Drop the ioctl read semaphore across lengthy call */
drivers/scsi/elx/libefc_sli/sli4.h:	SLI4_REG_PORT_SEMAPHORE,
drivers/scsi/esas2r/esas2r.h:	struct semaphore nvram_semaphore;
drivers/scsi/esas2r/esas2r_flash.c:	if (down_interruptible(&a->nvram_semaphore))
drivers/scsi/esas2r/esas2r_flash.c:		up(&a->nvram_semaphore);
drivers/scsi/esas2r/esas2r_flash.c:	up(&a->nvram_semaphore);
drivers/scsi/esas2r/esas2r_flash.c:		up(&a->nvram_semaphore);
drivers/scsi/esas2r/esas2r_flash.c:	if (down_interruptible(&a->nvram_semaphore))
drivers/scsi/esas2r/esas2r_flash.c:		up(&a->nvram_semaphore);
drivers/scsi/esas2r/esas2r_flash.c:		up(&a->nvram_semaphore);
drivers/scsi/esas2r/esas2r_init.c:	sema_init(&a->nvram_semaphore, 1);
drivers/scsi/esas2r/esas2r_ioctl.c:static DEFINE_SEMAPHORE(buffered_ioctl_semaphore, 1);
drivers/scsi/esas2r/esas2r_ioctl.c:	if (down_interruptible(&buffered_ioctl_semaphore))
drivers/scsi/esas2r/esas2r_ioctl.c:	up(&buffered_ioctl_semaphore);
drivers/scsi/hisi_sas/hisi_sas.h:	struct semaphore sem;
drivers/scsi/ips.c:/* 4.80.14  - Take all semaphores off stack                                  */
drivers/scsi/ips.c:				   "ips_issue semaphore chk timeout.\n");
drivers/scsi/ips.c:				   "ips_issue semaphore chk timeout.\n");
drivers/scsi/ips.h:   #define IPS_BIT_SEM                  0x08    /* CCCR Semaphore Bit          */
drivers/scsi/isci/phy.c:				 * semaphore state
drivers/scsi/isci/phy.c:			/* got IAF we can now go to the await spinup semaphore state */
drivers/scsi/lpfc/lpfc_init.c:			/*Sleep for 1Sec, before checking SEMAPHORE */
drivers/scsi/megaraid/megaraid_ioctl.h:#include <linux/semaphore.h>
drivers/scsi/megaraid/megaraid_ioctl.h: * @kioc_semaphore	: so as not to exceed @max_kioc parallel ioctls
drivers/scsi/megaraid/megaraid_ioctl.h:	struct semaphore	kioc_semaphore;
drivers/scsi/megaraid/megaraid_mbox.c:	// wait for maximum 1 second for poll semaphore
drivers/scsi/megaraid/megaraid_mbox.c:			"megaraid mailbox: could not get poll semaphore\n"));
drivers/scsi/megaraid/megaraid_mm.c: * The kioc_semaphore is initialized with number of kioc nodes in the
drivers/scsi/megaraid/megaraid_mm.c:	down(&adp->kioc_semaphore);
drivers/scsi/megaraid/megaraid_mm.c:		up(&adp->kioc_semaphore);
drivers/scsi/megaraid/megaraid_mm.c:	up(&adp->kioc_semaphore);
drivers/scsi/megaraid/megaraid_mm.c:	sema_init(&adapter->kioc_semaphore, lld_adp->max_kioc);
drivers/scsi/megaraid/megaraid_sas.h:	struct semaphore ioctl_sem;
drivers/scsi/mpt3sas/mpt3sas_scsih.c:	/* misc semaphores and spin locks */
drivers/scsi/qla1280.c:	WRT_REG_WORD(&reg->semaphore, 0);
drivers/scsi/qla1280.c:	mailbox[0] = RD_REG_WORD_dmasync(&reg->semaphore);
drivers/scsi/qla1280.c:		WRT_REG_WORD(&reg->semaphore, 0);
drivers/scsi/qla1280.h:	uint16_t semaphore;	/* Semaphore */
drivers/scsi/qla2xxx/qla_dbg.c:					wrt_reg_word(&reg->semaphore, 0);
drivers/scsi/qla2xxx/qla_dbg.c:				if (rd_reg_word(&reg->semaphore) & BIT_0) {
drivers/scsi/qla2xxx/qla_dbg.c:					wrt_reg_word(&reg->semaphore, 0);
drivers/scsi/qla2xxx/qla_def.h:	__le16	semaphore;		/* Semaphore */
drivers/scsi/qla2xxx/qla_def.h:					/* Host to Host Semaphore */
drivers/scsi/qla2xxx/qla_def.h:			__le16	host_semaphore;
drivers/scsi/qla2xxx/qla_def.h:#define FLASH_SEMAPHORE_REGISTER_ADDR   0x00101016
drivers/scsi/qla2xxx/qla_fw.h:/* RISC-RISC semaphore register PCI offet */
drivers/scsi/qla2xxx/qla_fw.h:/* RISC-RISC semaphore/flag register (risc address 0x7016) */
drivers/scsi/qla2xxx/qla_fw.h:#define RISC_SEMAPHORE		0x1UL
drivers/scsi/qla2xxx/qla_fw.h:#define RISC_SEMAPHORE_WE	(RISC_SEMAPHORE << 16)
drivers/scsi/qla2xxx/qla_fw.h:#define RISC_SEMAPHORE_CLR	(RISC_SEMAPHORE_WE | 0x0UL)
drivers/scsi/qla2xxx/qla_fw.h:#define RISC_SEMAPHORE_SET	(RISC_SEMAPHORE_WE | RISC_SEMAPHORE)
drivers/scsi/qla2xxx/qla_fw.h:#define RISC_SEMAPHORE_FORCE		0x8000UL
drivers/scsi/qla2xxx/qla_fw.h:#define RISC_SEMAPHORE_FORCE_WE		(RISC_SEMAPHORE_FORCE << 16)
drivers/scsi/qla2xxx/qla_fw.h:#define RISC_SEMAPHORE_FORCE_CLR	(RISC_SEMAPHORE_FORCE_WE | 0x0UL)
drivers/scsi/qla2xxx/qla_fw.h:#define RISC_SEMAPHORE_FORCE_SET	\
drivers/scsi/qla2xxx/qla_fw.h:		(RISC_SEMAPHORE_FORCE_WE | RISC_SEMAPHORE_FORCE)
drivers/scsi/qla2xxx/qla_fw.h:/* RISC semaphore timeouts (ms) */
drivers/scsi/qla2xxx/qla_fw.h:#define TIMEOUT_SEMAPHORE		2500
drivers/scsi/qla2xxx/qla_fw.h:#define TIMEOUT_SEMAPHORE_FORCE		2000
drivers/scsi/qla2xxx/qla_fw.h:#define FAC_OPT_FORCE_SEMAPHORE		BIT_15
drivers/scsi/qla2xxx/qla_fw.h:#define FAC_OPT_CMD_LOCK_SEMAPHORE	0x03
drivers/scsi/qla2xxx/qla_fw.h:#define FAC_OPT_CMD_UNLOCK_SEMAPHORE	0x04
drivers/scsi/qla2xxx/qla_fw.h:/* FAC semaphore defines */
drivers/scsi/qla2xxx/qla_fw.h:#define FAC_SEMAPHORE_UNLOCK    0
drivers/scsi/qla2xxx/qla_fw.h:#define FAC_SEMAPHORE_LOCK      1
drivers/scsi/qla2xxx/qla_gbl.h:extern int qla81xx_fac_semaphore_access(scsi_qla_host_t *, int);
drivers/scsi/qla2xxx/qla_init.c:	wrt_reg_word(&reg->semaphore, 0);
drivers/scsi/qla2xxx/qla_init.c:qla25xx_manipulate_risc_semaphore(scsi_qla_host_t *vha)
drivers/scsi/qla2xxx/qla_init.c:	timeout_msec = TIMEOUT_SEMAPHORE;
drivers/scsi/qla2xxx/qla_init.c:		qla25xx_write_risc_sema_reg(vha, RISC_SEMAPHORE_SET);
drivers/scsi/qla2xxx/qla_init.c:		if (wd32 & RISC_SEMAPHORE)
drivers/scsi/qla2xxx/qla_init.c:	if (!(wd32 & RISC_SEMAPHORE))
drivers/scsi/qla2xxx/qla_init.c:	if (!(wd32 & RISC_SEMAPHORE_FORCE))
drivers/scsi/qla2xxx/qla_init.c:	qla25xx_write_risc_sema_reg(vha, RISC_SEMAPHORE_CLR);
drivers/scsi/qla2xxx/qla_init.c:	timeout_msec = TIMEOUT_SEMAPHORE_FORCE;
drivers/scsi/qla2xxx/qla_init.c:		if (!(wd32 & RISC_SEMAPHORE_FORCE))
drivers/scsi/qla2xxx/qla_init.c:	if (wd32 & RISC_SEMAPHORE_FORCE)
drivers/scsi/qla2xxx/qla_init.c:		qla25xx_write_risc_sema_reg(vha, RISC_SEMAPHORE_FORCE_CLR);
drivers/scsi/qla2xxx/qla_init.c:	qla25xx_write_risc_sema_reg(vha, RISC_SEMAPHORE_FORCE_SET);
drivers/scsi/qla2xxx/qla_init.c:	qla25xx_manipulate_risc_semaphore(vha);
drivers/scsi/qla2xxx/qla_init.c:		    "Unable to acquire semaphore.\n");
drivers/scsi/qla2xxx/qla_init.c:		    "Unable to release semaphore.\n");
drivers/scsi/qla2xxx/qla_isr.c:		if (rd_reg_word(&reg->semaphore) & BIT_0) {
drivers/scsi/qla2xxx/qla_isr.c:			wrt_reg_word(&reg->semaphore, 0);
drivers/scsi/qla2xxx/qla_isr.c:			rd_reg_word(&reg->semaphore);
drivers/scsi/qla2xxx/qla_isr.c:			wrt_reg_word(&reg->semaphore, 0);
drivers/scsi/qla2xxx/qla_isr.c:	wrt_reg_word(&reg->isp.semaphore, 0);
drivers/scsi/qla2xxx/qla_mbx.c:	u8 semaphore = 0;
drivers/scsi/qla2xxx/qla_mbx.c:#define EXE_FW_FORCE_SEMAPHORE BIT_7
drivers/scsi/qla2xxx/qla_mbx.c:		if (semaphore)
drivers/scsi/qla2xxx/qla_mbx.c:			mcp->mb[11] |= EXE_FW_FORCE_SEMAPHORE;
drivers/scsi/qla2xxx/qla_mbx.c:			semaphore = 1;
drivers/scsi/qla2xxx/qla_mbx.c:			    "Exe FW: force semaphore.\n");
drivers/scsi/qla2xxx/qla_mbx.c:qla81xx_fac_semaphore_access(scsi_qla_host_t *vha, int lock)
drivers/scsi/qla2xxx/qla_mbx.c:	mcp->mb[1] = (lock ? FAC_OPT_CMD_LOCK_SEMAPHORE :
drivers/scsi/qla2xxx/qla_mbx.c:	    FAC_OPT_CMD_UNLOCK_SEMAPHORE);
drivers/scsi/qla2xxx/qla_nx.c:		/* acquire semaphore3 from PCI HW block */
drivers/scsi/qla2xxx/qla_nx.c:		/* acquire semaphore5 from PCI HW block */
drivers/scsi/qla2xxx/qla_nx.c:		/* acquire semaphore2 from PCI HW block */
drivers/scsi/qla2xxx/qla_nx2.c:		/* acquire semaphore5 from PCI HW block */
drivers/scsi/qla2xxx/qla_sup.c:		wrt_reg_word(&reg->u.isp2300.host_semaphore, 0x1);
drivers/scsi/qla2xxx/qla_sup.c:		rd_reg_word(&reg->u.isp2300.host_semaphore);
drivers/scsi/qla2xxx/qla_sup.c:		data = rd_reg_word(&reg->u.isp2300.host_semaphore);
drivers/scsi/qla2xxx/qla_sup.c:			wrt_reg_word(&reg->u.isp2300.host_semaphore, 0x1);
drivers/scsi/qla2xxx/qla_sup.c:			rd_reg_word(&reg->u.isp2300.host_semaphore);
drivers/scsi/qla2xxx/qla_sup.c:			data = rd_reg_word(&reg->u.isp2300.host_semaphore);
drivers/scsi/qla2xxx/qla_sup.c:		wrt_reg_word(&reg->u.isp2300.host_semaphore, 0);
drivers/scsi/qla2xxx/qla_sup.c:		rd_reg_word(&reg->u.isp2300.host_semaphore);
drivers/scsi/qla2xxx/qla_sup.c:	/* Lock semaphore */
drivers/scsi/qla2xxx/qla_sup.c:	rval = qla81xx_fac_semaphore_access(vha, FAC_SEMAPHORE_LOCK);
drivers/scsi/qla2xxx/qla_sup.c:		    "Unable to lock flash semaphore.");
drivers/scsi/qla2xxx/qla_sup.c:		qla81xx_fac_semaphore_access(vha, FAC_SEMAPHORE_UNLOCK);
drivers/scsi/qla2xxx/qla_sup.c:		 * disable write protect, release semaphore and reset
drivers/scsi/qla2xxx/qla_sup.c:			    "Disable Write and Release Semaphore.");
drivers/scsi/qla2xxx/qla_sup.c:				qla81xx_fac_semaphore_access(vha,
drivers/scsi/qla2xxx/qla_sup.c:					FAC_SEMAPHORE_UNLOCK);
drivers/scsi/qla2xxx/qla_sup.c:			    "Lock Semaphore");
drivers/scsi/qla2xxx/qla_sup.c:			    FLASH_SEMAPHORE_REGISTER_ADDR, 0x00020002);
drivers/scsi/qla2xxx/qla_sup.c:				    "Unable to lock flash semaphore.");
drivers/scsi/qla2xxx/qla_sup.c:		qla81xx_fac_semaphore_access(vha, FAC_SEMAPHORE_UNLOCK);
drivers/scsi/qla4xxx/ql4_dbg.c:		printk(KERN_INFO "0x%02X semaphore	  = 0x%08X\n",
drivers/scsi/qla4xxx/ql4_dbg.c:		    (uint8_t) offsetof(struct isp_reg, u1.isp4022.semaphore),
drivers/scsi/qla4xxx/ql4_dbg.c:		    readw(&ha->reg->u1.isp4022.semaphore));
drivers/scsi/qla4xxx/ql4_def.h:#define SEMAPHORE_TOV			10
drivers/scsi/qla4xxx/ql4_def.h:static inline void __iomem* isp_semaphore(struct scsi_qla_host *ha)
drivers/scsi/qla4xxx/ql4_def.h:		&ha->reg->u1.isp4022.semaphore);
drivers/scsi/qla4xxx/ql4_fw.h:			__le32 semaphore;
drivers/scsi/qla4xxx/ql4_fw.h:/* Semaphore Defines for 4010 */
drivers/scsi/qla4xxx/ql4_fw.h:/* Semaphore Defines for 4022 */
drivers/scsi/qla4xxx/ql4_fw.h:/*  ISP Semaphore definitions */
drivers/scsi/qla4xxx/ql4_init.c:				      "Global Init Semaphore(%d)...\n",
drivers/scsi/qla4xxx/ql4_init.c:			DEBUG2(printk("scsi%ld: %s: Global Init Semaphore "
drivers/scsi/qla4xxx/ql4_init.c:		/* Reset clears the semaphore, so acquire again */
drivers/scsi/qla4xxx/ql4_nvram.c: *			Hardware Semaphore routines
drivers/scsi/qla4xxx/ql4_nvram.c:		writel((sem_mask | sem_bits), isp_semaphore(ha));
drivers/scsi/qla4xxx/ql4_nvram.c:		value = readw(isp_semaphore(ha));
drivers/scsi/qla4xxx/ql4_nvram.c:	writel(sem_mask, isp_semaphore(ha));
drivers/scsi/qla4xxx/ql4_nvram.c:	readl(isp_semaphore(ha));
drivers/scsi/qla4xxx/ql4_nvram.c:	writel((sem_mask | sem_bits), isp_semaphore(ha));
drivers/scsi/qla4xxx/ql4_nvram.c:	value = readw(isp_semaphore(ha));
drivers/scsi/qla4xxx/ql4_nx.c:		/* acquire semaphore3 from PCI HW block */
drivers/scsi/qla4xxx/ql4_nx.c:		/* acquire semaphore5 from PCI HW block */
drivers/scsi/qla4xxx/ql4_nx.c:		/* acquire semaphore2 from PCI HW block */
drivers/scsi/qlogicpti.c:	/* Set SBUS semaphore. */
drivers/scsi/qlogicpti.c:	tmp = sbus_readw(qpti->qregs + SBUS_SEMAPHORE);
drivers/scsi/qlogicpti.c:	tmp |= SBUS_SEMAPHORE_LCK;
drivers/scsi/qlogicpti.c:	sbus_writew(tmp, qpti->qregs + SBUS_SEMAPHORE);
drivers/scsi/qlogicpti.c:	/* Clear SBUS semaphore. */
drivers/scsi/qlogicpti.c:	sbus_writew(0, qpti->qregs + SBUS_SEMAPHORE);
drivers/scsi/qlogicpti.c:	/* Wait for SBUS semaphore to get set. */
drivers/scsi/qlogicpti.c:	       !(sbus_readw(qpti->qregs + SBUS_SEMAPHORE) & SBUS_SEMAPHORE_LCK)) {
drivers/scsi/qlogicpti.c:	/* Release SBUS semaphore. */
drivers/scsi/qlogicpti.c:	tmp = sbus_readw(qpti->qregs + SBUS_SEMAPHORE);
drivers/scsi/qlogicpti.c:	tmp &= ~(SBUS_SEMAPHORE_LCK);
drivers/scsi/qlogicpti.c:	sbus_writew(tmp, qpti->qregs + SBUS_SEMAPHORE);
drivers/scsi/qlogicpti.c:	sbus_writew(0, qpti->qregs + SBUS_SEMAPHORE);
drivers/scsi/qlogicpti.c:	sbus_writew(0, qpti->qregs + SBUS_SEMAPHORE);
drivers/scsi/qlogicpti.c:	if (sbus_readw(qpti->qregs + SBUS_SEMAPHORE) & SBUS_SEMAPHORE_LCK) {
drivers/scsi/qlogicpti.c:		sbus_writew(0, qpti->qregs + SBUS_SEMAPHORE);
drivers/scsi/qlogicpti.h:#define SBUS_SEMAPHORE	0x00cUL
drivers/scsi/qlogicpti.h:/* SBUS semaphore register */
drivers/scsi/qlogicpti.h:#define SBUS_SEMAPHORE_STAT     0x0002      /* Semaphore status bit             */
drivers/scsi/qlogicpti.h:#define SBUS_SEMAPHORE_LCK      0x0001      /* Semaphore lock bit               */
drivers/scsi/smartpqi/smartpqi.h:	struct semaphore sync_request_sem;
drivers/scsi/st.c: *      scsi_tape_put() helpers which manipulate the semaphore directly
drivers/staging/greybus/audio_codec.c:		/* release control semaphore */
drivers/staging/media/atomisp/pci/ia_css_control.h: * All threads will be started and blocked by semaphore. This function should
drivers/staging/olpc_dcon/olpc_dcon.c:		 * messing with semaphores.
drivers/staging/rtl8712/osdep_service.h:#include <linux/semaphore.h>
drivers/staging/rtl8712/rtl8712_cmd.c:#include <linux/semaphore.h>
drivers/staging/rtl8712/rtl871x_cmd.c:#include <linux/semaphore.h>
drivers/staging/rtl8712/rtl871x_event.h:#include <linux/semaphore.h>
drivers/staging/rtl8712/rtl871x_ioctl_linux.c:#include <linux/semaphore.h>
drivers/staging/rtl8712/rtl871x_security.c:#include <linux/semaphore.h>
drivers/staging/vc04_services/interface/vchiq_arm/vchiq_arm.h:#include <linux/semaphore.h>
drivers/staging/vc04_services/interface/vchiq_arm/vchiq_arm.h:	struct semaphore free_fragments_sema;
drivers/staging/vc04_services/interface/vchiq_arm/vchiq_arm.h:	struct semaphore free_fragments_mutex;
drivers/staging/vc04_services/interface/vchiq_arm/vchiq_core.c: * All the event waiting routines in VCHIQ used a custom semaphore
drivers/staging/vc04_services/interface/vchiq_arm/vchiq_core.h: * of as a way for the peer to signal a semaphore, in this case implemented as
drivers/staging/vme_user/vme_tsi148.h:#define TSI148_MAX_SEMAPHORE		8	/* Max Semaphores */
drivers/staging/vme_user/vme_tsi148.h: * offset   0x08     0x608 - Semaphore3/2/1/0
drivers/target/iscsi/iscsi_target.c:	 * up the connection reinstatement semaphore that is being blocked on
drivers/target/iscsi/iscsi_target.c:	 * connection wait rcfr semaphore that is being blocked on
drivers/tee/optee/optee_private.h:#include <linux/semaphore.h>
drivers/tty/serial/serial_core.c: * uart_shutdown are serialised by the per-port semaphore.
drivers/tty/serial/serial_core.c:	 * This semaphore protects port->count.  It is also
drivers/tty/serial/serial_core.c:	 * port configuration semaphore to make sure that a
drivers/tty/serial/serial_core.c:	 * Take the per-port semaphore.  This prevents count from
drivers/tty/tty_ldsem.c: * Ldisc rw semaphore
drivers/tty/tty_ldsem.c: * The ldisc semaphore is semantically a rw_semaphore but which enforces
drivers/tty/tty_ldsem.c: *   1) Upper half of semaphore count is a wait count (differs from rwsem
drivers/tty/tty_ldsem.c:void __init_ldsem(struct ld_semaphore *sem, const char *name,
drivers/tty/tty_ldsem.c:	 * Make sure we are not reinitializing a held semaphore:
drivers/tty/tty_ldsem.c:static void __ldsem_wake_readers(struct ld_semaphore *sem)
drivers/tty/tty_ldsem.c:static inline int writer_trylock(struct ld_semaphore *sem)
drivers/tty/tty_ldsem.c:static void __ldsem_wake_writer(struct ld_semaphore *sem)
drivers/tty/tty_ldsem.c:static void __ldsem_wake(struct ld_semaphore *sem)
drivers/tty/tty_ldsem.c:static void ldsem_wake(struct ld_semaphore *sem)
drivers/tty/tty_ldsem.c:static struct ld_semaphore __sched *
drivers/tty/tty_ldsem.c:down_read_failed(struct ld_semaphore *sem, long count, long timeout)
drivers/tty/tty_ldsem.c:static struct ld_semaphore __sched *
drivers/tty/tty_ldsem.c:down_write_failed(struct ld_semaphore *sem, long count, long timeout)
drivers/tty/tty_ldsem.c:	 * one that helds semaphore and another that sleeps.
drivers/tty/tty_ldsem.c:static int __ldsem_down_read_nested(struct ld_semaphore *sem,
drivers/tty/tty_ldsem.c:static int __ldsem_down_write_nested(struct ld_semaphore *sem,
drivers/tty/tty_ldsem.c:int __sched ldsem_down_read(struct ld_semaphore *sem, long timeout)
drivers/tty/tty_ldsem.c:int ldsem_down_read_trylock(struct ld_semaphore *sem)
drivers/tty/tty_ldsem.c:int __sched ldsem_down_write(struct ld_semaphore *sem, long timeout)
drivers/tty/tty_ldsem.c:int ldsem_down_write_trylock(struct ld_semaphore *sem)
drivers/tty/tty_ldsem.c:void ldsem_up_read(struct ld_semaphore *sem)
drivers/tty/tty_ldsem.c:void ldsem_up_write(struct ld_semaphore *sem)
drivers/tty/tty_ldsem.c:int ldsem_down_read_nested(struct ld_semaphore *sem, int subclass, long timeout)
drivers/tty/tty_ldsem.c:int ldsem_down_write_nested(struct ld_semaphore *sem, int subclass,
drivers/tty/tty_mutex.c:#include <linux/semaphore.h>
drivers/tty/vt/vc_screen.c:		/* Finally, release the console semaphore while we push
drivers/tty/vt/vc_screen.c:		 * AKPM: Even though it's a semaphore, we should drop it because
drivers/tty/vt/vt.c: * Locking: Caller must hold the console semaphore. Takes the termios rwsem and
drivers/tty/vt/vt_ioctl.c: * semaphore.
drivers/usb/chipidea/udc.c:	/* clear setup token semaphores */
drivers/usb/class/usbtmc.c:	struct semaphore limit_write_sem;
drivers/usb/core/hub.c: * change to USB_STATE_NOTATTACHED even when the semaphore isn't held. */
drivers/usb/core/hub.c: * without having to wait for any semaphores to be released.  As a result,
drivers/usb/core/urb.c: *       semaphores), or
drivers/usb/core/usb.c: * USB devices and interfaces are locked using the semaphore in their
drivers/usb/early/ehci-dbgp.c:#define EHCI_USBLEGSUP_BIOS	(1 << 16)	/* BIOS semaphore */
drivers/usb/gadget/function/f_mass_storage.c:	struct rw_semaphore	filesem;
drivers/usb/gadget/function/f_mass_storage.c:	struct rw_semaphore	*filesem = dev_get_drvdata(dev);
drivers/usb/gadget/function/f_mass_storage.c:	struct rw_semaphore	*filesem = dev_get_drvdata(dev);
drivers/usb/gadget/function/f_mass_storage.c:	struct rw_semaphore	*filesem = dev_get_drvdata(dev);
drivers/usb/gadget/function/f_mass_storage.c:	struct rw_semaphore	*filesem = dev_get_drvdata(dev);
drivers/usb/gadget/function/storage_common.c:ssize_t fsg_show_file(struct fsg_lun *curlun, struct rw_semaphore *filesem,
drivers/usb/gadget/function/storage_common.c:ssize_t fsg_store_ro(struct fsg_lun *curlun, struct rw_semaphore *filesem,
drivers/usb/gadget/function/storage_common.c:ssize_t fsg_store_file(struct fsg_lun *curlun, struct rw_semaphore *filesem,
drivers/usb/gadget/function/storage_common.c:ssize_t fsg_store_cdrom(struct fsg_lun *curlun, struct rw_semaphore *filesem,
drivers/usb/gadget/function/storage_common.c:ssize_t fsg_store_forced_eject(struct fsg_lun *curlun, struct rw_semaphore *filesem,
drivers/usb/gadget/function/storage_common.h:ssize_t fsg_show_file(struct fsg_lun *curlun, struct rw_semaphore *filesem,
drivers/usb/gadget/function/storage_common.h:ssize_t fsg_store_ro(struct fsg_lun *curlun, struct rw_semaphore *filesem,
drivers/usb/gadget/function/storage_common.h:ssize_t fsg_store_file(struct fsg_lun *curlun, struct rw_semaphore *filesem,
drivers/usb/gadget/function/storage_common.h:ssize_t fsg_store_cdrom(struct fsg_lun *curlun, struct rw_semaphore *filesem,
drivers/usb/gadget/function/storage_common.h:ssize_t fsg_store_forced_eject(struct fsg_lun *curlun, struct rw_semaphore *filesem,
drivers/usb/gadget/legacy/raw_gadget.c:#include <linux/semaphore.h>
drivers/usb/gadget/legacy/raw_gadget.c:	struct semaphore	sema;
drivers/usb/gadget/legacy/raw_gadget.c:	 * there's at least one event queued by decrementing the semaphore,
drivers/usb/gadget/udc/fsl_udc_core.c:	/* Clear all the setup token semaphores */
drivers/usb/gadget/udc/mv_udc_core.c:			/* start with setting the semaphores */
drivers/usb/gadget/udc/mv_udc_core.c:			 * Reread the ATDTW semaphore bit to check if it is
drivers/usb/gadget/udc/mv_udc_core.c:		/* Clear the semaphore */
drivers/usb/gadget/udc/mv_udc_core.c:	/* Clear all the setup token semaphores */
drivers/usb/host/pci-quirks.c:#define EHCI_USBLEGSUP_BIOS	(1 << 16)	/* BIOS semaphore */
drivers/usb/host/pci-quirks.c:#define EHCI_USBLEGSUP_OS	(1 << 24)	/* OS semaphore */
drivers/usb/host/pci-quirks.c:	 * The HASEE E200 hangs when the semaphore is set (bugzilla #77021).
drivers/usb/host/pci-quirks.c:		/* some systems get upset if this semaphore is
drivers/usb/host/xhci-pci.c:	 * BIOS/OS semaphore is written, but we all know we can't trust BIOS
drivers/usb/image/mdc800.c: * a semaphore from a spinlock.
drivers/usb/isp1760/isp1760-hcd.c:	 * the semaphore while doing so.
drivers/usb/misc/cytherm.c:#define BRIGHTNESS_SEM 0x2b /* RAM location for brightness semaphore */
drivers/usb/misc/usblcd.c:	struct semaphore	limit_sem;		/* to stop writes at
drivers/usb/misc/usblcd.c:	struct rw_semaphore	io_rwsem;
drivers/usb/usb-skeleton.c:	struct semaphore	limit_sem;		/* limiting the number of writes in progress */
drivers/vdpa/mlx5/net/mlx5_vnet.h:	struct rw_semaphore reslock;
drivers/vdpa/vdpa_user/vduse_dev.c:	struct rw_semaphore rwsem;
drivers/vfio/container.c:	struct rw_semaphore		group_lock;
drivers/vfio/pci/mlx5/main.c:	 * save_comp is being used as a binary semaphore built from
drivers/vfio/pci/vfio_pci_config.c:/* Caller should hold memory_lock semaphore */
drivers/vfio/pci/vfio_pci_core.c:	 * semaphore.
drivers/vfio/pci/vfio_pci_core.c:	 * semaphore.
drivers/video/fbdev/aty/radeonfb.h: * by a semaphore (currently the console semaphore) so that no conflict
drivers/video/fbdev/core/fbmem.c: *	It must be called with the console semaphore held
drivers/video/fbdev/matrox/matroxfb_base.h:	struct rw_semaphore	lock;
drivers/video/fbdev/matrox/matroxfb_base.h:	struct rw_semaphore	lock;
drivers/video/fbdev/omap/hwa742.c:	struct semaphore	req_sema;
drivers/video/fbdev/omap2/omapfb/dss/dsi.c:#include <linux/semaphore.h>
drivers/video/fbdev/omap2/omapfb/dss/dsi.c:	struct semaphore bus_lock;
drivers/video/fbdev/omap2/omapfb/omapfb.h:	struct rw_semaphore lock;
drivers/video/fbdev/smscufx.c:	struct semaphore limit_sem;
drivers/watchdog/sc1200wdt.c:#include <linux/semaphore.h>
drivers/xen/pvcalls-back.c:#include <linux/semaphore.h>
drivers/xen/pvcalls-back.c:	struct semaphore frontends_lock;
drivers/xen/pvcalls-back.c:	struct semaphore socket_lock;
drivers/xen/xen-pciback/pciback_ops.c: * use of semaphores). This function is intended to be called from a work
drivers/xen/xenbus/xenbus_probe_backend.c:#include <linux/semaphore.h>
fs/9p/v9fs.h:	struct rw_semaphore rename_sem;
fs/afs/internal.h:	struct rw_semaphore	cells_lock;
fs/afs/internal.h:	struct rw_semaphore	vs_lock;	/* Lock for server->volumes */
fs/afs/internal.h:	struct rw_semaphore	open_mmaps_lock;
fs/afs/internal.h:	struct rw_semaphore	validate_lock;	/* lock for validating this vnode */
fs/afs/internal.h:	struct rw_semaphore	rmdir_lock;	/* Lock for rmdir vs sillyrename */
fs/afs/protocol_uae.h:	UAENAVAIL		= 0x2f6df75, /* No XENIX semaphores available */
fs/bcachefs/bcachefs.h:#include <linux/semaphore.h>
fs/bcachefs/bcachefs.h:	struct rw_semaphore	bucket_lock;
fs/bcachefs/bcachefs.h:	struct rw_semaphore	state_lock;
fs/bcachefs/bcachefs.h:	struct rw_semaphore	snapshot_create_lock;
fs/bcachefs/bcachefs.h:	struct percpu_rw_semaphore	mark_lock;
fs/bcachefs/bcachefs.h:	struct rw_semaphore	gc_lock;
fs/bcachefs/bcachefs.h:	struct semaphore	io_in_flight;
fs/bcachefs/bcachefs.h:	struct semaphore	online_fsck_mutex;
fs/bcachefs/six.h: * Shared/intent/exclusive locks: sleepable read/write locks, like rw semaphores
fs/btrfs/backref.c: * fs_info->commit_root_sem semaphore, so no need to worry about the root's last
fs/btrfs/backref.c: * fs_info->commit_root_sem semaphore, so no need to worry about the root's last
fs/btrfs/block-group.c:	 * on the groups' semaphore is held and decremented after releasing
fs/btrfs/block-group.c:	 * the read access on that semaphore and creating the ordered extent.
fs/btrfs/block-group.c:	 * are still on the list after taking the semaphore
fs/btrfs/block-group.h:	struct rw_semaphore data_rwsem;
fs/btrfs/block-group.h:	 * on the space_info's groups_sem semaphore.
fs/btrfs/btrfs_inode.h:	struct rw_semaphore i_mmap_lock;
fs/btrfs/ctree.c: * commit root semaphore, even if relocation is happening in parallel, the
fs/btrfs/disk-io.c:#include <linux/semaphore.h>
fs/btrfs/extent_io.h:	struct rw_semaphore lock;
fs/btrfs/fs.h:#include <linux/semaphore.h>
fs/btrfs/fs.h:	struct rw_semaphore rwsem;
fs/btrfs/fs.h:	struct rw_semaphore commit_root_sem;
fs/btrfs/fs.h:	struct rw_semaphore cleanup_work_sem;
fs/btrfs/fs.h:	struct rw_semaphore subvol_sem;
fs/btrfs/fs.h:	struct semaphore uuid_tree_rescan_sem;
fs/btrfs/locking.c: * We use a rw_semaphore for tree locking, and the semantics are exactly the
fs/btrfs/qgroup.c:	 * qgroup_ioctl_lock and the vfs freeze semaphores, acquired when we
fs/btrfs/send.c:	 * We can not hold the commit root semaphore here. This is because in
fs/btrfs/send.c:	 * 3) The transaction is waiting to write lock the commit root semaphore,
fs/btrfs/send.c: *    and reallocated after the last time we released the commit root semaphore.
fs/btrfs/send.c:	 * commit root semaphore, even if relocation and reallocation happens in
fs/btrfs/send.c:	 * So we clone them, under the commit root semaphore, to be race free.
fs/btrfs/space-info.h:	struct rw_semaphore groups_sem;
fs/btrfs/volumes.c:#include <linux/semaphore.h>
fs/btrfs/volumes.c:	 * Hold the semaphore for read during the whole operation, write is
fs/btrfs/volumes.c:	 * a disk's open_mutex (struct gendisk.open_mutex), the rw semaphores
fs/ceph/mds_client.h:	struct rw_semaphore     snap_rwsem;
fs/ceph/mds_client.h:	struct rw_semaphore     pool_perm_rwsem;
fs/configfs/configfs_internal.h:	struct rw_semaphore frag_sem;
fs/configfs/dir.c: * the way out.  They assume that the proper semaphores are held, they
fs/configfs/dir.c: * callback.  The subsystem semaphore MUST be held by the caller, and
fs/configfs/dir.c: * do not need the subsystem semaphore.  Holding configfs_dirent_lock helps
fs/crypto/fscrypt_private.h:	/* Semaphore that protects ->mk_secret, ->mk_users, and ->mk_present */
fs/crypto/fscrypt_private.h:	struct rw_semaphore			mk_sem;
fs/crypto/fscrypt_private.h:	 * subsystem semaphore ->mk_users->sem, as we need support for atomic
fs/crypto/keysetup.c: * returned in *mk_ret with its semaphore read-locked.  This is needed to ensure
fs/crypto/keysetup_v1.c:	if (!ukp) /* was the key revoked before we acquired its semaphore? */
fs/dcache.c:	struct rw_semaphore *m2 = NULL;
fs/dlm/dlm_internal.h:	struct rw_semaphore	ls_in_recovery;	/* block local requests */
fs/dlm/dlm_internal.h: * should do down_write() on the in_recovery rw_semaphore. (doing down_write
fs/dlm/dlm_internal.h: * LSFL_RECOVER_LOCK - dlm_recoverd holds the in_recovery rw_semaphore.
fs/dlm/dlm_internal.h: * rw_semaphore and clears it after it has released the rw_semaphore.
fs/dlm/lowcomms.c:	/* this semaphore is used to allow parallel recv/send in read
fs/dlm/lowcomms.c:	struct rw_semaphore sock_lock;
fs/ecryptfs/keystore.c: * -EKEYREVOKED if the key was revoked before we acquired its semaphore.
fs/efivarfs/vars.c: * Returns 0 on success, -EINTR if we can't grab the semaphore,
fs/erofs/internal.h:	struct rw_semaphore rwsem;
fs/eventfd.c:	 * wakeup is performed on "wqh". If EFD_SEMAPHORE flag was not
fs/eventfd.c:	*cnt = ((ctx->flags & EFD_SEMAPHORE) && ctx->count) ? 1 : ctx->count;
fs/eventfd.c:		   "eventfd-semaphore: %d\n",
fs/eventfd.c:		   !!(ctx->flags & EFD_SEMAPHORE));
fs/eventfd.c:	BUILD_BUG_ON(EFD_SEMAPHORE != (1 << 0));
fs/exfat/exfat_fs.h:	struct rw_semaphore truncate_lock;
fs/ext2/ext2.h:	struct rw_semaphore xattr_sem;
fs/ext2/inode.c:	 * if the chain has been changed after we grab the semaphore,
fs/ext4/block_validity.c: * sb->s_umount semaphore. However we have to be careful as we can be
fs/ext4/block_validity.c: * sb->s_umount semaphore. However we have to be careful as we can be
fs/ext4/ext4.h:	struct rw_semaphore xattr_sem;
fs/ext4/ext4.h:	struct rw_semaphore i_data_sem;
fs/ext4/ext4.h:	struct percpu_rw_semaphore s_writepages_rwsem;
fs/ext4/ext4.h:	struct rw_semaphore alloc_sem;
fs/ext4/mballoc.c: * given some of them can block, we'd have to use something like semaphores
fs/ext4/mmp.c:	 * semaphore) and grabbing freeze protection upsets lockdep
fs/ext4/move_extent.c:		 * Up semaphore to avoid following problems:
fs/ext4/super.c:	 * sb->s_umount semaphore and setting it without proper remount
fs/f2fs/Kconfig:	bool "F2FS unfair rw_semaphore"
fs/f2fs/Kconfig:	  Use unfair rw_semaphore, if system configured IO priority by block
fs/f2fs/f2fs.h:        struct rw_semaphore internal_rwsem;
fs/f2fs/f2fs.h:						 * semaphore for GC, avoid
fs/f2fs/segment.h:	struct rw_semaphore sentry_lock;	/* to protect SIT cache */
fs/f2fs/segment.h:	struct rw_semaphore journal_rwsem;	/* protect journal area */
fs/f2fs/super.c:	 * because the flag should be set covered w/ sb->s_umount semaphore
fs/fat/fat.h:	struct rw_semaphore truncate_lock; /* protect bmap against truncate */
fs/fs-writeback.c: *   Caller need not hold sb s_umount semaphore.
fs/fuse/dax.c:	/* Semaphore to protect modifications to the dmap tree */
fs/fuse/dax.c:	struct rw_semaphore sem;
fs/fuse/dax.c:	 * For now, use a semaphore for this. It probably needs to be
fs/fuse/fuse_i.h:	 * Read/write semaphore to hold when accessing the sb of any
fs/fuse/fuse_i.h:	struct rw_semaphore killsb;
fs/gfs2/incore.h:	struct rw_semaphore i_rw_mutex;
fs/gfs2/incore.h:	struct rw_semaphore sd_log_flush_lock;
fs/jffs2/README.Locking:This read/write semaphore protects against concurrent access to the
fs/jffs2/README.Locking:This read/write semaphore protects against concurrent access to the
fs/jffs2/README.Locking:In read-only path, write-semaphore is too much exclusion. It's enough
fs/jffs2/README.Locking:by read-semaphore. But you must hold write-semaphore when updating,
fs/jffs2/README.Locking:when updating such a object is necessary under holding read semaphore.
fs/jffs2/README.Locking:For example, do_jffs2_getxattr() holds read-semaphore to scan xref and
fs/jffs2/README.Locking:xdatum at first. But it retries this process with holding write-semaphore
fs/jffs2/README.Locking:after release read-semaphore, if it's necessary to load name/value pair
fs/jffs2/fs.c:	   generic inode semaphore. */
fs/jffs2/gc.c:	/* OK. Looks safe. And nobody can get us now because we have the semaphore. Move the block */
fs/jffs2/jffs2_fs_sb.h:	struct rw_semaphore wbuf_sem;	/* Protects the write buffer */
fs/jffs2/jffs2_fs_sb.h:	struct rw_semaphore xattr_sem;
fs/jffs2/nodemgmt.c: *	allocation semaphore, to prevent more than one allocation from being
fs/jffs2/nodemgmt.c: *	active at any time. The semaphore is later released by jffs2_commit_allocation().
fs/jffs2/xattr.c: *   is used to initialize semaphore and list_head, and some variables.
fs/jfs/jfs_incore.h:	struct rw_semaphore rdwrlock;
fs/jfs/jfs_incore.h:	struct rw_semaphore xattr_sem;
fs/kernfs/kernfs-internal.h:	struct rw_semaphore	kernfs_rwsem;
fs/kernfs/kernfs-internal.h:	struct rw_semaphore	kernfs_iattr_rwsem;
fs/kernfs/kernfs-internal.h:	struct rw_semaphore	kernfs_supers_rwsem;
fs/lockd/svclock.c: * to a file's list of blocked locks through a semaphore. The global
fs/lockd/svclock.c: * then sleep on the file semaphore without disrupting e.g. the nfs client).
fs/lockd/svclock.c:	/* Technically, we should down the file semaphore here. Since we
fs/namei.c: * [Sep 2001 AV] Single-semaphore locking scheme (kudos to David Holland)
fs/nfs/direct.c: * semaphore and updating the i_size.  The NFS server will set
fs/nfs/nfs4proc.c: * NOTE: Caller must be holding the sp->so_owner semaphore!
fs/nilfs2/bmap.h: * @b_sem: semaphore
fs/nilfs2/bmap.h:	struct rw_semaphore b_sem;
fs/nilfs2/bmap.h:/* Assume that bmap semaphore is locked. */
fs/nilfs2/bmap.h:/* Assume that bmap semaphore is locked. */
fs/nilfs2/bmap.h:/* Assume that bmap semaphore is locked. */
fs/nilfs2/mdt.h: * @mi_sem: reader/writer semaphore for meta data operations
fs/nilfs2/mdt.h:	struct rw_semaphore	mi_sem;
fs/nilfs2/nilfs.h: * @xattr_sem: semaphore for extended attributes processing
fs/nilfs2/nilfs.h:	struct rw_semaphore xattr_sem;
fs/nilfs2/segment.c: * nilfs_transaction_begin() acquires a reader/writer semaphore, called
fs/nilfs2/segment.c: * the segment semaphore, to make a segment construction and write tasks
fs/nilfs2/segment.c: * deadlock, the semaphore is only acquired or released in the outermost call.
fs/nilfs2/segment.c: * nilfs_transaction_commit() releases the read semaphore which is
fs/nilfs2/segment.c: * semaphore.
fs/nilfs2/segment.c: * Caller must hold the segment semaphore.
fs/nilfs2/sufile.c:		 * the segment allocation space while locking the semaphore
fs/nilfs2/the_nilfs.h: * @ns_sem: semaphore for shared states
fs/nilfs2/the_nilfs.h: * @ns_segctor_sem: semaphore protecting log write
fs/nilfs2/the_nilfs.h:	struct rw_semaphore	ns_sem;
fs/nilfs2/the_nilfs.h:	struct rw_semaphore	ns_segctor_sem;
fs/ntfs3/frecord.c:	struct rw_semaphore *run_lock;
fs/ntfs3/index.c: * Use rw_semaphore for read/write access to bitmap_run.
fs/ntfs3/index.c:	struct rw_semaphore *lock = &indx->run_lock;
fs/ntfs3/index.c: * Use rw_semaphore for read/write access to alloc_run.
fs/ntfs3/index.c:	struct rw_semaphore *lock = &indx->run_lock;
fs/ntfs3/ntfs_fs.h:	struct rw_semaphore rw_lock;
fs/ntfs3/ntfs_fs.h:	struct rw_semaphore run_lock;
fs/ntfs3/ntfs_fs.h:			struct rw_semaphore run_lock;
fs/ntfs3/record.c:	struct rw_semaphore *rw_lock = NULL;
fs/ocfs2/aops.c:		 * any additional semaphores or cluster locks.
fs/ocfs2/dcache.c: * Call this function with the parent dir semaphore and the parent dir
fs/ocfs2/dcache.c: * The dir semaphore will protect us from having to worry about
fs/ocfs2/inode.h:	struct rw_semaphore		ip_alloc_sem;
fs/ocfs2/inode.h:	struct rw_semaphore		ip_xattr_sem;
fs/ocfs2/journal.c: * WARNING: This will not release any semaphores or disk locks taken
fs/ocfs2/journal.h:	struct rw_semaphore       j_trans_barrier;
fs/ocfs2/ocfs2.h:	struct rw_semaphore nfs_sync_rwlock;
fs/ocfs2/refcounttree.h:	struct rw_semaphore rf_sem;
fs/orangefs/orangefs-kernel.h:	 * reader/writer semaphore on the orangefs_inode_s structure.
fs/orangefs/orangefs-kernel.h:	struct rw_semaphore xattr_sem;
fs/orangefs/super.c:	 * We want to clear everything except for rw_semaphore and the
fs/pipe.c: * semaphores: multiple processes may be waiting to write tokens back to the
fs/pipe.c:	 * Reading pipe state only -- no need for acquiring the semaphore.
fs/quota/dquot.c:/* This routine is guarded by s_umount semaphore */
fs/reiserfs/journal.c:#include <linux/semaphore.h>
fs/reiserfs/reiserfs.h:	struct rw_semaphore i_xattr_sem;
fs/reiserfs/reiserfs.h:reiserfs_down_read_safe(struct rw_semaphore *sem, struct super_block *s)
fs/reiserfs/stree.c: *  semaphores.
fs/smb/client/cifsglob.h:	 * for this semaphore to avoid deadlocks.
fs/smb/client/cifsglob.h:	struct rw_semaphore lock_sem;	/* protect the fields above */
fs/smb/client/cifsglob.h: * Here are all the locks (spinlock, mutex, semaphore) in cifs.ko, arranged according
fs/smb/client/cifsproto.h:extern void cifs_down_write(struct rw_semaphore *sem);
fs/smb/client/file.c:cifs_down_write(struct rw_semaphore *sem)
fs/smb/client/netmisc.c:	ERRDOS, 298, NT_STATUS_SEMAPHORE_LIMIT_EXCEEDED}, {
fs/smb/client/nterr.c:	{"NT_STATUS_SEMAPHORE_LIMIT_EXCEEDED",
fs/smb/client/nterr.c:	 NT_STATUS_SEMAPHORE_LIMIT_EXCEEDED},
fs/smb/client/nterr.h:#define NT_STATUS_SEMAPHORE_LIMIT_EXCEEDED 0xC0000000 | 0x0047
fs/smb/client/smb2maperror.c:	{STATUS_SEMAPHORE_LIMIT_EXCEEDED, -EIO,
fs/smb/client/smb2maperror.c:	"STATUS_SEMAPHORE_LIMIT_EXCEEDED"},
fs/smb/client/smb2maperror.c:	{STATUS_THREADPOOL_RELEASE_SEMAPHORE_ON_COMPLETION_FAILED, -EIO,
fs/smb/client/smb2maperror.c:	"STATUS_THREADPOOL_RELEASE_SEMAPHORE_ON_COMPLETION_FAILED"},
fs/smb/common/smb2status.h:#define STATUS_SEMAPHORE_LIMIT_EXCEEDED cpu_to_le32(0xC0000047)
fs/smb/common/smb2status.h:#define STATUS_THREADPOOL_RELEASE_SEMAPHORE_ON_COMPLETION_FAILED cpu_to_le32(0xC000070C)
fs/smb/server/connection.h:	struct rw_semaphore		session_lock;
fs/smb/server/connection.h:extern struct rw_semaphore conn_list_lock;
fs/smb/server/nterr.h:#define NT_STATUS_SEMAPHORE_LIMIT_EXCEEDED (0xC0000000 | 0x0047)
fs/smb/server/vfs_cache.h:	struct rw_semaphore		m_lock;
fs/ubifs/auth.c:		/* key was revoked before we acquired its semaphore */
fs/ubifs/commit.c: * by holding the commit semaphore down for writing. As few I/O operations as
fs/ubifs/commit.c: * written are merely identified. During commit end, the commit semaphore is no
fs/ubifs/ubifs.h:	struct rw_semaphore xattr_sem;
fs/ubifs/ubifs.h:	struct rw_semaphore commit_sem;
fs/udf/udf_i.h:	struct rw_semaphore	i_data_sem;
fs/xfs/xfs_buf.h:	 * hit to be fully processed. The semaphore straddles the cacheline
fs/xfs/xfs_buf.h:	 * which is the only bit that is touched if we hit the semaphore
fs/xfs/xfs_buf.h:	struct semaphore	b_sema;		/* semaphore for lockables */
fs/xfs/xfs_inode.h:	struct rw_semaphore	i_lock;		/* inode lock */
fs/xfs/xfs_linux.h:#include <linux/semaphore.h>
fs/xfs/xfs_log_priv.h:	struct semaphore	ic_sema;
fs/xfs/xfs_log_priv.h:	struct rw_semaphore	xc_ctx_lock ____cacheline_aligned_in_smp;
include/acpi/acconfig.h:/* Maximum count for a semaphore object */
include/acpi/acconfig.h:#define ACPI_MAX_SEMAPHORE_COUNT        256
include/acpi/acpiosxf.h: * Semaphore primitives
include/acpi/acpiosxf.h:#ifndef ACPI_USE_ALTERNATE_PROTOTYPE_acpi_os_create_semaphore
include/acpi/acpiosxf.h:acpi_os_create_semaphore(u32 max_units,
include/acpi/acpiosxf.h:			 u32 initial_units, acpi_semaphore * out_handle);
include/acpi/acpiosxf.h:#ifndef ACPI_USE_ALTERNATE_PROTOTYPE_acpi_os_delete_semaphore
include/acpi/acpiosxf.h:acpi_status acpi_os_delete_semaphore(acpi_semaphore handle);
include/acpi/acpiosxf.h:#ifndef ACPI_USE_ALTERNATE_PROTOTYPE_acpi_os_wait_semaphore
include/acpi/acpiosxf.h:acpi_os_wait_semaphore(acpi_semaphore handle, u32 units, u16 timeout);
include/acpi/acpiosxf.h:#ifndef ACPI_USE_ALTERNATE_PROTOTYPE_acpi_os_signal_semaphore
include/acpi/acpiosxf.h:acpi_status acpi_os_signal_semaphore(acpi_semaphore handle, u32 units);
include/acpi/acpiosxf.h: * Mutex primitives. May be configured to use semaphores instead via
include/acpi/acpiosxf.h:#if (ACPI_MUTEX_TYPE != ACPI_BINARY_SEMAPHORE)
include/acpi/actypes.h: * Synchronization objects - Mutexes, Semaphores, and spin_locks
include/acpi/actypes.h:#if (ACPI_MUTEX_TYPE == ACPI_BINARY_SEMAPHORE)
include/acpi/actypes.h: * Map the OSL Mutex interfaces to binary semaphores.
include/acpi/actypes.h:#define acpi_mutex                      acpi_semaphore
include/acpi/actypes.h:#define acpi_os_create_mutex(out_handle) acpi_os_create_semaphore (1, 1, out_handle)
include/acpi/actypes.h:#define acpi_os_delete_mutex(handle)    (void) acpi_os_delete_semaphore (handle)
include/acpi/actypes.h:#define acpi_os_acquire_mutex(handle,time) acpi_os_wait_semaphore (handle, 1, time)
include/acpi/actypes.h:#define acpi_os_release_mutex(handle)   (void) acpi_os_signal_semaphore (handle, 1)
include/acpi/actypes.h:#ifndef acpi_semaphore
include/acpi/actypes.h:#define acpi_semaphore                  void *
include/acpi/platform/acenv.h:#define ACPI_BINARY_SEMAPHORE       0
include/acpi/platform/acenv.h:/* Type of mutex supported by host. Default is binary semaphores. */
include/acpi/platform/acenv.h:#define ACPI_MUTEX_TYPE             ACPI_BINARY_SEMAPHORE
include/acpi/platform/acenv.h:/* NULL/invalid value to use for destroyed or not-yet-created semaphores. */
include/acpi/platform/acenv.h:#ifndef ACPI_SEMAPHORE_NULL
include/acpi/platform/acenv.h:#define ACPI_SEMAPHORE_NULL NULL
include/drm/task_barrier.h:#include <linux/semaphore.h>
include/drm/task_barrier.h: * Based on the Little book of semaphores - https://greenteapress.com/wp/semaphores/
include/drm/task_barrier.h:	struct semaphore enter_turnstile;
include/drm/task_barrier.h:	struct semaphore exit_turnstile;
include/drm/task_barrier.h:static inline void task_barrier_signal_turnstile(struct semaphore *turnstile,
include/dt-bindings/mailbox/tegra186-hsp.h: * mailbox, shared semaphore or arbitrated semaphore).
include/keys/user-type.h: *   - the payload must be read with RCU procedures or with the key semaphore
include/keys/user-type.h: *   - the payload may only be replaced with the key semaphore write-locked
include/linux/backing-dev-defs.h:	struct rw_semaphore wb_switch_rwsem; /* no cgwb switch while syncing */
include/linux/bcma/bcma_driver_chipcommon.h:#define BCMA_CC_NAND_SEMAPHORE		0x0C58
include/linux/blk-crypto-profile.h:	struct rw_semaphore lock;
include/linux/ceph/osd_client.h:	struct rw_semaphore    lock;
include/linux/cgroup-defs.h:extern struct percpu_rw_semaphore cgroup_threadgroup_rwsem;
include/linux/cgroup-defs.h: * using a percpu_rw_semaphore.
include/linux/comedi/comedidev.h: * @attach_lock: &struct rw_semaphore used to guard against the COMEDI device
include/linux/comedi/comedidev.h:	struct rw_semaphore attach_lock;
include/linux/cpufreq.h:	 * The rules for this semaphore:
include/linux/cpufreq.h:	 *   do a down_read on this semaphore.
include/linux/cpufreq.h:	struct rw_semaphore	rwsem;
include/linux/dmar.h:extern struct rw_semaphore dmar_global_lock;
include/linux/eventfd.h:#define EFD_FLAGS_SET (EFD_SHARED_FCNTL_FLAGS | EFD_SEMAPHORE)
include/linux/eventpoll.h:	 * Fast check to avoid the get/release of the semaphore. Since
include/linux/eventpoll.h:	 * we're doing this outside the semaphore lock, it might return
include/linux/eventpoll.h:	 * to avoid the semaphore lock. False positives simply cannot happen
include/linux/fb.h: * semaphore held, this is the only suitable locking mechanism we have
include/linux/fs.h:#include <linux/semaphore.h>
include/linux/fs.h:	struct rw_semaphore	invalidate_lock;
include/linux/fs.h:	struct rw_semaphore	i_mmap_rwsem;
include/linux/fs.h:	struct rw_semaphore	i_rwsem;
include/linux/fs.h:	struct percpu_rw_semaphore	rw_sem[SB_FREEZE_LEVELS];
include/linux/fs.h:	struct rw_semaphore	s_umount;
include/linux/fscache-cache.h:extern struct rw_semaphore fscache_addremove_sem;
include/linux/gnss.h:	struct rw_semaphore rwsem;
include/linux/habanalabs/cpucp_if.h: *                                 get device binding or semaphore etc.
include/linux/hid.h:#include <linux/semaphore.h>
include/linux/hid.h:	struct semaphore driver_input_lock;				/* protects the current driver */
include/linux/hil_mlc.h:#include <linux/semaphore.h>
include/linux/hil_mlc.h:	struct semaphore	csem;   /* Raised when loop idle */
include/linux/hil_mlc.h:	struct semaphore	osem;   /* Raised when outpacket dispatched */
include/linux/hil_mlc.h:	struct semaphore	isem;   /* Raised when a packet arrives */
include/linux/hisi_acc_qm.h:	struct rw_semaphore qps_lock;
include/linux/hp_sdc.h:	  struct semaphore *semaphore;	/* Semaphore to sleep on. */
include/linux/hp_sdc.h:#define HP_SDC_ACT_SEMAPHORE    0x20            /* Raise semaphore after */
include/linux/hugetlb.h:	struct rw_semaphore rw_sema;
include/linux/hugetlb.h:	struct rw_semaphore rw_sema;
include/linux/i3c/master.h:	struct rw_semaphore lock;
include/linux/ipc_namespace.h:	struct rw_semaphore rwsem;
include/linux/jbd2.h:	 * Semaphore for locking against concurrent checkpoints.
include/linux/key-type.h:	 * - the key's semaphore will be write-locked by the caller
include/linux/key-type.h:	 * - the key's semaphore will be readlocked by the caller
include/linux/key.h:	struct rw_semaphore	sem;		/* change vs change sem */
include/linux/leds.h:	struct rw_semaphore	 trigger_lock;
include/linux/lockd/lockd.h:	struct rw_semaphore	h_rwsem;	/* Reboot recovery lock */
include/linux/mdev.h:	struct rw_semaphore unreg_sem;
include/linux/mfd/intel-m10-bmc.h: * @bmcfw_lock: read/write semaphore to BMC firmware running state
include/linux/mfd/intel-m10-bmc.h:	struct rw_semaphore bmcfw_lock;		/* Protects bmcfw_state */
include/linux/mlx5/driver.h:#include <linux/semaphore.h>
include/linux/mlx5/driver.h:		struct semaphore sem;
include/linux/mlx5/driver.h:		struct semaphore pages_sem;
include/linux/mlx5/driver.h:		struct semaphore throttle_sem;
include/linux/mm.h:extern struct rw_semaphore nommu_region_sem;
include/linux/mm.h:/* This takes the mm semaphore itself */
include/linux/mm_types.h:	struct rw_semaphore lock;
include/linux/mm_types.h:		struct rw_semaphore mmap_lock;
include/linux/mmu_notifier.h: * semaphores. Notifier chains are only changed when all reverse maps and
include/linux/mux/driver.h:#include <linux/semaphore.h>
include/linux/mux/driver.h:	struct semaphore lock; /* protects the state of the mux */
include/linux/netpoll.h:	struct semaphore dev_lock;
include/linux/nfs_fs.h:			struct rw_semaphore	rmdir_sem;
include/linux/nfs_fs.h:	struct rw_semaphore	rwsem;
include/linux/notifier.h: * They use SRCU (Sleepable Read-Copy Update) instead of rw-semaphores for
include/linux/notifier.h:	struct rw_semaphore rwsem;
include/linux/parport.h:#include <linux/semaphore.h>
include/linux/parport.h:	struct semaphore irq;
include/linux/percpu-rwsem.h:struct percpu_rw_semaphore {
include/linux/percpu-rwsem.h:is_static struct percpu_rw_semaphore name = {				\
include/linux/percpu-rwsem.h:extern bool __percpu_down_read(struct percpu_rw_semaphore *, bool);
include/linux/percpu-rwsem.h:static inline void percpu_down_read(struct percpu_rw_semaphore *sem)
include/linux/percpu-rwsem.h:static inline bool percpu_down_read_trylock(struct percpu_rw_semaphore *sem)
include/linux/percpu-rwsem.h:static inline void percpu_up_read(struct percpu_rw_semaphore *sem)
include/linux/percpu-rwsem.h:extern bool percpu_is_read_locked(struct percpu_rw_semaphore *);
include/linux/percpu-rwsem.h:extern void percpu_down_write(struct percpu_rw_semaphore *);
include/linux/percpu-rwsem.h:extern void percpu_up_write(struct percpu_rw_semaphore *);
include/linux/percpu-rwsem.h:static inline bool percpu_is_write_locked(struct percpu_rw_semaphore *sem)
include/linux/percpu-rwsem.h:extern int __percpu_init_rwsem(struct percpu_rw_semaphore *,
include/linux/percpu-rwsem.h:extern void percpu_free_rwsem(struct percpu_rw_semaphore *);
include/linux/percpu-rwsem.h:static inline void percpu_rwsem_release(struct percpu_rw_semaphore *sem,
include/linux/percpu-rwsem.h:static inline void percpu_rwsem_acquire(struct percpu_rw_semaphore *sem,
include/linux/posix-clock.h:	struct rw_semaphore rwsem;
include/linux/printk.h: * output and call the console drivers.  If we fail to get the semaphore, we
include/linux/quota.h:	struct rw_semaphore dqio_sem;		/* Lock quota file while I/O in progress */
include/linux/rmap.h:	struct rw_semaphore rwsem;	/* W: modification, R: walking the list */
include/linux/rtnetlink.h:extern struct rw_semaphore pernet_ops_rwsem;
include/linux/rtnetlink.h:extern struct rw_semaphore net_rwsem;
include/linux/rwsem.h:/* rwsem.h: R/W semaphores, public interface
include/linux/rwsem.h: * Derived from asm-i386/semaphore.h
include/linux/rwsem.h:struct rw_semaphore {
include/linux/rwsem.h:static inline int rwsem_is_locked(struct rw_semaphore *sem)
include/linux/rwsem.h:static inline void rwsem_assert_held_nolockdep(const struct rw_semaphore *sem)
include/linux/rwsem.h:static inline void rwsem_assert_held_write_nolockdep(const struct rw_semaphore *sem)
include/linux/rwsem.h:	struct rw_semaphore name = __RWSEM_INITIALIZER(name)
include/linux/rwsem.h:extern void __init_rwsem(struct rw_semaphore *sem, const char *name,
include/linux/rwsem.h:static inline int rwsem_is_contended(struct rw_semaphore *sem)
include/linux/rwsem.h:struct rw_semaphore {
include/linux/rwsem.h:	struct rw_semaphore lockname = __RWSEM_INITIALIZER(lockname)
include/linux/rwsem.h:extern void  __init_rwsem(struct rw_semaphore *rwsem, const char *name,
include/linux/rwsem.h:static __always_inline int rwsem_is_locked(const struct rw_semaphore *sem)
include/linux/rwsem.h:static __always_inline void rwsem_assert_held_nolockdep(const struct rw_semaphore *sem)
include/linux/rwsem.h:static __always_inline void rwsem_assert_held_write_nolockdep(const struct rw_semaphore *sem)
include/linux/rwsem.h:static __always_inline int rwsem_is_contended(struct rw_semaphore *sem)
include/linux/rwsem.h:static inline void rwsem_assert_held(const struct rw_semaphore *sem)
include/linux/rwsem.h:static inline void rwsem_assert_held_write(const struct rw_semaphore *sem)
include/linux/rwsem.h:extern void down_read(struct rw_semaphore *sem);
include/linux/rwsem.h:extern int __must_check down_read_interruptible(struct rw_semaphore *sem);
include/linux/rwsem.h:extern int __must_check down_read_killable(struct rw_semaphore *sem);
include/linux/rwsem.h:extern int down_read_trylock(struct rw_semaphore *sem);
include/linux/rwsem.h:extern void down_write(struct rw_semaphore *sem);
include/linux/rwsem.h:extern int __must_check down_write_killable(struct rw_semaphore *sem);
include/linux/rwsem.h:extern int down_write_trylock(struct rw_semaphore *sem);
include/linux/rwsem.h:extern void up_read(struct rw_semaphore *sem);
include/linux/rwsem.h:extern void up_write(struct rw_semaphore *sem);
include/linux/rwsem.h:DEFINE_GUARD(rwsem_read, struct rw_semaphore *, down_read(_T), up_read(_T))
include/linux/rwsem.h:DEFINE_GUARD(rwsem_write, struct rw_semaphore *, down_write(_T), up_write(_T))
include/linux/rwsem.h:extern void downgrade_write(struct rw_semaphore *sem);
include/linux/rwsem.h:extern void down_read_nested(struct rw_semaphore *sem, int subclass);
include/linux/rwsem.h:extern int __must_check down_read_killable_nested(struct rw_semaphore *sem, int subclass);
include/linux/rwsem.h:extern void down_write_nested(struct rw_semaphore *sem, int subclass);
include/linux/rwsem.h:extern int down_write_killable_nested(struct rw_semaphore *sem, int subclass);
include/linux/rwsem.h:extern void _down_write_nest_lock(struct rw_semaphore *sem, struct lockdep_map *nest_lock);
include/linux/rwsem.h:extern void down_read_non_owner(struct rw_semaphore *sem);
include/linux/rwsem.h:extern void up_read_non_owner(struct rw_semaphore *sem);
include/linux/sched/signal.h:	struct rw_semaphore exec_update_lock;	/* Held while task_struct is
include/linux/semaphore.h: * Please see kernel/locking/semaphore.c for documentation of these functions
include/linux/semaphore.h:#ifndef __LINUX_SEMAPHORE_H
include/linux/semaphore.h:#define __LINUX_SEMAPHORE_H
include/linux/semaphore.h:struct semaphore {
include/linux/semaphore.h:#define __SEMAPHORE_INITIALIZER(name, n)				\
include/linux/semaphore.h: * Unlike mutexes, binary semaphores do not have an owner, so up() can
include/linux/semaphore.h:#define DEFINE_SEMAPHORE(_name, _n)	\
include/linux/semaphore.h:	struct semaphore _name = __SEMAPHORE_INITIALIZER(_name, _n)
include/linux/semaphore.h:static inline void sema_init(struct semaphore *sem, int val)
include/linux/semaphore.h:	*sem = (struct semaphore) __SEMAPHORE_INITIALIZER(*sem, val);
include/linux/semaphore.h:	lockdep_init_map(&sem->lock.dep_map, "semaphore->lock", &__key, 0);
include/linux/semaphore.h:extern void down(struct semaphore *sem);
include/linux/semaphore.h:extern int __must_check down_interruptible(struct semaphore *sem);
include/linux/semaphore.h:extern int __must_check down_killable(struct semaphore *sem);
include/linux/semaphore.h:extern int __must_check down_trylock(struct semaphore *sem);
include/linux/semaphore.h:extern int __must_check down_timeout(struct semaphore *sem, long jiffies);
include/linux/semaphore.h:extern void up(struct semaphore *sem);
include/linux/semaphore.h:#endif /* __LINUX_SEMAPHORE_H */
include/linux/srcu.h: * Enter a semaphore-like SRCU read-side critical section.  Note that
include/linux/srcu.h: * The semaphore-like nature of srcu_down_read() means that the matching
include/linux/syscalls.h:struct semaphore;
include/linux/tpm.h:	struct rw_semaphore ops_sem;
include/linux/tty.h:	struct ld_semaphore ldisc_sem;
include/linux/tty.h:	struct rw_semaphore termios_rwsem;
include/linux/tty_ldisc.h: * the semaphore definition
include/linux/tty_ldisc.h:struct ld_semaphore {
include/linux/tty_ldisc.h:void __init_ldsem(struct ld_semaphore *sem, const char *name,
include/linux/tty_ldisc.h:int ldsem_down_read(struct ld_semaphore *sem, long timeout);
include/linux/tty_ldisc.h:int ldsem_down_read_trylock(struct ld_semaphore *sem);
include/linux/tty_ldisc.h:int ldsem_down_write(struct ld_semaphore *sem, long timeout);
include/linux/tty_ldisc.h:int ldsem_down_write_trylock(struct ld_semaphore *sem);
include/linux/tty_ldisc.h:void ldsem_up_read(struct ld_semaphore *sem);
include/linux/tty_ldisc.h:void ldsem_up_write(struct ld_semaphore *sem);
include/linux/tty_ldisc.h:int ldsem_down_read_nested(struct ld_semaphore *sem, int subclass,
include/linux/tty_ldisc.h:int ldsem_down_write_nested(struct ld_semaphore *sem, int subclass,
include/linux/usb/hcd.h:extern struct rw_semaphore ehci_cf_port_reset_rwsem;
include/linux/user_namespace.h:	struct rw_semaphore	keyring_sem;
include/linux/userfaultfd_k.h:	struct rw_semaphore map_changing_lock;
include/linux/utsname.h:extern struct rw_semaphore uts_sem;
include/linux/vdpa.h:	struct rw_semaphore cf_lock; /* Protects get/set config */
include/linux/vfio_pci_core.h:	struct rw_semaphore	memory_lock;
include/net/mana/hw_channel.h:	struct semaphore sema;
include/net/netfilter/nf_flow_table.h:	struct rw_semaphore		flow_block_lock; /* Guards flow_block */
include/net/sch_generic.h:	struct rw_semaphore cb_lock; /* protects cb_list and offload counters */
include/net/sock.h: * mini-semaphore synchronizes multiple users amongst themselves.
include/rdma/ib_verbs.h:	struct rw_semaphore	tgt_qps_rwsem;
include/rdma/ib_verbs.h:	struct rw_semaphore event_handler_rwsem;
include/rdma/ib_verbs.h:	struct rw_semaphore	      client_data_rwsem;
include/scsi/scsi_transport_spi.h:	struct mutex dv_mutex; /* semaphore to serialise dv */
include/soc/arc/mcip.h:/* Semaphore Commands */
include/soc/tegra/bpmp.h:#include <linux/semaphore.h>
include/soc/tegra/bpmp.h:		struct semaphore lock;
include/sound/core.h:#include <linux/rwsem.h>		/* struct rw_semaphore */
include/sound/core.h:	struct rw_semaphore controls_rwsem;	/* controls lock (list and values) */
include/sound/seq_virmidi.h:	struct rw_semaphore filelist_sem;
include/target/iscsi/iscsi_target_core.h:	struct semaphore	np_login_sem;
include/target/target_core_base.h:#include <linux/semaphore.h>     /* struct semaphore */
include/target/target_core_base.h:	struct semaphore	caw_sem;
include/uapi/asm-generic/errno.h:#define	ENAVAIL		119	/* No XENIX semaphores available */
include/uapi/asm-generic/sembuf.h:	unsigned long	sem_nsems;	/* no. of semaphores in array */
include/uapi/drm/i915_drm.h:#define I915_PARAM_HAS_SEMAPHORES	 20
include/uapi/drm/i915_drm.h:#define   I915_SCHEDULER_CAP_SEMAPHORES	(1ul << 3)
include/uapi/drm/qaic_accel.h:/* semaphore flags */
include/uapi/drm/qaic_accel.h:/* Semaphore commands */
include/uapi/drm/qaic_accel.h: * struct qaic_sem - Defines a semaphore command for a BO slice.
include/uapi/drm/qaic_accel.h: * @sem0: In. Semaphore command 0. Must be 0 is not valid.
include/uapi/drm/qaic_accel.h: * @sem1: In. Semaphore command 1. Must be 0 is not valid.
include/uapi/drm/qaic_accel.h: * @sem2: In. Semaphore command 2. Must be 0 is not valid.
include/uapi/drm/qaic_accel.h: * @sem3: In. Semaphore command 3. Must be 0 is not valid.
include/uapi/drm/v3d_drm.h:/* struct drm_v3d_sem - wait/signal semaphore
include/uapi/drm/v3d_drm.h: * If binary semaphore, it only takes syncobj handle and ignores flags and
include/uapi/drm/v3d_drm.h:	/* Array of wait and signal semaphores */
include/uapi/linux/capability.h:/* Allow removing semaphores */
include/uapi/linux/capability.h:/* Used instead of CAP_CHOWN to "chown" IPC message queues, semaphores
include/uapi/linux/eventfd.h:#define EFD_SEMAPHORE (1 << 0)
include/uapi/linux/sem.h:	struct sem	*sem_base;		/* ptr to first semaphore in array */
include/uapi/linux/sem.h:	unsigned short	sem_nsems;		/* no. of semaphores in array */
include/uapi/linux/sem.h:	unsigned short  sem_num;	/* semaphore index in array */
include/uapi/linux/sem.h:	short		sem_op;		/* semaphore operation */
include/uapi/linux/sem.h:#define SEMMNI  32000           /* <= IPCMNI  max # of semaphore identifiers */
include/uapi/linux/sem.h:#define SEMMSL  32000           /* <= INT_MAX max num of semaphores per id */
include/uapi/linux/sem.h:#define SEMMNS  (SEMMNI*SEMMSL) /* <= INT_MAX max # of semaphores in system */
include/uapi/linux/sem.h:#define SEMVMX  32767           /* <= 32767 semaphore maximum value */
include/uapi/linux/sem.h:#define SEMMAP  SEMMNS          /* # of entries in semaphore map */
include/uapi/linux/sysctl.h: 	KERN_SEM=43,		/* struct: sysv semaphore limits */
include/ufs/ufshcd.h: * @host_sem: semaphore used to serialize concurrent contexts
include/ufs/ufshcd.h:	struct semaphore host_sem;
include/ufs/ufshcd.h:	struct rw_semaphore clk_scaling_lock;
include/video/radeon.h:#define SW_SEMAPHORE                           0x013C
include/video/udlfb.h:	struct semaphore limit_sem;
include/xen/xenbus.h:#include <linux/semaphore.h>
include/xen/xenbus.h:	struct semaphore reclaim_sem;
ipc/sem.c: * This file implements System V semaphores.
ipc/sem.c: * - multiple semaphore operations that alter the same semaphore in
ipc/sem.c: *     the per-semaphore array structure.
ipc/sem.c: *   Thus: Perfect SMP scaling between independent semaphore arrays.
ipc/sem.c: *         If multiple semaphores in one array are used, then cache line
ipc/sem.c: *         trashing on the semaphore array spinlock will limit the scaling.
ipc/sem.c: *   Semaphores are actively given to waiting tasks (necessary for FIFO).
ipc/sem.c: * - A woken up task may not even touch the semaphore array anymore, it may
ipc/sem.c: *   semaphore array, lazily allocated). For backwards compatibility, multiple
ipc/sem.c: *   and per-semaphore list (stored in the array). This allows to achieve FIFO
ipc/sem.c:/* One semaphore structure for each semaphore in the system. */
ipc/sem.c:	 * PID of the process that last modified the semaphore. For
ipc/sem.c:					/* that alter the semaphore */
ipc/sem.c:					/* that do not alter the semaphore*/
ipc/sem.c:/* One sem_array data structure for each set of semaphores in the system. */
ipc/sem.c:	int			sem_nsems;	/* no. of semaphores in array */
ipc/sem.c:	struct list_head	list_id;	/* per semaphore array list:
ipc/sem.c:	int			semid;		/* semaphore set identifier */
ipc/sem.c:						/* one per semaphore */
ipc/sem.c: * b) global or semaphore sem_lock() for read/write:
ipc/sem.c: * @sma: semaphore array
ipc/sem.c: * It must be called prior to dropping the global semaphore array lock.
ipc/sem.c:	 * Move all pending operation back into the per-semaphore
ipc/sem.c: * @sma: semaphore array
ipc/sem.c: * This function merges all per-semaphore queues into the global queue.
ipc/sem.c: * If the request contains only one semaphore operation, and there are
ipc/sem.c: * no complex transactions pending, lock only the semaphore involved.
ipc/sem.c: * Otherwise, lock the entire semaphore array, since we either have
ipc/sem.c: * multiple semaphores in our own semops, or we need to look at
ipc/sem.c: * semaphores from other pending complex operations.
ipc/sem.c:	 * Only one semaphore affected - try to optimize locking.
ipc/sem.c:		 * Acquire the per-semaphore lock.
ipc/sem.c: * newary - Create a new semaphore set
ipc/sem.c: * perform_atomic_semop[_slow] - Attempt to perform semaphore
ipc/sem.c: * @sma: semaphore array
ipc/sem.c: * indicated by the semaphore operation (sem_op):
ipc/sem.c:	 * We scan the semaphore set twice, first to ensure that the entire
ipc/sem.c: * @sma: semaphore array
ipc/sem.c: * @sma: semaphore array.
ipc/sem.c: * @semnum: semaphore that was modified.
ipc/sem.c: * wake_const_ops must be called after a semaphore in a semaphore array
ipc/sem.c: * semaphore.
ipc/sem.c: * @sma: semaphore array
ipc/sem.c: * on the actual changes that were performed on the semaphore array.
ipc/sem.c:	/* first: the per-semaphore queues, if known */
ipc/sem.c:		 * No sops means modified semaphores not known.
ipc/sem.c:	 * If one of the modified semaphores got 0,
ipc/sem.c: * @sma: semaphore array.
ipc/sem.c: * @semnum: semaphore that was modified.
ipc/sem.c: * update_queue must be called after a semaphore in a semaphore array
ipc/sem.c: * was modified. If multiple semaphores were modified, update_queue must
ipc/sem.c: * semaphore.
ipc/sem.c:		/* If we are scanning the single sop, per-semaphore list of
ipc/sem.c:		 * one semaphore and that semaphore is 0, then it is not
ipc/sem.c:		 * be in the  per semaphore pending queue, and decrements
ipc/sem.c: * @sma: semaphore array
ipc/sem.c: * @sma: semaphore array
ipc/sem.c: * based on the actual changes that were performed on the semaphore array.
ipc/sem.c:		/* semaphore array uses the global queue - just process it. */
ipc/sem.c:			 * No sops, thus the modified semaphores are not
ipc/sem.c:			 * Check the semaphores that were increased:
ipc/sem.c:			 *   semaphore ops won't be able to run: If the
ipc/sem.c: * check_qop: Test if a queued operation sleeps on the semaphore semnum
ipc/sem.c:	 * semaphores. This violates SUS, therefore it was changed to the
ipc/sem.c:/* The following counts are associated to each semaphore:
ipc/sem.c: * Per definition, a task waits only on the semaphore of the first semop
ipc/sem.c:		/* all task on a per-semaphore list sleep on exactly
ipc/sem.c:		 * that semaphore
ipc/sem.c:/* Free a semaphore set. freeary() is called with sem_ids.rwsem locked
ipc/sem.c: * as a writer and the spinlock for this semaphore set hold. sem_ids.rwsem
ipc/sem.c:	/* Free the existing undo structures for this semaphore set.  */
ipc/sem.c:	/* Remove the semaphore set from the IDR */
ipc/sem.c: * @semid: semaphore array id
ipc/sem.c: * The size of the undo structure depends on the size of the semaphore
ipc/sem.c:	/* step 1: figure out the size of the semaphore array */
ipc/sem.c:	/* step 3: Acquire the lock on semaphore array */
ipc/sem.c:			 * to have accessed the same semaphore, thus use
ipc/sem.c:	 * only a per-semaphore lock is held and it's OK to proceed with the
ipc/sem.c: * add semadj values to semaphores, free undo structures.
ipc/sem.c: * undo structures are not freed when semaphore arrays are destroyed
ipc/sem.c:			struct sem *semaphore = &sma->sems[i];
ipc/sem.c:				semaphore->semval += un->semadj[i];
ipc/sem.c:				 * Range checks of the new semaphore value,
ipc/sem.c:				 * Linux caps the semaphore value, both at 0
ipc/sem.c:				if (semaphore->semval < 0)
ipc/sem.c:					semaphore->semval = 0;
ipc/sem.c:				if (semaphore->semval > SEMVMX)
ipc/sem.c:					semaphore->semval = SEMVMX;
ipc/sem.c:				ipc_update_pid(&semaphore->sempid, task_tgid(current));
ipc/util.c: * The various sysv ipc resources (semaphores, messages and shared
ipc/util.h:		int nsems;	/* for semaphores */
kernel/dma.c: * This doesn't really matter now, but it will once we get real semaphores
kernel/events/core.c: * The following values specify a reference counter (or semaphore in the
kernel/events/uprobes.c:	struct rw_semaphore	register_rwsem;
kernel/events/uprobes.c:	struct rw_semaphore	consumer_rwsem;
kernel/fork.c:	 * to a new ipc namespace, the semaphore arrays from the old
kernel/kcmp.c:static void kcmp_unlock(struct rw_semaphore *l1, struct rw_semaphore *l2)
kernel/kcmp.c:static int kcmp_lock(struct rw_semaphore *l1, struct rw_semaphore *l2)
kernel/locking/Makefile:obj-y += mutex.o semaphore.o rwsem.o percpu-rwsem.o
kernel/locking/locktorture.c:static struct percpu_rw_semaphore pcpu_rwsem;
kernel/locking/mutex.c: * about this when converting semaphore users to mutexes.
kernel/locking/percpu-rwsem.c:int __percpu_init_rwsem(struct percpu_rw_semaphore *sem,
kernel/locking/percpu-rwsem.c:void percpu_free_rwsem(struct percpu_rw_semaphore *sem)
kernel/locking/percpu-rwsem.c:static bool __percpu_down_read_trylock(struct percpu_rw_semaphore *sem)
kernel/locking/percpu-rwsem.c:static inline bool __percpu_down_write_trylock(struct percpu_rw_semaphore *sem)
kernel/locking/percpu-rwsem.c:static bool __percpu_rwsem_trylock(struct percpu_rw_semaphore *sem, bool reader)
kernel/locking/percpu-rwsem.c:	struct percpu_rw_semaphore *sem = key;
kernel/locking/percpu-rwsem.c:static void percpu_rwsem_wait(struct percpu_rw_semaphore *sem, bool reader)
kernel/locking/percpu-rwsem.c:bool __sched __percpu_down_read(struct percpu_rw_semaphore *sem, bool try)
kernel/locking/percpu-rwsem.c:bool percpu_is_read_locked(struct percpu_rw_semaphore *sem)
kernel/locking/percpu-rwsem.c:static bool readers_active_check(struct percpu_rw_semaphore *sem)
kernel/locking/percpu-rwsem.c:void __sched percpu_down_write(struct percpu_rw_semaphore *sem)
kernel/locking/percpu-rwsem.c:void percpu_up_write(struct percpu_rw_semaphore *sem)
kernel/locking/rwbase_rt.c: * RT-specific reader/writer semaphores and reader/writer locks
kernel/locking/rwbase_rt.c: * down_read/read_lock()#3 has the consequence, that rw semaphores and rw
kernel/locking/rwbase_rt.c: * Common code shared between RT rw_semaphore and rwlock
kernel/locking/rwsem.c:/* kernel/rwsem.c: R/W semaphores, public implementation
kernel/locking/rwsem.c: * Derived from asm-i386/semaphore.h
kernel/locking/rwsem.c:static inline void rwsem_set_owner(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline void rwsem_clear_owner(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline bool rwsem_test_oflags(struct rw_semaphore *sem, long flags)
kernel/locking/rwsem.c:static inline void __rwsem_set_reader_owned(struct rw_semaphore *sem,
kernel/locking/rwsem.c:static inline void rwsem_set_reader_owned(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline bool is_rwsem_reader_owned(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline void rwsem_clear_reader_owned(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline void rwsem_clear_reader_owned(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline void rwsem_set_nonspinnable(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline bool rwsem_read_trylock(struct rw_semaphore *sem, long *cntp)
kernel/locking/rwsem.c:static inline bool rwsem_write_trylock(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline struct task_struct *rwsem_owner(struct rw_semaphore *sem)
kernel/locking/rwsem.c:rwsem_owner_flags(struct rw_semaphore *sem, unsigned long *pflags)
kernel/locking/rwsem.c: * Guide to the rw_semaphore's count field.
kernel/locking/rwsem.c:void __init_rwsem(struct rw_semaphore *sem, const char *name,
kernel/locking/rwsem.c:	 * Make sure we are not reinitializing a held semaphore:
kernel/locking/rwsem.c:rwsem_add_waiter(struct rw_semaphore *sem, struct rwsem_waiter *waiter)
kernel/locking/rwsem.c:rwsem_del_waiter(struct rw_semaphore *sem, struct rwsem_waiter *waiter)
kernel/locking/rwsem.c:static void rwsem_mark_wake(struct rw_semaphore *sem,
kernel/locking/rwsem.c:rwsem_del_wake_waiter(struct rw_semaphore *sem, struct rwsem_waiter *waiter,
kernel/locking/rwsem.c:static inline bool rwsem_try_write_lock(struct rw_semaphore *sem,
kernel/locking/rwsem.c:static inline bool rwsem_try_write_lock_unqueued(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline bool rwsem_can_spin_on_owner(struct rw_semaphore *sem)
kernel/locking/rwsem.c:rwsem_spin_on_owner(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline u64 rwsem_rspin_threshold(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static bool rwsem_optimistic_spin(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline void clear_nonspinnable(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline bool rwsem_can_spin_on_owner(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline bool rwsem_optimistic_spin(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline void clear_nonspinnable(struct rw_semaphore *sem) { }
kernel/locking/rwsem.c:rwsem_spin_on_owner(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline void rwsem_cond_wake_waiter(struct rw_semaphore *sem, long count,
kernel/locking/rwsem.c:static struct rw_semaphore __sched *
kernel/locking/rwsem.c:rwsem_down_read_slowpath(struct rw_semaphore *sem, long count, unsigned int state)
kernel/locking/rwsem.c:static struct rw_semaphore __sched *
kernel/locking/rwsem.c:rwsem_down_write_slowpath(struct rw_semaphore *sem, int state)
kernel/locking/rwsem.c: * handle waking up a waiter on the semaphore
kernel/locking/rwsem.c:static struct rw_semaphore *rwsem_wake(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static struct rw_semaphore *rwsem_downgrade_wake(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static __always_inline int __down_read_common(struct rw_semaphore *sem, int state)
kernel/locking/rwsem.c:static __always_inline void __down_read(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static __always_inline int __down_read_interruptible(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static __always_inline int __down_read_killable(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline int __down_read_trylock(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static __always_inline int __down_write_common(struct rw_semaphore *sem, int state)
kernel/locking/rwsem.c:static __always_inline void __down_write(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static __always_inline int __down_write_killable(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline int __down_write_trylock(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline void __up_read(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline void __up_write(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline void __downgrade_write(struct rw_semaphore *sem)
kernel/locking/rwsem.c:void __init_rwsem(struct rw_semaphore *sem, const char *name,
kernel/locking/rwsem.c:static inline void __down_read(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline int __down_read_interruptible(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline int __down_read_killable(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline int __down_read_trylock(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline void __up_read(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline void __sched __down_write(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline int __sched __down_write_killable(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline int __down_write_trylock(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline void __up_write(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline void __downgrade_write(struct rw_semaphore *sem)
kernel/locking/rwsem.c:static inline void __rwsem_set_reader_owned(struct rw_semaphore *sem,
kernel/locking/rwsem.c:static inline bool is_rwsem_reader_owned(struct rw_semaphore *sem)
kernel/locking/rwsem.c:void __sched down_read(struct rw_semaphore *sem)
kernel/locking/rwsem.c:int __sched down_read_interruptible(struct rw_semaphore *sem)
kernel/locking/rwsem.c:int __sched down_read_killable(struct rw_semaphore *sem)
kernel/locking/rwsem.c:int down_read_trylock(struct rw_semaphore *sem)
kernel/locking/rwsem.c:void __sched down_write(struct rw_semaphore *sem)
kernel/locking/rwsem.c:int __sched down_write_killable(struct rw_semaphore *sem)
kernel/locking/rwsem.c:int down_write_trylock(struct rw_semaphore *sem)
kernel/locking/rwsem.c:void up_read(struct rw_semaphore *sem)
kernel/locking/rwsem.c:void up_write(struct rw_semaphore *sem)
kernel/locking/rwsem.c:void downgrade_write(struct rw_semaphore *sem)
kernel/locking/rwsem.c:void down_read_nested(struct rw_semaphore *sem, int subclass)
kernel/locking/rwsem.c:int down_read_killable_nested(struct rw_semaphore *sem, int subclass)
kernel/locking/rwsem.c:void _down_write_nest_lock(struct rw_semaphore *sem, struct lockdep_map *nest)
kernel/locking/rwsem.c:void down_read_non_owner(struct rw_semaphore *sem)
kernel/locking/rwsem.c:void down_write_nested(struct rw_semaphore *sem, int subclass)
kernel/locking/rwsem.c:int __sched down_write_killable_nested(struct rw_semaphore *sem, int subclass)
kernel/locking/rwsem.c:void up_read_non_owner(struct rw_semaphore *sem)
kernel/locking/semaphore.c: * This file implements counting semaphores.
kernel/locking/semaphore.c: * A counting semaphore may be acquired 'n' times before sleeping.
kernel/locking/semaphore.c: * The spinlock controls access to the other members of the semaphore.
kernel/locking/semaphore.c: * parts of the kernel expect to be able to use down() on a semaphore in
kernel/locking/semaphore.c: * semaphore.  If it's zero, there may be tasks waiting on the wait_list.
kernel/locking/semaphore.c:#include <linux/semaphore.h>
kernel/locking/semaphore.c:static noinline void __down(struct semaphore *sem);
kernel/locking/semaphore.c:static noinline int __down_interruptible(struct semaphore *sem);
kernel/locking/semaphore.c:static noinline int __down_killable(struct semaphore *sem);
kernel/locking/semaphore.c:static noinline int __down_timeout(struct semaphore *sem, long timeout);
kernel/locking/semaphore.c:static noinline void __up(struct semaphore *sem);
kernel/locking/semaphore.c: * down - acquire the semaphore
kernel/locking/semaphore.c: * @sem: the semaphore to be acquired
kernel/locking/semaphore.c: * Acquires the semaphore.  If no more tasks are allowed to acquire the
kernel/locking/semaphore.c: * semaphore, calling this function will put the task to sleep until the
kernel/locking/semaphore.c: * semaphore is released.
kernel/locking/semaphore.c:void __sched down(struct semaphore *sem)
kernel/locking/semaphore.c: * down_interruptible - acquire the semaphore unless interrupted
kernel/locking/semaphore.c: * @sem: the semaphore to be acquired
kernel/locking/semaphore.c: * Attempts to acquire the semaphore.  If no more tasks are allowed to
kernel/locking/semaphore.c: * acquire the semaphore, calling this function will put the task to sleep.
kernel/locking/semaphore.c: * If the semaphore is successfully acquired, this function returns 0.
kernel/locking/semaphore.c:int __sched down_interruptible(struct semaphore *sem)
kernel/locking/semaphore.c: * down_killable - acquire the semaphore unless killed
kernel/locking/semaphore.c: * @sem: the semaphore to be acquired
kernel/locking/semaphore.c: * Attempts to acquire the semaphore.  If no more tasks are allowed to
kernel/locking/semaphore.c: * acquire the semaphore, calling this function will put the task to sleep.
kernel/locking/semaphore.c: * -EINTR.  If the semaphore is successfully acquired, this function returns
kernel/locking/semaphore.c:int __sched down_killable(struct semaphore *sem)
kernel/locking/semaphore.c: * down_trylock - try to acquire the semaphore, without waiting
kernel/locking/semaphore.c: * @sem: the semaphore to be acquired
kernel/locking/semaphore.c: * Try to acquire the semaphore atomically.  Returns 0 if the semaphore has
kernel/locking/semaphore.c: * and the semaphore can be released by any task or interrupt.
kernel/locking/semaphore.c:int __sched down_trylock(struct semaphore *sem)
kernel/locking/semaphore.c: * down_timeout - acquire the semaphore within a specified time
kernel/locking/semaphore.c: * @sem: the semaphore to be acquired
kernel/locking/semaphore.c: * Attempts to acquire the semaphore.  If no more tasks are allowed to
kernel/locking/semaphore.c: * acquire the semaphore, calling this function will put the task to sleep.
kernel/locking/semaphore.c: * If the semaphore is not released within the specified number of jiffies,
kernel/locking/semaphore.c: * this function returns -ETIME.  It returns 0 if the semaphore was acquired.
kernel/locking/semaphore.c:int __sched down_timeout(struct semaphore *sem, long timeout)
kernel/locking/semaphore.c: * up - release the semaphore
kernel/locking/semaphore.c: * @sem: the semaphore to release
kernel/locking/semaphore.c: * Release the semaphore.  Unlike mutexes, up() may be called from any
kernel/locking/semaphore.c:void __sched up(struct semaphore *sem)
kernel/locking/semaphore.c:struct semaphore_waiter {
kernel/locking/semaphore.c:static inline int __sched ___down_common(struct semaphore *sem, long state,
kernel/locking/semaphore.c:	struct semaphore_waiter waiter;
kernel/locking/semaphore.c:static inline int __sched __down_common(struct semaphore *sem, long state,
kernel/locking/semaphore.c:static noinline void __sched __down(struct semaphore *sem)
kernel/locking/semaphore.c:static noinline int __sched __down_interruptible(struct semaphore *sem)
kernel/locking/semaphore.c:static noinline int __sched __down_killable(struct semaphore *sem)
kernel/locking/semaphore.c:static noinline int __sched __down_timeout(struct semaphore *sem, long timeout)
kernel/locking/semaphore.c:static noinline void __sched __up(struct semaphore *sem)
kernel/locking/semaphore.c:	struct semaphore_waiter *waiter = list_first_entry(&sem->wait_list,
kernel/locking/semaphore.c:						struct semaphore_waiter, list);
kernel/module/kmod.c:static DEFINE_SEMAPHORE(kmod_concurrent_max, MAX_KMOD_CONCURRENT);
kernel/nsproxy.c:	 * to a new ipc namespace, the semaphore arrays from the old
kernel/printk/internal.h: * semaphore and some of console functions (console_unlock()/etc.), so
kernel/printk/printk.c:static DEFINE_SEMAPHORE(console_sem, 1);
kernel/printk/printk.c: * keeping track if we have the console semaphore held. It's
kernel/printk/printk.c: * locked without the console semaphore held).
kernel/printk/printk.c:		 * semaphore. The release will print out buffers. With the
kernel/printk/printk.c:		/* Semaphores are not NMI-safe. */
kernel/printk/printk.c:		 * semaphore. "Hope and pray" that this is not the
kernel/printk/printk.c:	 *   - semaphores are not NMI-safe
kernel/rcu/rcutorture.c:	struct rw_semaphore *rwsems[] = { &rwsem0, &rwsem1, &rwsem2, &rwsem3, &rwsem4,
kernel/rcu/refscale.c:static struct rw_semaphore test_rwsem;
kernel/sched/autogroup.h:	struct rw_semaphore	lock;
kernel/sched/completion.c: * It differs from semaphores in that their default case is the opposite,
kernel/sched/completion.c: * wait_for_completion default blocks whereas semaphore default non-block. The
kernel/sched/completion.c: * something which isn't entirely natural for semaphores.
kernel/sched/completion.c: * But more importantly, the primitive documents the usage. Semaphores would
kernel/sched/core.c: *   1. Explicit blocking: mutex, semaphore, waitqueue, etc.
kernel/sched/idle.c: * NOTE: no locks or semaphores should be used here
kernel/seccomp.c: * @requests: A semaphore that users of this notification can wait on for
kernel/taskstats.c:	struct rw_semaphore sem;
kernel/trace/trace_output.h:extern struct rw_semaphore trace_event_sem;
lib/Kconfig.debug:	bool "RW Semaphore debugging: basic checks"
lib/Kconfig.debug:	  This debugging feature allows mismatched rw semaphore locks
lib/codetag.c:	struct rw_semaphore mod_lock; /* protects mod_idr */
lib/digsig.c:		/* key was revoked before we acquired its semaphore */
lib/locking-selftest.c: * mutexes and rw-semaphores.
lib/locking-selftest.c:	struct mutex *mutex, struct rw_semaphore *rwsem)\
lib/test_lockup.c:MODULE_PARM_DESC(lock_rwsem_ptr, "lock rw_semaphore at address");
lib/test_lockup.c:			pr_notice("lock rw_semaphore %ps\n",
lib/test_lockup.c:			down_read((struct rw_semaphore *)lock_rwsem_ptr);
lib/test_lockup.c:			down_write((struct rw_semaphore *)lock_rwsem_ptr);
lib/test_lockup.c:			up_read((struct rw_semaphore *)lock_rwsem_ptr);
lib/test_lockup.c:			up_write((struct rw_semaphore *)lock_rwsem_ptr);
lib/test_lockup.c:			pr_notice("unlock rw_semaphore %ps\n",
lib/test_lockup.c:	    test_kernel_ptr(lock_rwsem_ptr, sizeof(struct rw_semaphore)))
lib/test_lockup.c:		       offsetof(struct rw_semaphore, rwbase.rtmutex.wait_lock.magic),
lib/test_lockup.c:		       offsetof(struct rw_semaphore, wait_lock.magic),
lib/test_maple_tree.c:	struct rw_semaphore mt_lock, newmt_lock;
lib/test_maple_tree.c:	struct rw_semaphore mt_lock, newmt_lock;
lib/test_maple_tree.c:	struct rw_semaphore newmt_lock;
lib/test_objpool.c:	struct rw_semaphore start;
lib/test_vmalloc.c: * Read write semaphore for synchronization of setup
mm/hugetlb.c:	 * Semaphore synchronizes access to vma_lock->vma field.
mm/hugetlb.c:	 * - For shared mappings this is a per-vma semaphore that may be
mm/hugetlb.c: * Called with mm->mmap_lock writer semaphore held.
mm/hugetlb.c:	 * vma specific semaphore used for pmd sharing and fault/truncation
mm/io-mapping.c: *  Note: this is only safe if the mm semaphore is held when called.
mm/khugepaged.c:	 * Don't wait for semaphore (to avoid long wait times).  Just move to
mm/memory-failure.c:		 * this, take semaphore in write mode here and set
mm/memory.c: * Note: this is only safe if the mm semaphore is held when called.
mm/memory.c: * By the time we get here, we already hold the mm semaphore
mm/memory.c: * Only IO mappings and raw PFN mappings are allowed.  The mmap semaphore
mm/memory.c: * should be taken for read, and the mmap semaphore cannot be released
mm/migrate.c:			 * semaphore in write mode here and set TTU_RMAP_LOCKED
mm/mincore.c: * all the arguments, we hold the mmap semaphore: we should
mm/nommu.c: * - the caller must hold the region semaphore for writing, which this releases
mm/oom_kill.c:	 * oom killed thread cannot exit because it requires the semaphore and
mm/vma.c: * Called with the mm semaphore held.
net/9p/trans_rdma.c:#include <linux/semaphore.h>
net/9p/trans_rdma.c: * @sq_sem: Semaphore for the SQ
net/9p/trans_rdma.c: * @rq_sem: Semaphore for the RQ
net/9p/trans_rdma.c:	struct semaphore sq_sem;
net/9p/trans_rdma.c:	struct semaphore rq_sem;
net/appletalk/ddp.c:	 * Fixme: Raise/Lower a routing change semaphore for these
net/batman-adv/hard-interface.c: * Callers must hold the rtnl semaphore. You may want batadv_get_real_netdev()
net/batman-adv/types.h:	/** @sending: sending binary semaphore: 1 if sending, 0 is not */
net/ceph/osd_client.c:static inline bool rwsem_is_wrlocked(struct rw_semaphore *sem)
net/core/dev.c: *	Find an interface by name. Must be called under RTNL semaphore.
net/core/dev.c: *	about locking. The caller must hold the RTNL semaphore.
net/core/dev.c: *	This is a wrapper around register_netdevice that takes the rtnl semaphore
net/core/dev.c: * 2) Since we run with the RTNL semaphore not held, we can sleep
net/core/dev.c: *	Callers must hold the rtnl semaphore.  You may want
net/core/dev.c: *	the rtnl semaphore.  In general you want to use this and not
net/core/dev.c: *	Callers must hold the rtnl semaphore.
net/core/dev.c: *       to take the rtnl semaphore.
net/core/dev.h:extern struct rw_semaphore dev_addr_sem;
net/core/link_watch.c:/* Must be called with the rtnl semaphore held */
net/dns_resolver/dns_key.c: * - the key's semaphore is read-locked
net/ipv4/devinet.c:/* Called only from RTNL semaphored context. No locks. */
net/ipv4/devinet.c:/* Called only under RTNL semaphore */
net/ipv4/ipmr.c: * Note that the changes are semaphored via rtnl_lock.
net/ipv6/ip6mr.c:   Note that the changes are semaphored via rtnl_lock.
net/netfilter/ipvs/ip_vs_pe.c:/* semaphore for IPVS PEs. */
net/netfilter/ipvs/ip_vs_sched.c:/* semaphore for schedulers */
net/rds/ib.h:extern struct rw_semaphore rds_ib_devices_lock;
net/rxrpc/call_object.c:static DEFINE_SEMAPHORE(rxrpc_call_limiter, 1000);
net/rxrpc/call_object.c:static DEFINE_SEMAPHORE(rxrpc_kernel_call_limiter, 1000);
net/rxrpc/call_object.c:static struct semaphore *rxrpc_get_call_slot(struct rxrpc_call_params *p, gfp_t gfp)
net/rxrpc/call_object.c:	struct semaphore *limiter = &rxrpc_call_limiter;
net/rxrpc/call_object.c:	struct semaphore *limiter = &rxrpc_call_limiter;
net/rxrpc/call_object.c:	struct semaphore *limiter;
net/sched/act_api.c:		/* We dropped the RTNL semaphore in order to
net/sched/cls_api.c:	/* We dropped the RTNL semaphore in order to perform
net/sched/sch_api.c:			/* We dropped the RTNL semaphore in order to
net/smc/smc_core.c:	struct rw_semaphore *lock;	/* lock buffer list */
net/smc/smc_core.c:					     struct rw_semaphore *lock,
net/smc/smc_core.c:static int _smcr_buf_map_lgr(struct smc_link *lnk, struct rw_semaphore *lock,
net/smc/smc_core.c:	struct rw_semaphore *lock;	/* lock buffer list */
net/smc/smc_core.h:	struct rw_semaphore	sndbufs_lock;	/* protects tx buffers */
net/smc/smc_core.h:	struct rw_semaphore	rmbs_lock;	/* protects rx buffers */
net/smc/smc_core.h:			struct rw_semaphore	llc_conf_mutex;
net/socket.c: *	   i.e. under semaphore.
scripts/checkpatch.pl:# check for semaphores initialized locked
scripts/spelling.txt:semaphone||semaphore
scripts/tags.sh:	'/\<DEFINE_\(RT_MUTEX\|MUTEX\|SEMAPHORE\|SPINLOCK\)([[:space:]]*\([[:alnum:]_]*\)/\2/v/'
security/integrity/ima/ima_main.c: * IMA's mmap appraisal policy rules.  Due to locking issues (mmap semaphore
security/keys/big_key.c: * - the key's semaphore is read-locked
security/keys/encrypted-keys/encrypted.c:		/* key was revoked before we acquired its semaphore */
security/keys/gc.c:	 * destroy its payload with its semaphore held.
security/keys/key.c: * called with the target keyring's semaphore writelocked.  The target key's
security/keys/key.c: * semaphore need not be locked as instantiation is serialised by
security/keys/keyctl.c:	 * Read the data with the semaphore held (since we might sleep)
security/keys/keyring.c: * Semaphore to serialise link/link calls to prevent two link calls in parallel
security/keys/keyring.c: * The keyring's semaphore is read-locked by the caller.  This prevents someone
security/keys/keyring.c: * Semaphore to serialise restriction setup to prevent reference count
security/keys/keyring.c: * caller must also hold a lock on the keyring semaphore.
security/keys/keyring.c: * This function will write-lock the keyring's semaphore and will consume some
security/keys/keyring.c: * This function will write-lock the keyring's semaphore.
security/keys/keyring.c: * This function will write-lock both keyring's semaphores and will consume
security/keys/process_keys.c:/* Session keyring create vs join semaphore */
security/keys/process_keys.c: * Named session keyrings are joined with a semaphore held to prevent the
security/keys/request_key_auth.c: * - the key's semaphore is read-locked
security/keys/user_defined.c: * - the key's semaphore is write-locked
security/keys/user_defined.c: * - the key's semaphore is read-locked
security/security.c: * security_sem_alloc() - Allocate a sysv semaphore LSM blob
security/security.c: * security_sem_free() - Free a sysv semaphore LSM blob
security/security.c: * Deallocate security structure @sma->security for the semaphore.
security/security.c: * security_sem_associate() - Check if a sysv semaphore operation is allowed
security/security.c: * Check permission when a semaphore is requested through the semget system
security/security.c: * call. This hook is only called when returning the semaphore identifier for
security/security.c: * an existing semaphore, not when a new one must be created.
security/security.c: * security_sem_semctl() - Check if a sysv semaphore operation is allowed
security/security.c: * Check permission when a semaphore operation specified by @cmd is to be
security/security.c: * performed on the semaphore.
security/security.c: * security_sem_semop() - Check if a sysv semaphore operation is allowed
security/security.c: * Check permissions before performing operations on members of the semaphore
security/security.c: * set. If the @alter flag is nonzero, the semaphore set may be modified.
security/selinux/hooks.c:/* Semaphore security operations */
security/smack/smack_lsm.c: * smack_sem_semop - Smack checks of semaphore operations
sound/core/seq/seq_ports.h:	struct rw_semaphore list_mutex;
sound/oss/dmasound/dmasound_core.c: * semaphores.
sound/pci/ctxfi/ct20k1reg.h:#define		SEMAPHOREREGDSP0		0x100EE0
sound/pci/ctxfi/ct20k1reg.h:#define		SEMAPHOREREGDSP1		0x102EE0
sound/pci/ctxfi/ct20k1reg.h:#define		SEMAPHOREREGDSP2		0x104EE0
sound/pci/ctxfi/ct20k1reg.h:#define		SEMAPHOREREGDSP3		0x106EE0
sound/pci/intel8x0.c:static bool buggy_semaphore;
sound/pci/intel8x0.c:module_param(buggy_semaphore, bool, 0444);
sound/pci/intel8x0.c:MODULE_PARM_DESC(buggy_semaphore, "Enable workaround for hardwares with problematic codec semaphores.");
sound/pci/intel8x0.c:#define   ICH_MD3		0x00020000	/* modem power down semaphore */
sound/pci/intel8x0.c:#define   ICH_AD3		0x00010000	/* audio power down semaphore */
sound/pci/intel8x0.c:#define ICH_REG_ACC_SEMA		0x34	/* byte - codec write semaphore */
sound/pci/intel8x0.c:#define   ICH_CAS		0x01		/* codec access semaphore */
sound/pci/intel8x0.c:	ICH_REG_ALI_CAS = 0x3c,		/* Codec Write Semaphore Register */
sound/pci/intel8x0.c:	unsigned buggy_semaphore: 1;	/* workaround for buggy codec semaphore */
sound/pci/intel8x0.c:static int snd_intel8x0_codec_semaphore(struct intel8x0 *chip, unsigned int codec)
sound/pci/intel8x0.c:	if (chip->buggy_semaphore)
sound/pci/intel8x0.c:	/* Anyone holding a semaphore for 1 msec should be shot... */
sound/pci/intel8x0.c:	 * reset the semaphore. So even if you don't get the semaphore, still
sound/pci/intel8x0.c:	 * continue the access. We don't need the semaphore anyway. */
sound/pci/intel8x0.c:		"codec_semaphore: semaphore is not ready [0x%x][0x%x]\n",
sound/pci/intel8x0.c:	iagetword(chip, 0);	/* clear semaphore flag */
sound/pci/intel8x0.c:	/* I don't care about the semaphore */
sound/pci/intel8x0.c:	if (snd_intel8x0_codec_semaphore(chip, ac97->num) < 0) {
sound/pci/intel8x0.c:				"codec_write %d: semaphore is not ready for register 0x%x\n",
sound/pci/intel8x0.c:	if (snd_intel8x0_codec_semaphore(chip, ac97->num) < 0) {
sound/pci/intel8x0.c:				"codec_read %d: semaphore is not ready for register 0x%x\n",
sound/pci/intel8x0.c:	if (snd_intel8x0_codec_semaphore(chip, codec) >= 0) {
sound/pci/intel8x0.c:static int snd_intel8x0_ali_codec_semaphore(struct intel8x0 *chip)
sound/pci/intel8x0.c:	if (chip->buggy_semaphore)
sound/pci/intel8x0.c:		dev_warn(chip->card->dev, "ali_codec_semaphore timeout\n");
sound/pci/intel8x0.c:	if (snd_intel8x0_ali_codec_semaphore(chip))
sound/pci/intel8x0.c:	if (snd_intel8x0_ali_codec_semaphore(chip))
sound/pci/intel8x0.c:		iagetword(chip, 0);	/* clear semaphore flag */
sound/pci/intel8x0.c:	chip->buggy_semaphore = buggy_semaphore;
sound/pci/intel8x0m.c:#define   ICH_MD3		0x00020000	/* modem power down semaphore */
sound/pci/intel8x0m.c:#define   ICH_AD3		0x00010000	/* audio power down semaphore */
sound/pci/intel8x0m.c:#define ICH_REG_ACC_SEMA		0x44	/* byte - codec write semaphore */
sound/pci/intel8x0m.c:#define   ICH_CAS		0x01		/* codec access semaphore */
sound/pci/intel8x0m.c:static int snd_intel8x0m_codec_semaphore(struct intel8x0m *chip, unsigned int codec)
sound/pci/intel8x0m.c:	/* Anyone holding a semaphore for 1 msec should be shot... */
sound/pci/intel8x0m.c:	 * reset the semaphore. So even if you don't get the semaphore, still
sound/pci/intel8x0m.c:	 * continue the access. We don't need the semaphore anyway. */
sound/pci/intel8x0m.c:		"codec_semaphore: semaphore is not ready [0x%x][0x%x]\n",
sound/pci/intel8x0m.c:	iagetword(chip, 0);	/* clear semaphore flag */
sound/pci/intel8x0m.c:	/* I don't care about the semaphore */
sound/pci/intel8x0m.c:	if (snd_intel8x0m_codec_semaphore(chip, ac97->num) < 0) {
sound/pci/intel8x0m.c:				"codec_write %d: semaphore is not ready for register 0x%x\n",
sound/pci/intel8x0m.c:	if (snd_intel8x0m_codec_semaphore(chip, ac97->num) < 0) {
sound/pci/intel8x0m.c:				"codec_read %d: semaphore is not ready for register 0x%x\n",
sound/pci/intel8x0m.c:		iagetword(chip, 0); /* clear semaphore */
sound/pci/intel8x0m.c:	iagetword(chip, 0);	/* clear semaphore flag */
sound/pci/korg1212/korg1212.c:                // the semaphore in case someone is waiting for this.
sound/pci/lx6464es/lx_defs.h:#define ED_DSP_SEMAPHORE_TIME_OUT       (ED_RT | 0x05)
sound/pci/pcxhr/pcxhr_core.c:#define PCXHR_IT_RESET_SEMAPHORE	(0x0000005C | PCXHR_MASK_IT_NO_HF0_HF1)
sound/pci/pcxhr/pcxhr_core.c:	/* reset semaphore */
sound/pci/pcxhr/pcxhr_core.c:	if (pcxhr_send_it_dsp(mgr, PCXHR_IT_RESET_SEMAPHORE, 1) < 0)
sound/pci/sis7019.c:	 * semaphore)
sound/pci/sis7019.c:	/* Get the AC97 semaphore -- software first, so we don't spin
sound/pci/sis7019.c:	 * pounding out IO reads on the hardware semaphore...
sound/pci/sis7019.c:	/* Get the AC-link semaphore, and reset the codecs
sound/pci/sis7019.c:	/* Command complete, we can let go of the semaphore now.
sound/pci/sis7019.h:/* AC97 AC-link Semaphore Register */
sound/pci/sis7019.h:#define		SIS_AC97_STATUS_SEMAPHORE		0x00000002
sound/soc/codecs/nau8824.c:#include <linux/semaphore.h>
sound/soc/codecs/nau8824.c:			dev_warn(nau8824->dev, "Acquire semaphore timeout\n");
sound/soc/codecs/nau8824.c:			dev_warn(nau8824->dev, "Acquire semaphore fail\n");
sound/soc/codecs/nau8824.c:		/* release semaphore held after resume,
sound/soc/codecs/nau8824.c:		/* Hold semaphore to postpone playback happening
sound/soc/codecs/nau8824.h:	struct semaphore jd_sem;
sound/soc/codecs/nau8825.c:#include <linux/semaphore.h>
sound/soc/codecs/nau8825.c: * nau8825_sema_acquire - acquire the semaphore of nau88l25
sound/soc/codecs/nau8825.c: * Attempts to acquire the semaphore with number of jiffies. If no more
sound/soc/codecs/nau8825.c: * tasks are allowed to acquire the semaphore, calling this function will
sound/soc/codecs/nau8825.c: * put the task to sleep. If the semaphore is not released within the
sound/soc/codecs/nau8825.c: * If the semaphore is not released within the specified number of jiffies,
sound/soc/codecs/nau8825.c: * this function will return -EINTR. It returns 0 if the semaphore was
sound/soc/codecs/nau8825.c: * Acquires the semaphore without jiffies. Try to acquire the semaphore
sound/soc/codecs/nau8825.c: * atomically. Returns 0 if the semaphore has been acquired successfully
sound/soc/codecs/nau8825.c:			dev_warn(nau8825->dev, "Acquire semaphore timeout\n");
sound/soc/codecs/nau8825.c:			dev_warn(nau8825->dev, "Acquire semaphore fail\n");
sound/soc/codecs/nau8825.c: * nau8825_sema_release - release the semaphore of nau88l25
sound/soc/codecs/nau8825.c: * Release the semaphore which may be called from any context and
sound/soc/codecs/nau8825.c: * nau8825_sema_reset - reset the semaphore for nau88l25
sound/soc/codecs/nau8825.c: * Reset the counter of the semaphore. Call this function to restart
sound/soc/codecs/nau8825.c:	/* Release the semaphore. */
sound/soc/codecs/nau8825.c:	/* Release the semaphore. */
sound/soc/codecs/nau8825.c:		/* Acquire the semaphore to synchronize the playback and
sound/soc/codecs/nau8825.c:		/* Release the semaphore. */
sound/soc/codecs/nau8825.c:		/* Acquire the semaphore to synchronize the playback and
sound/soc/codecs/nau8825.c:		/* Release the semaphore. */
sound/soc/codecs/nau8825.c:		/* Acquire the semaphore to synchronize the playback and
sound/soc/codecs/nau8825.c:		/* Release the semaphore. */
sound/soc/codecs/nau8825.c:		/* Acquire the semaphore to synchronize the playback and
sound/soc/codecs/nau8825.c:		/* Release the semaphore. */
sound/soc/codecs/nau8825.c:	/* Initiate parameters, semaphore and work queue which are needed in
sound/soc/codecs/nau8825.h:	struct semaphore xtalk_sem;
sound/soc/sof/amd/acp-ipc.c:	while (snd_sof_dsp_read(sdev, ACP_DSP_BAR, desc->hw_semaphore_offset)) {
sound/soc/sof/amd/acp-ipc.c:		/* Wait until acquired HW Semaphore Lock or timeout*/
sound/soc/sof/amd/acp-ipc.c:	/* Unlock or Release HW Semaphore */
sound/soc/sof/amd/acp-ipc.c:	snd_sof_dsp_write(sdev, ACP_DSP_BAR, desc->hw_semaphore_offset, 0x0);
sound/soc/sof/amd/acp.c:	/* Wait until acquired HW Semaphore lock or timeout */
sound/soc/sof/amd/acp.c:	while (snd_sof_dsp_read(sdev, ACP_DSP_BAR, desc->hw_semaphore_offset) && --count)
sound/soc/sof/amd/acp.c:	/* Unlock or Release HW Semaphore */
sound/soc/sof/amd/acp.c:	snd_sof_dsp_write(sdev, ACP_DSP_BAR, desc->hw_semaphore_offset, 0x0);
sound/soc/sof/amd/acp.h:	u32 hw_semaphore_offset;
sound/soc/sof/amd/pci-acp63.c:	.hw_semaphore_offset = ACP6X_AXI2DAGB_SEM_0,
sound/soc/sof/amd/pci-acp70.c:	.hw_semaphore_offset = ACP70_AXI2DAGB_SEM_0,
sound/soc/sof/amd/pci-rmb.c:	.hw_semaphore_offset = ACP6X_AXI2DAGB_SEM_0,
sound/soc/sof/amd/pci-rn.c:	.hw_semaphore_offset = ACP3X_AXI2DAGB_SEM_0,
sound/soc/sof/amd/pci-vangogh.c:	.hw_semaphore_offset = ACP5X_AXI2DAGB_SEM_0,
sound/soc/sof/mediatek/mt8186/mt8186.h:#define ADSP_SEMAPHORE			0x0064
sound/soc/sof/mediatek/mt8195/mt8195.h:#define DSP_RG_SEMAPHORE00		0x0300
sound/soc/sof/mediatek/mt8195/mt8195.h:#define DSP_RG_SEMAPHORE01		0x0304
sound/soc/sof/mediatek/mt8195/mt8195.h:#define DSP_RG_SEMAPHORE02		0x0308
sound/soc/sof/mediatek/mt8195/mt8195.h:#define DSP_RG_SEMAPHORE03		0x030C
sound/soc/sof/mediatek/mt8195/mt8195.h:#define DSP_RG_SEMAPHORE04		0x0310
sound/soc/sof/mediatek/mt8195/mt8195.h:#define DSP_RG_SEMAPHORE05		0x0314
sound/soc/sof/mediatek/mt8195/mt8195.h:#define DSP_RG_SEMAPHORE06		0x0318
sound/soc/sof/mediatek/mt8195/mt8195.h:#define DSP_RG_SEMAPHORE07		0x031C
sound/usb/midi.c:	struct rw_semaphore disc_rwsem;
tools/arch/alpha/include/uapi/asm/errno.h:#define	ENAVAIL		119	/* No XENIX semaphores available */
tools/arch/mips/include/uapi/asm/errno.h:#define ENAVAIL		138	/* No XENIX semaphores available */
tools/arch/parisc/include/uapi/asm/errno.h:#define	ENAVAIL		179	/* No XENIX semaphores available */
tools/arch/sparc/include/uapi/asm/errno.h:#define	ENAVAIL		119	/* No XENIX semaphores available */
tools/include/linux/rwsem.h:struct rw_semaphore {
tools/include/linux/rwsem.h:static inline int init_rwsem(struct rw_semaphore *sem)
tools/include/linux/rwsem.h:static inline int exit_rwsem(struct rw_semaphore *sem)
tools/include/linux/rwsem.h:static inline int down_read(struct rw_semaphore *sem)
tools/include/linux/rwsem.h:static inline int up_read(struct rw_semaphore *sem)
tools/include/linux/rwsem.h:static inline int down_write(struct rw_semaphore *sem)
tools/include/linux/rwsem.h:static inline int up_write(struct rw_semaphore *sem)
tools/include/uapi/asm-generic/errno.h:#define	ENAVAIL		119	/* No XENIX semaphores available */
tools/include/uapi/drm/i915_drm.h:#define I915_PARAM_HAS_SEMAPHORES	 20
tools/include/uapi/drm/i915_drm.h:#define   I915_SCHEDULER_CAP_SEMAPHORES	(1ul << 3)
tools/lib/bpf/libbpf.h:	/* offset of kernel reference counted USDT semaphore, added in
tools/lib/bpf/usdt.c: *   Location: 0x0000000000549df3, Base: 0x00000000008effa4, Semaphore: 0x0000000000a4606e
tools/lib/bpf/usdt.c: * Semaphore above is and optional feature. It records an address of a 2-byte
tools/lib/bpf/usdt.c: * associated semaphore, this value will be zero. See selftests for semaphore
tools/lib/bpf/usdt.c:	/* Detect kernel support for automatic refcounting of USDT semaphore.
tools/lib/bpf/usdt.c:	 * If this is not supported, USDTs with semaphores will not be supported.
tools/lib/bpf/usdt.c:		 * same adjustment is applied to the semaphore address, if any.
tools/lib/bpf/usdt.c:		/* Adjust semaphore address to be a file offset */
tools/lib/bpf/usdt.c:				pr_warn("usdt: kernel doesn't support USDT semaphore refcounting for '%s:%s' in '%s'\n",
tools/lib/bpf/usdt.c:				pr_warn("usdt: failed to find ELF loadable segment with semaphore of '%s:%s' in '%s' at 0x%lx\n",
tools/lib/bpf/usdt.c:				pr_warn("usdt: matched ELF binary '%s' segment [0x%lx, 0x%lx] for semaphore of '%s:%s' at 0x%lx is executable\n",
tools/lib/bpf/usdt.c:	/* get location, base, and semaphore addrs */
tools/memory-model/Documentation/explanation.txt:	semaphores.)  Since the matching is determined by the domain
tools/perf/Documentation/perf-lock.txt:	  semaphore, spinlock, rwlock, rwlock:R, rwlock:W, rwsem, rwsem:R, rwsem:W,
tools/perf/builtin-kvm.c:#include <semaphore.h>
tools/perf/builtin-lock.c:#include <semaphore.h>
tools/perf/builtin-lock.c:	{ 0,				"semaphore",	"semaphore" },
tools/perf/builtin-sched.c:#include <semaphore.h>
tools/perf/pmu-events/arch/x86/goldmont/cache.json:        "PublicDescription": "Counts load uops retired where the cache line containing the data was in the modified state of another core or modules cache (HITM).  More specifically, this means that when the load address was checked by other caching agents (typically another processor) in the system, one of those caching agents indicated that they had a dirty copy of the data.  Loads that obtain a HITM response incur greater latency than most is typical for a load.  In addition, since HITM indicates that some other processor had this data in its cache, it implies that the data was shared between processors, or potentially was a lock or semaphore value.  This event is useful for locating sharing, false sharing, and contended locks.",
tools/perf/pmu-events/arch/x86/goldmontplus/cache.json:        "PublicDescription": "Counts load uops retired where the cache line containing the data was in the modified state of another core or modules cache (HITM).  More specifically, this means that when the load address was checked by other caching agents (typically another processor) in the system, one of those caching agents indicated that they had a dirty copy of the data.  Loads that obtain a HITM response incur greater latency than most is typical for a load.  In addition, since HITM indicates that some other processor had this data in its cache, it implies that the data was shared between processors, or potentially was a lock or semaphore value.  This event is useful for locating sharing, false sharing, and contended locks.",
tools/perf/trace/beauty/eventfd.c:#ifndef EFD_SEMAPHORE
tools/perf/trace/beauty/eventfd.c:#define EFD_SEMAPHORE		1
tools/perf/trace/beauty/eventfd.c:	P_FLAG(SEMAPHORE);
tools/perf/util/bpf_skel/lock_contention.bpf.c:struct rw_semaphore___old {
tools/perf/util/bpf_skel/lock_contention.bpf.c:struct rw_semaphore___new {
tools/perf/util/bpf_skel/lock_contention.bpf.c:	struct rw_semaphore mmap_sem;
tools/perf/util/bpf_skel/lock_contention.bpf.c:	struct rw_semaphore mmap_lock;
tools/perf/util/bpf_skel/lock_contention.bpf.c:		if (bpf_core_type_matches(struct rw_semaphore___old)) {
tools/perf/util/bpf_skel/lock_contention.bpf.c:			struct rw_semaphore___old *rwsem = (void *)lock;
tools/perf/util/bpf_skel/lock_contention.bpf.c:		} else if (bpf_core_type_matches(struct rw_semaphore___new)) {
tools/perf/util/bpf_skel/lock_contention.bpf.c:			struct rw_semaphore___new *rwsem = (void *)lock;
tools/perf/util/bpf_skel/lock_contention.bpf.c:		struct rw_semaphore *rwsem = (void *)lock;
tools/perf/util/bpf_skel/vmlinux/vmlinux.h:struct rw_semaphore {
tools/perf/util/bpf_skel/vmlinux/vmlinux.h:	struct rw_semaphore mmap_lock;
tools/perf/util/comm.c:	struct rw_semaphore lock;
tools/perf/util/dsos.h:	struct rw_semaphore lock;
tools/perf/util/env.h:		struct rw_semaphore	lock;
tools/perf/util/env.h:		struct rw_semaphore	lock;
tools/perf/util/maps.c:	struct rw_semaphore lock;
tools/perf/util/maps.c:static struct rw_semaphore *maps__lock(struct maps *maps)
tools/perf/util/probe-event.c:		pr_warning("A semaphore is associated with %s:%s and "
tools/perf/util/rwsem.c:int init_rwsem(struct rw_semaphore *sem)
tools/perf/util/rwsem.c:int exit_rwsem(struct rw_semaphore *sem)
tools/perf/util/rwsem.c:int down_read(struct rw_semaphore *sem)
tools/perf/util/rwsem.c:int up_read(struct rw_semaphore *sem)
tools/perf/util/rwsem.c:int down_write(struct rw_semaphore *sem)
tools/perf/util/rwsem.c:int up_write(struct rw_semaphore *sem)
tools/perf/util/rwsem.h:struct rw_semaphore {
tools/perf/util/rwsem.h:int init_rwsem(struct rw_semaphore *sem);
tools/perf/util/rwsem.h:int exit_rwsem(struct rw_semaphore *sem);
tools/perf/util/rwsem.h:int down_read(struct rw_semaphore *sem);
tools/perf/util/rwsem.h:int up_read(struct rw_semaphore *sem);
tools/perf/util/rwsem.h:int down_write(struct rw_semaphore *sem);
tools/perf/util/rwsem.h:int up_write(struct rw_semaphore *sem);
tools/perf/util/symbol.h:	union {				/* location, base and semaphore addrs */
tools/perf/util/thread.h:	struct rw_semaphore	namespaces_lock;
tools/perf/util/thread.h:	struct rw_semaphore	comm_lock;
tools/perf/util/thread.h:static inline struct rw_semaphore *thread__namespaces_lock(struct thread *thread)
tools/perf/util/thread.h:static inline struct rw_semaphore *thread__comm_lock(struct thread *thread)
tools/perf/util/threads.h:	struct rw_semaphore    lock;
tools/power/acpi/os_specific/service_layers/osunixxf.c:#include <semaphore.h>
tools/power/acpi/os_specific/service_layers/osunixxf.c: * FUNCTION:    Semaphore stub functions
tools/power/acpi/os_specific/service_layers/osunixxf.c: *              not require semaphore synchronization. Full implementations
tools/power/acpi/os_specific/service_layers/osunixxf.c:acpi_os_create_semaphore(u32 max_units,
tools/power/acpi/os_specific/service_layers/osunixxf.c:acpi_status acpi_os_delete_semaphore(acpi_handle handle)
tools/power/acpi/os_specific/service_layers/osunixxf.c:acpi_status acpi_os_wait_semaphore(acpi_handle handle, u32 units, u16 timeout)
tools/power/acpi/os_specific/service_layers/osunixxf.c:acpi_status acpi_os_signal_semaphore(acpi_handle handle, u32 units)
tools/power/acpi/os_specific/service_layers/osunixxf.c: * FUNCTION:    acpi_os_create_semaphore
tools/power/acpi/os_specific/service_layers/osunixxf.c: * PARAMETERS:  initial_units       - Units to be assigned to the new semaphore
tools/power/acpi/os_specific/service_layers/osunixxf.c: * DESCRIPTION: Create an OS semaphore
tools/power/acpi/os_specific/service_layers/osunixxf.c:acpi_os_create_semaphore(u32 max_units,
tools/power/acpi/os_specific/service_layers/osunixxf.c:		static int semaphore_count = 0;
tools/power/acpi/os_specific/service_layers/osunixxf.c:		char semaphore_name[32];
tools/power/acpi/os_specific/service_layers/osunixxf.c:		snprintf(semaphore_name, sizeof(semaphore_name), "acpi_sem_%d",
tools/power/acpi/os_specific/service_layers/osunixxf.c:			 semaphore_count++);
tools/power/acpi/os_specific/service_layers/osunixxf.c:		printf("%s\n", semaphore_name);
tools/power/acpi/os_specific/service_layers/osunixxf.c:		    sem_open(semaphore_name, O_EXCL | O_CREAT, 0755,
tools/power/acpi/os_specific/service_layers/osunixxf.c:		sem_unlink(semaphore_name);	/* This just deletes the name */
tools/power/acpi/os_specific/service_layers/osunixxf.c: * FUNCTION:    acpi_os_delete_semaphore
tools/power/acpi/os_specific/service_layers/osunixxf.c: * PARAMETERS:  handle              - Handle returned by acpi_os_create_semaphore
tools/power/acpi/os_specific/service_layers/osunixxf.c: * DESCRIPTION: Delete an OS semaphore
tools/power/acpi/os_specific/service_layers/osunixxf.c:acpi_status acpi_os_delete_semaphore(acpi_handle handle)
tools/power/acpi/os_specific/service_layers/osunixxf.c: * FUNCTION:    acpi_os_wait_semaphore
tools/power/acpi/os_specific/service_layers/osunixxf.c: * PARAMETERS:  handle              - Handle returned by acpi_os_create_semaphore
tools/power/acpi/os_specific/service_layers/osunixxf.c:acpi_os_wait_semaphore(acpi_handle handle, u32 units, u16 msec_timeout)
tools/power/acpi/os_specific/service_layers/osunixxf.c:		 * acquire the semaphore if available otherwise return AE_TIME
tools/power/acpi/os_specific/service_layers/osunixxf.c:				/* Got the semaphore */
tools/power/acpi/os_specific/service_layers/osunixxf.c: * FUNCTION:    acpi_os_signal_semaphore
tools/power/acpi/os_specific/service_layers/osunixxf.c: * PARAMETERS:  handle              - Handle returned by acpi_os_create_semaphore
tools/power/acpi/os_specific/service_layers/osunixxf.c:acpi_status acpi_os_signal_semaphore(acpi_handle handle, u32 units)
tools/power/acpi/os_specific/service_layers/osunixxf.c: * DESCRIPTION: Map these interfaces to semaphore interfaces
tools/power/acpi/os_specific/service_layers/osunixxf.c:	return (acpi_os_create_semaphore(1, 1, out_handle));
tools/power/acpi/os_specific/service_layers/osunixxf.c:	acpi_os_delete_semaphore(handle);
tools/power/acpi/os_specific/service_layers/osunixxf.c:	acpi_os_wait_semaphore(handle, 1, 0xFFFF);
tools/power/acpi/os_specific/service_layers/osunixxf.c:	acpi_os_signal_semaphore(handle, 1);
tools/testing/selftests/bpf/liburandom_read.map:		urandlib_read_with_sema_semaphore;
tools/testing/selftests/bpf/prog_tests/attach_probe.c:/* this is how USDT semaphore is actually defined, except volatile modifier */
tools/testing/selftests/bpf/prog_tests/usdt.c:#define _SDT_HAS_SEMAPHORES 1
tools/testing/selftests/bpf/prog_tests/usdt.c:unsigned short test_usdt0_semaphore SEC(".probes");
tools/testing/selftests/bpf/prog_tests/usdt.c:unsigned short test_usdt3_semaphore SEC(".probes");
tools/testing/selftests/bpf/prog_tests/usdt.c:unsigned short test_usdt12_semaphore SEC(".probes");
tools/testing/selftests/bpf/prog_tests/usdt.c:	if (test_usdt0_semaphore)
tools/testing/selftests/bpf/prog_tests/usdt.c:	if (test_usdt3_semaphore)
tools/testing/selftests/bpf/prog_tests/usdt.c:	if (test_usdt12_semaphore) {
tools/testing/selftests/bpf/prog_tests/usdt.c:unsigned short test_usdt_100_semaphore SEC(".probes");
tools/testing/selftests/bpf/prog_tests/usdt.c:unsigned short test_usdt_300_semaphore SEC(".probes");
tools/testing/selftests/bpf/prog_tests/usdt.c:unsigned short test_usdt_400_semaphore SEC(".probes");
tools/testing/selftests/bpf/sdt.h:#if defined _SDT_HAS_SEMAPHORES
tools/testing/selftests/bpf/sdt.h:#define _SDT_NOTE_SEMAPHORE_USE(provider, name) \
tools/testing/selftests/bpf/sdt.h:  __asm__ __volatile__ ("" :: "m" (provider##_##name##_semaphore));
tools/testing/selftests/bpf/sdt.h:#define _SDT_NOTE_SEMAPHORE_USE(provider, name)
tools/testing/selftests/bpf/sdt.h:    _SDT_NOTE_SEMAPHORE_USE(provider, name); \
tools/testing/selftests/bpf/sdt.h:  _SDT_SEMAPHORE(provider,name)						      \
tools/testing/selftests/bpf/sdt.h:#if defined _SDT_HAS_SEMAPHORES
tools/testing/selftests/bpf/sdt.h:#define _SDT_SEMAPHORE(p,n) \
tools/testing/selftests/bpf/sdt.h:	_SDT_ASM_1(		_SDT_ASM_ADDR p##_##n##_semaphore)
tools/testing/selftests/bpf/sdt.h:#define _SDT_SEMAPHORE(p,n) _SDT_ASM_1(		_SDT_ASM_ADDR 0)
tools/testing/selftests/bpf/urandom_read.c:#define _SDT_HAS_SEMAPHORES 1
tools/testing/selftests/bpf/urandom_read.c:unsigned short urand_read_with_sema_semaphore SEC(".probes");
tools/testing/selftests/bpf/urandom_read_aux.c:	/* semaphore-less USDT */
tools/testing/selftests/bpf/urandom_read_lib1.c:#define _SDT_HAS_SEMAPHORES 1
tools/testing/selftests/bpf/urandom_read_lib1.c:unsigned short urandlib_read_with_sema_semaphore SEC(".probes");
tools/testing/selftests/filesystems/eventfd/eventfd_test.c:TEST(eventfd_check_flag_semaphore)
tools/testing/selftests/filesystems/eventfd/eventfd_test.c:	fd = sys_eventfd2(0, EFD_SEMAPHORE);
tools/testing/selftests/filesystems/eventfd/eventfd_test.c:	// The semaphore could only be obtained from fdinfo.
tools/testing/selftests/filesystems/eventfd/eventfd_test.c:	ret = verify_fdinfo(fd, &err, "eventfd-semaphore: ", 19, "1\n");
tools/testing/selftests/filesystems/eventfd/eventfd_test.c:		ksft_print_msg("eventfd-semaphore check failed, msg: %s\n",
tools/testing/selftests/filesystems/eventfd/eventfd_test.c: * If EFD_SEMAPHORE was not specified and the eventfd counter has a nonzero
tools/testing/selftests/filesystems/eventfd/eventfd_test.c:TEST(eventfd_check_read_with_nonsemaphore)
tools/testing/selftests/filesystems/eventfd/eventfd_test.c: * If EFD_SEMAPHORE was specified and the eventfd counter has a nonzero value,
tools/testing/selftests/filesystems/eventfd/eventfd_test.c:TEST(eventfd_check_read_with_semaphore)
tools/testing/selftests/filesystems/eventfd/eventfd_test.c:	fd = sys_eventfd2(0, EFD_SEMAPHORE|EFD_NONBLOCK);
tools/testing/selftests/kvm/dirty_log_test.c:#include <semaphore.h>
tools/testing/selftests/kvm/dirty_log_test.c:	 * Ensure the previous iteration didn't leave a dangling semaphore, i.e.
tools/testing/selftests/kvm/hardware_disable_test.c:#include <semaphore.h>
tools/testing/selftests/kvm/hardware_disable_test.c:	 * Wait for the child to post to the semaphore, but wake up periodically
tools/testing/selftests/kvm/hardware_disable_test.c:		pr_debug("%s: [%d] waiting semaphore\n", __func__, i);
tools/testing/selftests/kvm/kvm_page_table_test.c:#include <semaphore.h>
tools/testing/selftests/kvm/max_guest_memory_test.c:#include <semaphore.h>
tools/testing/selftests/kvm/memslot_perf_test.c:#include <semaphore.h>
tools/testing/selftests/kvm/set_memory_region_test.c:#include <semaphore.h>
tools/testing/selftests/powerpc/dscr/dscr_default_test.c:#include <semaphore.h>
tools/testing/selftests/powerpc/dscr/dscr_default_test.c:	sem_t rw_semaphores[2];
tools/testing/selftests/powerpc/dscr/dscr_default_test.c:	sem_t *reader_sem = &rw_semaphores[0];
tools/testing/selftests/powerpc/dscr/dscr_default_test.c:	sem_t *writer_sem = &rw_semaphores[1];
tools/testing/selftests/powerpc/dscr/dscr_default_test.c:	FAIL_IF(pthread_create(&writer, NULL, dscr_default_lockstep_writer, (void *)rw_semaphores));
tools/testing/selftests/powerpc/dscr/dscr_explicit_test.c:#include <semaphore.h>
tools/testing/selftests/powerpc/dscr/dscr_explicit_test.c:	sem_t semaphores[2];
tools/testing/selftests/powerpc/dscr/dscr_explicit_test.c:	sem_t *prev = &semaphores[1];  /* reversed prev/next than for the other thread */
tools/testing/selftests/powerpc/dscr/dscr_explicit_test.c:	sem_t *next = &semaphores[0];
tools/testing/selftests/powerpc/dscr/dscr_explicit_test.c:	FAIL_IF(pthread_create(&thread, NULL, dscr_explicit_lockstep_thread, (void *)semaphores));
tools/testing/selftests/powerpc/ptrace/child.h:#include <semaphore.h>
tools/testing/selftests/powerpc/ptrace/child.h:	/* The parent waits on this semaphore. */
tools/testing/selftests/powerpc/ptrace/child.h:	/* The child waits on this semaphore. */
tools/testing/selftests/powerpc/ptrace/child.h:		perror("Semaphore initialization failed");
tools/testing/selftests/powerpc/ptrace/child.h:		perror("Semaphore initialization failed");
tools/testing/selftests/seccomp/seccomp_bpf.c:#include <semaphore.h>
tools/testing/vma/vma_internal.h:	struct rw_semaphore lock;
