Information: Updating design information... (UID-85)
Warning: Design 'DLX_ADDR_SIZE32_DATA_SIZE32_IR_SIZE32_OPC_SIZE6_REGADDR_SIZE5_STACKBUS_WIDTH4' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DLX_ADDR_SIZE32_DATA_SIZE32_IR_SIZE32_OPC_SIZE6_REGADDR_SIZE5_STACKBUS_WIDTH4
Version: F-2011.09-SP3
Date   : Fri Sep 13 18:43:48 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DLX_Datapath/RegisterFile/RF_state_reg[1]
              (rising edge-triggered flip-flop)
  Endpoint: stackBus_Out[31]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DLX_ADDR_SIZE32_DATA_SIZE32_IR_SIZE32_OPC_SIZE6_REGADDR_SIZE5_STACKBUS_WIDTH4
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  DLX_Datapath/RegisterFile/RF_state_reg[1]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  DLX_Datapath/RegisterFile/RF_state_reg[1]/Q (DFFR_X1)
                                                          0.10       0.10 f
  DLX_Datapath/RegisterFile/U1161/ZN (NOR2_X2)            0.18       0.27 r
  DLX_Datapath/RegisterFile/U1160/ZN (INV_X8)             0.25       0.52 f
  DLX_Datapath/RegisterFile/U14111/ZN (NOR2_X1)           0.12       0.64 r
  DLX_Datapath/RegisterFile/U14101/ZN (AOI21_X1)          0.04       0.68 f
  DLX_Datapath/RegisterFile/U10301/ZN (NOR2_X1)           0.09       0.78 r
  DLX_Datapath/RegisterFile/U10300/ZN (INV_X1)            0.03       0.80 f
  DLX_Datapath/RegisterFile/U10299/ZN (OAI21_X1)          0.05       0.85 r
  DLX_Datapath/RegisterFile/r1413/U1_4/CO (FA_X1)         0.09       0.94 r
  DLX_Datapath/RegisterFile/U1338/Z (XOR2_X1)             0.14       1.09 r
  DLX_Datapath/RegisterFile/U4969/ZN (INV_X1)             0.05       1.14 f
  DLX_Datapath/RegisterFile/U4968/ZN (NOR2_X1)            0.09       1.23 r
  DLX_Datapath/RegisterFile/r1547/U1_5/CO (FA_X1)         0.09       1.32 r
  DLX_Datapath/RegisterFile/r1547/U1_6/S (FA_X1)          0.13       1.45 f
  DLX_Datapath/RegisterFile/U14075/ZN (NOR3_X1)           0.17       1.62 r
  DLX_Datapath/RegisterFile/U3145/ZN (INV_X1)             0.03       1.64 f
  DLX_Datapath/RegisterFile/U3144/ZN (NOR2_X1)            0.13       1.77 r
  DLX_Datapath/RegisterFile/U1329/ZN (NAND2_X2)           0.16       1.93 f
  DLX_Datapath/RegisterFile/U1328/ZN (INV_X2)             0.21       2.14 r
  DLX_Datapath/RegisterFile/U3142/ZN (AOI221_X1)          0.06       2.20 f
  DLX_Datapath/RegisterFile/U3141/ZN (NAND4_X1)           0.05       2.24 r
  DLX_Datapath/RegisterFile/U3132/ZN (NOR4_X1)            0.03       2.27 f
  DLX_Datapath/RegisterFile/U3130/ZN (OAI222_X1)          0.06       2.33 r
  DLX_Datapath/RegisterFile/U3129/ZN (AOI221_X1)          0.03       2.36 f
  DLX_Datapath/RegisterFile/U3128/ZN (NAND2_X1)           0.04       2.40 r
  DLX_Datapath/RegisterFile/memBus_out_tri[31]/Z (TBUF_X1)
                                                          0.04       2.44 r
  DLX_Datapath/RegisterFile/memBus_out[31] (RegFile_Win_DATA_SIZE32_M8_N8_F8_BUS_WIDTH4)
                                                          0.00       2.44 r
  DLX_Datapath/stackBus_Out[31] (DATAPATH_ADDR_SIZE32_DATA_SIZE32_IR_SIZE32_OPC_SIZE6_REGADDR_SIZE5_STACKBUS_WIDTH4)
                                                          0.00       2.44 r
  stackBus_Out[31] (out)                                  0.00       2.44 r
  data arrival time                                                  2.44
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
