#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Oct  2 10:04:24 2018
# Process ID: 24163
# Current directory: /home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/script
# Command line: vivado
# Log file: /home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/script/vivado.log
# Journal file: /home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/script/vivado.jou
#-----------------------------------------------------------
start_gui
pwd
/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/script
source CreateProjectVivado.tcl
# set ProjectName "RealTB_AXI_Stream"
# set origin_dir "../"
# set origin_proj_dir "${origin_dir}/XilinxBuild/"
# create_project $ProjectName $origin_proj_dir
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 6138.926 ; gain = 145.188 ; free physical = 5206 ; free virtual = 28991
# variable script_file
# set script_file "CreateProjectVivado.tcl"
# set proj_dir [get_property directory [current_project]]
# cd ${proj_dir}
# set obj [current_project]
# set_property -name "corecontainer.enable" -value "1" -objects $obj
# set_property -name "part" -value "xc7z010clg400-1" -objects $obj
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "generate_ip_upgrade_log" -value "0" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "target_language" -value "VHDL" -objects $obj
# set_property -name "xpm_libraries" -value "XPM_CDC XPM_MEMORY" -objects $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# switch -glob -- [lindex $tcl_platform(os) 0] {
# 	Win* { #Windows
# 		set ip_list [list [exec cmd /c dir ${origin_dir}/hw/user_ip/]]
# 	}
# 	Lin* { #Linux
# 		set ip_list [list [exec ls ${origin_dir}/hw/user_ip/]]
# 
# 	}
# 	default {
# 		puts "Unknow"
# 	}
# }
# if {[llength ip_list] > 0} {
# 	foreach a $ip_list {
# 		set_property -name "ip_repo_paths" -value "[file normalize "${origin_dir}/hw/user_ip/${a}"]" -objects $obj
# 	}
# }
# switch -glob -- [lindex $tcl_platform(os) 0] {
# 	Win* { #Windows
# 		set ProjectBD [exec cmd /c dir ${origin_dir}/hw/bd/]
# 		set ProjectWrapper [file rootname [exec cmd /c dir ${origin_dir}/hw/bd/${ProjectBD}/hdl/]]
# 	}
# 	Lin* { #Linux
# 		set ProjectBD [exec ls ${origin_dir}/hw/bd/]
# 		set ProjectWrapper [file rootname [exec ls -1 ${origin_dir}/hw/bd/${ProjectBD}/hdl/]]
# 
# 	}
# 	default {
# 		puts "Unknow"
# 	}
# }
# set FileProjectBD "${ProjectBD}.bd"
# set VHDProjectWrapper "${ProjectWrapper}.vhd"
# set BITProjectWrapper "${ProjectWrapper}.bit"
# set HDFProjectWrapper "${ProjectWrapper}.hdf"
# set HWDEFProjectWrapper "${ProjectWrapper}.hwdef"
# set obj [get_filesets sources_1]
# set files [list \
#  [file normalize "${origin_dir}/hw/bd/${ProjectBD}/hdl/${VHDProjectWrapper}"]\
#  [file normalize "${origin_dir}/hw/bd/${ProjectBD}/${FileProjectBD}"]\
# ] 
# add_files -norecurse -fileset $obj $files
WARNING: [filemgmt 20-922] The BXML file is of a newer version (0.36) then the current supported version (0.35).
Data could be potentially be lost
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'base_zynq.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
base_zynq_auto_pc_0
base_zynq_ps7_0_axi_periph_1
base_zynq_xbar_0
base_zynq_AXIS_Test_Component_0_0
base_zynq_axi_dma_0_0
base_zynq_axi_mem_intercon_0
base_zynq_auto_pc_1

add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 6201.363 ; gain = 60.438 ; free physical = 5149 ; free virtual = 28935
# set file "${origin_dir}/hw/bd/${ProjectBD}/${FileProjectBD}"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "registered_with_manager" -value "1" -objects $file_obj
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'base_zynq.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
base_zynq_auto_pc_0
base_zynq_ps7_0_axi_periph_1
base_zynq_xbar_0
base_zynq_AXIS_Test_Component_0_0
base_zynq_axi_dma_0_0
base_zynq_axi_mem_intercon_0
base_zynq_auto_pc_1

# set file "${origin_dir}/hw/bd/${ProjectBD}/hdl/${VHDProjectWrapper}"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "VHDL" -objects $file_obj
# set obj [get_filesets sources_1]
# set_property -name "include_dirs" -value "${origin_dir}/hw/src" -objects $obj
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# set obj [get_filesets constrs_1]
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     create_run -name synth_1 -part xc7z020clg484-1 -flow {Vivado Synthesis 2018} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2018" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property -name "needs_refresh" -value "1" -objects $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     create_run -name impl_1 -part xc7z020clg484-1 -flow {Vivado Implementation 2018} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2018" [get_runs impl_1]
# }
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created:${ProjectName}"
INFO: Project created:RealTB_AXI_Stream
# puts "INFO: Updating compile order..."
INFO: Updating compile order...
# update_compile_order -fileset sources_1
# puts "INFO: Regenerating ip cores needed for the block design..."
INFO: Regenerating ip cores needed for the block design...
# generate_target all [get_files "${origin_dir}/hw/bd/${ProjectBD}/${FileProjectBD}"]
CRITICAL WARNING: [filemgmt 20-1365] Unable to generate target(s) for the following file is locked: /home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/hw/bd/base_zynq/base_zynq.bd
Locked reason: 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
base_zynq_auto_pc_0
base_zynq_ps7_0_axi_periph_1
base_zynq_xbar_0
base_zynq_AXIS_Test_Component_0_0
base_zynq_axi_dma_0_0
base_zynq_axi_mem_intercon_0
base_zynq_auto_pc_1

# export_ip_user_files -of_objects [get_files "${origin_dir}/hw/bd/${ProjectBD}/${FileProjectBD}"] -no_script -sync -force -quiet
# export_simulation -of_objects [get_files "${origin_dir}/hw/bd/${ProjectBD}/${FileProjectBD}"] -directory "${origin_dir}/${ProjectName}.ip_user_files/sim_scripts" -ip_user_files_dir "${origin_dir}/${ProjectName}.ip_user_files" -ipstatic_source_dir "${origin_dir}/${ProjectName}.ip_user_files/ipstatic" -lib_map_path [list {modelsim="${origin_dir}/${ProjectName}.cache/compile_simlib/modelsim"} {questa="${origin_dir}/${ProjectName}.cache/compile_simlib/questa"}] -use_ip_compiled_libs -force -quiet
# puts "INFO: Exporting hardware design files for the SDK."
INFO: Exporting hardware design files for the SDK.
# file mkdir "${origin_proj_dir}/${ProjectName}.sdk"
# write_hwdef -force  -file "${origin_proj_dir}/${ProjectName}.sdk/${HDFProjectWrapper}"
CRITICAL WARNING: [Vivado_Tcl 4-415] Hardware Handoff file /home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/hw/bd/base_zynq/synth/base_zynq.hwdef does not exist for Block Design base_zynq.bd
WARNING: [Vivado_Tcl 4-413] Exported hardware design may be stale because Block Design is locked for the following reasons 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
base_zynq_auto_pc_0
base_zynq_ps7_0_axi_periph_1
base_zynq_xbar_0
base_zynq_AXIS_Test_Component_0_0
base_zynq_axi_dma_0_0
base_zynq_axi_mem_intercon_0
base_zynq_auto_pc_1

CRITICAL WARNING: [Vivado_Tcl 4-416] Hardware Handoff file /home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/hw/bd/base_zynq/synth/base_zynq.hwdef does not exist 
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
# cd "${proj_dir}"
update_compile_order -fileset sources_1
open_bd_design {/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/hw/bd/base_zynq/base_zynq.bd}
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- user.org:user:AXIS_Test_Component:1.0 - AXIS_Test_Component_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: M00_AXIS 
ERROR: [BD 41-134] No portmaps are present on the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS_CLK 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: M00_AXIS_CLK 
ERROR: [BD 41-134] No portmaps are present on the interface: M00_AXIS_CLK 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: S00_AXI 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: S00_AXI 
ERROR: [BD 41-134] No portmaps are present on the interface: S00_AXI 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: S00_AXI_CLK 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: S00_AXI_CLK 
ERROR: [BD 41-134] No portmaps are present on the interface: S00_AXI_CLK 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: S00_AXI_INTR 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: S00_AXI_INTR 
ERROR: [BD 41-134] No portmaps are present on the interface: S00_AXI_INTR 
ERROR: [BD 41-171] The modes of the interface pins 'M00_AXIS'(Slave) and 'S_AXIS_S2MM'(Slave) are incompatible. They cannot be connected.
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: S00_AXI 
CRITICAL WARNING: [BD 41-177] The types of the interfaces 'S00_AXI'(:::) and 'M01_AXI'(xilinx.com:interface:aximm:1.0) are incompatible. They cannot be connected.
ERROR: [BD 41-6] AXIS_Test_Component_0 does not have a port called s00_axi_aclk
ERROR: [BD 41-6] AXIS_Test_Component_0 does not have a port called m00_axis_aclk
ERROR: [BD 41-6] AXIS_Test_Component_0 does not have a port called s00_axi_aresetn
ERROR: [BD 41-6] AXIS_Test_Component_0 does not have a port called m00_axis_aresetn
ERROR: [BD 41-6] AXIS_Test_Component_0 does not have a port called s00_axi_intr
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
WARNING: [BD 41-705] Could not load assignment of </AXIS_Test_Component_0/S00_AXI/S00_AXI_reg> into address space <Data>
Successfully read diagram <base_zynq> from BD file </home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/hw/bd/base_zynq/base_zynq.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 6371.770 ; gain = 0.000 ; free physical = 5052 ; free virtual = 28843
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/hw/user_ip/AXIS_Test_Component'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {base_zynq_axi_dma_0_0 base_zynq_ps7_0_axi_periph_1 base_zynq_axi_mem_intercon_0}] -log ip_upgrade.log
Upgrading '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/hw/bd/base_zynq/base_zynq.bd'
WARNING: [IP_Flow 19-4316] Parameter 'c_increase_throughput' is no longer present on the upgraded IP 'base_zynq_axi_dma_0_0', and cannot be set to '0'
INFO: [IP_Flow 19-3422] Upgraded base_zynq_axi_dma_0_0 (AXI Direct Memory Access 7.1) from revision 18 to revision 17
INFO: [IP_Flow 19-3422] Upgraded base_zynq_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 18 to revision 17
INFO: [IP_Flow 19-3422] Upgraded base_zynq_ps7_0_axi_periph_1 (AXI Interconnect 2.1) from revision 18 to revision 17
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'base_zynq_axi_dma_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/XilinxBuild/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
WARNING: [BD 41-597] NET <AXIS_Test_Component_0_s00_axi_intr> has no source
Wrote  : </home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/hw/bd/base_zynq/base_zynq.bd> 
Wrote  : </home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/hw/bd/base_zynq/ui/bd_fe791730.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/XilinxBuild/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {base_zynq_axi_dma_0_0 base_zynq_ps7_0_axi_periph_1 base_zynq_axi_mem_intercon_0}] -no_script -sync -force -quiet
set_property location {2 658 598} [get_bd_cells AXIS_Test_Component_0]
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: M00_AXIS 
save_bd_design
Wrote  : </home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/RealTB_AXI_Stream/hw/bd/base_zynq/ui/bd_fe791730.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  2 10:13:02 2018...
