INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lukgla/Desktop/Vivado/Lab1_parity_generator/Lab1_parity_generator.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb'
