ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_hal_msp.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_MspInit,"ax",%progbits
  17              		.align	1
  18              		.global	HAL_MspInit
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	HAL_MspInit:
  26              	.LFB144:
  27              		.file 1 "Core/Src/stm32h7xx_hal_msp.c"
   1:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_hal_msp.c **** /**
   3:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32h7xx_hal_msp.c ****   *
  10:Core/Src/stm32h7xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32h7xx_hal_msp.c ****   *
  13:Core/Src/stm32h7xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32h7xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32h7xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32h7xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32h7xx_hal_msp.c ****   *
  18:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32h7xx_hal_msp.c ****   */
  20:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32h7xx_hal_msp.c **** 
  22:Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32h7xx_hal_msp.c **** 
  26:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32h7xx_hal_msp.c **** 
  28:Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32h7xx_hal_msp.c **** 
  31:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s 			page 2


  32:Core/Src/stm32h7xx_hal_msp.c **** 
  33:Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32h7xx_hal_msp.c **** 
  36:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32h7xx_hal_msp.c **** 
  38:Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32h7xx_hal_msp.c **** 
  41:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32h7xx_hal_msp.c **** 
  43:Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32h7xx_hal_msp.c **** 
  46:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32h7xx_hal_msp.c **** 
  48:Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32h7xx_hal_msp.c **** 
  51:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32h7xx_hal_msp.c **** 
  53:Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32h7xx_hal_msp.c **** 
  56:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32h7xx_hal_msp.c **** 
  58:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32h7xx_hal_msp.c **** 
  60:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32h7xx_hal_msp.c **** /**
  62:Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32h7xx_hal_msp.c ****   */
  64:Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 65 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32h7xx_hal_msp.c **** 
  68:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32h7xx_hal_msp.c **** 
  70:Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 70 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 70 3 view .LVU2
  39              		.loc 1 70 3 view .LVU3
  40 0002 074B     		ldr	r3, .L3
  41 0004 D3F8F420 		ldr	r2, [r3, #244]
  42 0008 42F00202 		orr	r2, r2, #2
  43 000c C3F8F420 		str	r2, [r3, #244]
  44              		.loc 1 70 3 view .LVU4
  45 0010 D3F8F430 		ldr	r3, [r3, #244]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s 			page 3


  46 0014 03F00203 		and	r3, r3, #2
  47 0018 0193     		str	r3, [sp, #4]
  48              		.loc 1 70 3 view .LVU5
  49 001a 019B     		ldr	r3, [sp, #4]
  50              	.LBE2:
  51              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32h7xx_hal_msp.c **** 
  72:Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32h7xx_hal_msp.c **** 
  74:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32h7xx_hal_msp.c **** 
  76:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32h7xx_hal_msp.c **** }
  52              		.loc 1 77 1 is_stmt 0 view .LVU7
  53 001c 02B0     		add	sp, sp, #8
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 001e 7047     		bx	lr
  58              	.L4:
  59              		.align	2
  60              	.L3:
  61 0020 00440258 		.word	1476543488
  62              		.cfi_endproc
  63              	.LFE144:
  65              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  66              		.align	1
  67              		.global	HAL_I2C_MspInit
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu fpv5-d16
  73              	HAL_I2C_MspInit:
  74              	.LVL0:
  75              	.LFB145:
  78:Core/Src/stm32h7xx_hal_msp.c **** 
  79:Core/Src/stm32h7xx_hal_msp.c **** /**
  80:Core/Src/stm32h7xx_hal_msp.c **** * @brief I2C MSP Initialization
  81:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32h7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  83:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32h7xx_hal_msp.c **** */
  85:Core/Src/stm32h7xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  86:Core/Src/stm32h7xx_hal_msp.c **** {
  76              		.loc 1 86 1 is_stmt 1 view -0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 216
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		.loc 1 86 1 is_stmt 0 view .LVU9
  81 0000 10B5     		push	{r4, lr}
  82              	.LCFI2:
  83              		.cfi_def_cfa_offset 8
  84              		.cfi_offset 4, -8
  85              		.cfi_offset 14, -4
  86 0002 B6B0     		sub	sp, sp, #216
  87              	.LCFI3:
  88              		.cfi_def_cfa_offset 224
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s 			page 4


  89 0004 0446     		mov	r4, r0
  87:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  90              		.loc 1 87 3 is_stmt 1 view .LVU10
  91              		.loc 1 87 20 is_stmt 0 view .LVU11
  92 0006 0021     		movs	r1, #0
  93 0008 3191     		str	r1, [sp, #196]
  94 000a 3291     		str	r1, [sp, #200]
  95 000c 3391     		str	r1, [sp, #204]
  96 000e 3491     		str	r1, [sp, #208]
  97 0010 3591     		str	r1, [sp, #212]
  88:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  98              		.loc 1 88 3 is_stmt 1 view .LVU12
  99              		.loc 1 88 28 is_stmt 0 view .LVU13
 100 0012 BC22     		movs	r2, #188
 101 0014 02A8     		add	r0, sp, #8
 102              	.LVL1:
 103              		.loc 1 88 28 view .LVU14
 104 0016 FFF7FEFF 		bl	memset
 105              	.LVL2:
  89:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 106              		.loc 1 89 3 is_stmt 1 view .LVU15
 107              		.loc 1 89 10 is_stmt 0 view .LVU16
 108 001a 2268     		ldr	r2, [r4]
 109              		.loc 1 89 5 view .LVU17
 110 001c 1B4B     		ldr	r3, .L11
 111 001e 9A42     		cmp	r2, r3
 112 0020 01D0     		beq	.L9
 113              	.LVL3:
 114              	.L5:
  90:Core/Src/stm32h7xx_hal_msp.c ****   {
  91:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  92:Core/Src/stm32h7xx_hal_msp.c **** 
  93:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  94:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
  95:Core/Src/stm32h7xx_hal_msp.c ****   */
  96:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
  97:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
  98:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  99:Core/Src/stm32h7xx_hal_msp.c ****     {
 100:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 101:Core/Src/stm32h7xx_hal_msp.c ****     }
 102:Core/Src/stm32h7xx_hal_msp.c **** 
 103:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 104:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 105:Core/Src/stm32h7xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 106:Core/Src/stm32h7xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 107:Core/Src/stm32h7xx_hal_msp.c ****     */
 108:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 109:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 110:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 111:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 112:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 113:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 114:Core/Src/stm32h7xx_hal_msp.c **** 
 115:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 116:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 117:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s 			page 5


 118:Core/Src/stm32h7xx_hal_msp.c **** 
 119:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 120:Core/Src/stm32h7xx_hal_msp.c ****   }
 121:Core/Src/stm32h7xx_hal_msp.c **** 
 122:Core/Src/stm32h7xx_hal_msp.c **** }
 115              		.loc 1 122 1 view .LVU18
 116 0022 36B0     		add	sp, sp, #216
 117              	.LCFI4:
 118              		.cfi_remember_state
 119              		.cfi_def_cfa_offset 8
 120              		@ sp needed
 121 0024 10BD     		pop	{r4, pc}
 122              	.LVL4:
 123              	.L9:
 124              	.LCFI5:
 125              		.cfi_restore_state
  96:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 126              		.loc 1 96 5 is_stmt 1 view .LVU19
  96:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 127              		.loc 1 96 46 is_stmt 0 view .LVU20
 128 0026 0823     		movs	r3, #8
 129 0028 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 130              		.loc 1 97 5 is_stmt 1 view .LVU21
  98:Core/Src/stm32h7xx_hal_msp.c ****     {
 131              		.loc 1 98 5 view .LVU22
  98:Core/Src/stm32h7xx_hal_msp.c ****     {
 132              		.loc 1 98 9 is_stmt 0 view .LVU23
 133 002a 0DEB0300 		add	r0, sp, r3
 134 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 135              	.LVL5:
  98:Core/Src/stm32h7xx_hal_msp.c ****     {
 136              		.loc 1 98 8 view .LVU24
 137 0032 40BB     		cbnz	r0, .L10
 138              	.L7:
 103:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 139              		.loc 1 103 5 is_stmt 1 view .LVU25
 140              	.LBB3:
 103:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 141              		.loc 1 103 5 view .LVU26
 103:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 142              		.loc 1 103 5 view .LVU27
 143 0034 164C     		ldr	r4, .L11+4
 144              	.LVL6:
 103:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 145              		.loc 1 103 5 is_stmt 0 view .LVU28
 146 0036 D4F8E030 		ldr	r3, [r4, #224]
 147 003a 43F00203 		orr	r3, r3, #2
 148 003e C4F8E030 		str	r3, [r4, #224]
 103:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 149              		.loc 1 103 5 is_stmt 1 view .LVU29
 150 0042 D4F8E030 		ldr	r3, [r4, #224]
 151 0046 03F00203 		and	r3, r3, #2
 152 004a 0093     		str	r3, [sp]
 103:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 153              		.loc 1 103 5 view .LVU30
 154 004c 009B     		ldr	r3, [sp]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s 			page 6


 155              	.LBE3:
 103:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 156              		.loc 1 103 5 view .LVU31
 108:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 157              		.loc 1 108 5 view .LVU32
 108:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 158              		.loc 1 108 25 is_stmt 0 view .LVU33
 159 004e 4FF44073 		mov	r3, #768
 160 0052 3193     		str	r3, [sp, #196]
 109:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 161              		.loc 1 109 5 is_stmt 1 view .LVU34
 109:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 162              		.loc 1 109 26 is_stmt 0 view .LVU35
 163 0054 1223     		movs	r3, #18
 164 0056 3293     		str	r3, [sp, #200]
 110:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 165              		.loc 1 110 5 is_stmt 1 view .LVU36
 110:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 166              		.loc 1 110 26 is_stmt 0 view .LVU37
 167 0058 0123     		movs	r3, #1
 168 005a 3393     		str	r3, [sp, #204]
 111:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 169              		.loc 1 111 5 is_stmt 1 view .LVU38
 111:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 170              		.loc 1 111 27 is_stmt 0 view .LVU39
 171 005c 0023     		movs	r3, #0
 172 005e 3493     		str	r3, [sp, #208]
 112:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 173              		.loc 1 112 5 is_stmt 1 view .LVU40
 112:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 174              		.loc 1 112 31 is_stmt 0 view .LVU41
 175 0060 0423     		movs	r3, #4
 176 0062 3593     		str	r3, [sp, #212]
 113:Core/Src/stm32h7xx_hal_msp.c **** 
 177              		.loc 1 113 5 is_stmt 1 view .LVU42
 178 0064 31A9     		add	r1, sp, #196
 179 0066 0B48     		ldr	r0, .L11+8
 180 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 181              	.LVL7:
 116:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 182              		.loc 1 116 5 view .LVU43
 183              	.LBB4:
 116:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 184              		.loc 1 116 5 view .LVU44
 116:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 185              		.loc 1 116 5 view .LVU45
 186 006c D4F8E830 		ldr	r3, [r4, #232]
 187 0070 43F40013 		orr	r3, r3, #2097152
 188 0074 C4F8E830 		str	r3, [r4, #232]
 116:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 189              		.loc 1 116 5 view .LVU46
 190 0078 D4F8E830 		ldr	r3, [r4, #232]
 191 007c 03F40013 		and	r3, r3, #2097152
 192 0080 0193     		str	r3, [sp, #4]
 116:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 193              		.loc 1 116 5 view .LVU47
 194 0082 019B     		ldr	r3, [sp, #4]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s 			page 7


 195              	.LBE4:
 116:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 196              		.loc 1 116 5 view .LVU48
 197              		.loc 1 122 1 is_stmt 0 view .LVU49
 198 0084 CDE7     		b	.L5
 199              	.LVL8:
 200              	.L10:
 100:Core/Src/stm32h7xx_hal_msp.c ****     }
 201              		.loc 1 100 7 is_stmt 1 view .LVU50
 202 0086 FFF7FEFF 		bl	Error_Handler
 203              	.LVL9:
 204 008a D3E7     		b	.L7
 205              	.L12:
 206              		.align	2
 207              	.L11:
 208 008c 00540040 		.word	1073763328
 209 0090 00440258 		.word	1476543488
 210 0094 00040258 		.word	1476527104
 211              		.cfi_endproc
 212              	.LFE145:
 214              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 215              		.align	1
 216              		.global	HAL_I2C_MspDeInit
 217              		.syntax unified
 218              		.thumb
 219              		.thumb_func
 220              		.fpu fpv5-d16
 222              	HAL_I2C_MspDeInit:
 223              	.LVL10:
 224              	.LFB146:
 123:Core/Src/stm32h7xx_hal_msp.c **** 
 124:Core/Src/stm32h7xx_hal_msp.c **** /**
 125:Core/Src/stm32h7xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 126:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 127:Core/Src/stm32h7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 128:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 129:Core/Src/stm32h7xx_hal_msp.c **** */
 130:Core/Src/stm32h7xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 131:Core/Src/stm32h7xx_hal_msp.c **** {
 225              		.loc 1 131 1 view -0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 132:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 229              		.loc 1 132 3 view .LVU52
 230              		.loc 1 132 10 is_stmt 0 view .LVU53
 231 0000 0268     		ldr	r2, [r0]
 232              		.loc 1 132 5 view .LVU54
 233 0002 0C4B     		ldr	r3, .L20
 234 0004 9A42     		cmp	r2, r3
 235 0006 00D0     		beq	.L19
 236 0008 7047     		bx	lr
 237              	.L19:
 131:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 238              		.loc 1 131 1 view .LVU55
 239 000a 10B5     		push	{r4, lr}
 240              	.LCFI6:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s 			page 8


 241              		.cfi_def_cfa_offset 8
 242              		.cfi_offset 4, -8
 243              		.cfi_offset 14, -4
 133:Core/Src/stm32h7xx_hal_msp.c ****   {
 134:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 135:Core/Src/stm32h7xx_hal_msp.c **** 
 136:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 137:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 138:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 244              		.loc 1 138 5 is_stmt 1 view .LVU56
 245 000c 0A4A     		ldr	r2, .L20+4
 246 000e D2F8E830 		ldr	r3, [r2, #232]
 247 0012 23F40013 		bic	r3, r3, #2097152
 248 0016 C2F8E830 		str	r3, [r2, #232]
 139:Core/Src/stm32h7xx_hal_msp.c **** 
 140:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 141:Core/Src/stm32h7xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 142:Core/Src/stm32h7xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 143:Core/Src/stm32h7xx_hal_msp.c ****     */
 144:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 249              		.loc 1 144 5 view .LVU57
 250 001a 084C     		ldr	r4, .L20+8
 251 001c 4FF48071 		mov	r1, #256
 252 0020 2046     		mov	r0, r4
 253              	.LVL11:
 254              		.loc 1 144 5 is_stmt 0 view .LVU58
 255 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 256              	.LVL12:
 145:Core/Src/stm32h7xx_hal_msp.c **** 
 146:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 257              		.loc 1 146 5 is_stmt 1 view .LVU59
 258 0026 4FF40071 		mov	r1, #512
 259 002a 2046     		mov	r0, r4
 260 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 261              	.LVL13:
 147:Core/Src/stm32h7xx_hal_msp.c **** 
 148:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 149:Core/Src/stm32h7xx_hal_msp.c **** 
 150:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 151:Core/Src/stm32h7xx_hal_msp.c ****   }
 152:Core/Src/stm32h7xx_hal_msp.c **** 
 153:Core/Src/stm32h7xx_hal_msp.c **** }
 262              		.loc 1 153 1 is_stmt 0 view .LVU60
 263 0030 10BD     		pop	{r4, pc}
 264              	.L21:
 265 0032 00BF     		.align	2
 266              	.L20:
 267 0034 00540040 		.word	1073763328
 268 0038 00440258 		.word	1476543488
 269 003c 00040258 		.word	1476527104
 270              		.cfi_endproc
 271              	.LFE146:
 273              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 274              		.align	1
 275              		.global	HAL_TIM_Base_MspInit
 276              		.syntax unified
 277              		.thumb
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s 			page 9


 278              		.thumb_func
 279              		.fpu fpv5-d16
 281              	HAL_TIM_Base_MspInit:
 282              	.LVL14:
 283              	.LFB147:
 154:Core/Src/stm32h7xx_hal_msp.c **** 
 155:Core/Src/stm32h7xx_hal_msp.c **** /**
 156:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 157:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 158:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 159:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 160:Core/Src/stm32h7xx_hal_msp.c **** */
 161:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 162:Core/Src/stm32h7xx_hal_msp.c **** {
 284              		.loc 1 162 1 is_stmt 1 view -0
 285              		.cfi_startproc
 286              		@ args = 0, pretend = 0, frame = 8
 287              		@ frame_needed = 0, uses_anonymous_args = 0
 288              		.loc 1 162 1 is_stmt 0 view .LVU62
 289 0000 00B5     		push	{lr}
 290              	.LCFI7:
 291              		.cfi_def_cfa_offset 4
 292              		.cfi_offset 14, -4
 293 0002 83B0     		sub	sp, sp, #12
 294              	.LCFI8:
 295              		.cfi_def_cfa_offset 16
 163:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM16)
 296              		.loc 1 163 3 is_stmt 1 view .LVU63
 297              		.loc 1 163 15 is_stmt 0 view .LVU64
 298 0004 0368     		ldr	r3, [r0]
 299              		.loc 1 163 5 view .LVU65
 300 0006 1A4A     		ldr	r2, .L28
 301 0008 9342     		cmp	r3, r2
 302 000a 05D0     		beq	.L26
 164:Core/Src/stm32h7xx_hal_msp.c ****   {
 165:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 166:Core/Src/stm32h7xx_hal_msp.c **** 
 167:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
 168:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 169:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 170:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 171:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM16_IRQn, 15, 0);
 172:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 173:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 174:Core/Src/stm32h7xx_hal_msp.c **** 
 175:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 176:Core/Src/stm32h7xx_hal_msp.c ****   }
 177:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 303              		.loc 1 177 8 is_stmt 1 view .LVU66
 304              		.loc 1 177 10 is_stmt 0 view .LVU67
 305 000c 194A     		ldr	r2, .L28+4
 306 000e 9342     		cmp	r3, r2
 307 0010 18D0     		beq	.L27
 308              	.LVL15:
 309              	.L22:
 178:Core/Src/stm32h7xx_hal_msp.c ****   {
 179:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s 			page 10


 180:Core/Src/stm32h7xx_hal_msp.c **** 
 181:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 182:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 183:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 184:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 185:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM17_IRQn, 14, 0);
 186:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 187:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 188:Core/Src/stm32h7xx_hal_msp.c **** 
 189:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 190:Core/Src/stm32h7xx_hal_msp.c ****   }
 191:Core/Src/stm32h7xx_hal_msp.c **** 
 192:Core/Src/stm32h7xx_hal_msp.c **** }
 310              		.loc 1 192 1 view .LVU68
 311 0012 03B0     		add	sp, sp, #12
 312              	.LCFI9:
 313              		.cfi_remember_state
 314              		.cfi_def_cfa_offset 4
 315              		@ sp needed
 316 0014 5DF804FB 		ldr	pc, [sp], #4
 317              	.LVL16:
 318              	.L26:
 319              	.LCFI10:
 320              		.cfi_restore_state
 169:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 321              		.loc 1 169 5 is_stmt 1 view .LVU69
 322              	.LBB5:
 169:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 323              		.loc 1 169 5 view .LVU70
 169:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 324              		.loc 1 169 5 view .LVU71
 325 0018 174B     		ldr	r3, .L28+8
 326 001a D3F8F020 		ldr	r2, [r3, #240]
 327 001e 42F40032 		orr	r2, r2, #131072
 328 0022 C3F8F020 		str	r2, [r3, #240]
 169:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 329              		.loc 1 169 5 view .LVU72
 330 0026 D3F8F030 		ldr	r3, [r3, #240]
 331 002a 03F40033 		and	r3, r3, #131072
 332 002e 0093     		str	r3, [sp]
 169:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 333              		.loc 1 169 5 view .LVU73
 334 0030 009B     		ldr	r3, [sp]
 335              	.LBE5:
 169:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 336              		.loc 1 169 5 view .LVU74
 171:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 337              		.loc 1 171 5 view .LVU75
 338 0032 0022     		movs	r2, #0
 339 0034 0F21     		movs	r1, #15
 340 0036 7520     		movs	r0, #117
 341              	.LVL17:
 171:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 342              		.loc 1 171 5 is_stmt 0 view .LVU76
 343 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 344              	.LVL18:
 172:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s 			page 11


 345              		.loc 1 172 5 is_stmt 1 view .LVU77
 346 003c 7520     		movs	r0, #117
 347 003e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 348              	.LVL19:
 349 0042 E6E7     		b	.L22
 350              	.LVL20:
 351              	.L27:
 183:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 352              		.loc 1 183 5 view .LVU78
 353              	.LBB6:
 183:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 354              		.loc 1 183 5 view .LVU79
 183:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 355              		.loc 1 183 5 view .LVU80
 356 0044 0C4B     		ldr	r3, .L28+8
 357 0046 D3F8F020 		ldr	r2, [r3, #240]
 358 004a 42F48022 		orr	r2, r2, #262144
 359 004e C3F8F020 		str	r2, [r3, #240]
 183:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 360              		.loc 1 183 5 view .LVU81
 361 0052 D3F8F030 		ldr	r3, [r3, #240]
 362 0056 03F48023 		and	r3, r3, #262144
 363 005a 0193     		str	r3, [sp, #4]
 183:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 364              		.loc 1 183 5 view .LVU82
 365 005c 019B     		ldr	r3, [sp, #4]
 366              	.LBE6:
 183:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 367              		.loc 1 183 5 view .LVU83
 185:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 368              		.loc 1 185 5 view .LVU84
 369 005e 0022     		movs	r2, #0
 370 0060 0E21     		movs	r1, #14
 371 0062 7620     		movs	r0, #118
 372              	.LVL21:
 185:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 373              		.loc 1 185 5 is_stmt 0 view .LVU85
 374 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 375              	.LVL22:
 186:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 376              		.loc 1 186 5 is_stmt 1 view .LVU86
 377 0068 7620     		movs	r0, #118
 378 006a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 379              	.LVL23:
 380              		.loc 1 192 1 is_stmt 0 view .LVU87
 381 006e D0E7     		b	.L22
 382              	.L29:
 383              		.align	2
 384              	.L28:
 385 0070 00440140 		.word	1073824768
 386 0074 00480140 		.word	1073825792
 387 0078 00440258 		.word	1476543488
 388              		.cfi_endproc
 389              	.LFE147:
 391              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 392              		.align	1
 393              		.global	HAL_TIM_Base_MspDeInit
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s 			page 12


 394              		.syntax unified
 395              		.thumb
 396              		.thumb_func
 397              		.fpu fpv5-d16
 399              	HAL_TIM_Base_MspDeInit:
 400              	.LVL24:
 401              	.LFB148:
 193:Core/Src/stm32h7xx_hal_msp.c **** 
 194:Core/Src/stm32h7xx_hal_msp.c **** /**
 195:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 196:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 197:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 198:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 199:Core/Src/stm32h7xx_hal_msp.c **** */
 200:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 201:Core/Src/stm32h7xx_hal_msp.c **** {
 402              		.loc 1 201 1 is_stmt 1 view -0
 403              		.cfi_startproc
 404              		@ args = 0, pretend = 0, frame = 0
 405              		@ frame_needed = 0, uses_anonymous_args = 0
 406              		.loc 1 201 1 is_stmt 0 view .LVU89
 407 0000 08B5     		push	{r3, lr}
 408              	.LCFI11:
 409              		.cfi_def_cfa_offset 8
 410              		.cfi_offset 3, -8
 411              		.cfi_offset 14, -4
 202:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM16)
 412              		.loc 1 202 3 is_stmt 1 view .LVU90
 413              		.loc 1 202 15 is_stmt 0 view .LVU91
 414 0002 0368     		ldr	r3, [r0]
 415              		.loc 1 202 5 view .LVU92
 416 0004 0E4A     		ldr	r2, .L36
 417 0006 9342     		cmp	r3, r2
 418 0008 03D0     		beq	.L34
 203:Core/Src/stm32h7xx_hal_msp.c ****   {
 204:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 205:Core/Src/stm32h7xx_hal_msp.c **** 
 206:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 207:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 208:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 209:Core/Src/stm32h7xx_hal_msp.c **** 
 210:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt DeInit */
 211:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM16_IRQn);
 212:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 213:Core/Src/stm32h7xx_hal_msp.c **** 
 214:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 215:Core/Src/stm32h7xx_hal_msp.c ****   }
 216:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 419              		.loc 1 216 8 is_stmt 1 view .LVU93
 420              		.loc 1 216 10 is_stmt 0 view .LVU94
 421 000a 0E4A     		ldr	r2, .L36+4
 422 000c 9342     		cmp	r3, r2
 423 000e 0BD0     		beq	.L35
 424              	.LVL25:
 425              	.L30:
 217:Core/Src/stm32h7xx_hal_msp.c ****   {
 218:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s 			page 13


 219:Core/Src/stm32h7xx_hal_msp.c **** 
 220:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 221:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 222:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 223:Core/Src/stm32h7xx_hal_msp.c **** 
 224:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt DeInit */
 225:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM17_IRQn);
 226:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 227:Core/Src/stm32h7xx_hal_msp.c **** 
 228:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 229:Core/Src/stm32h7xx_hal_msp.c ****   }
 230:Core/Src/stm32h7xx_hal_msp.c **** 
 231:Core/Src/stm32h7xx_hal_msp.c **** }
 426              		.loc 1 231 1 view .LVU95
 427 0010 08BD     		pop	{r3, pc}
 428              	.LVL26:
 429              	.L34:
 208:Core/Src/stm32h7xx_hal_msp.c **** 
 430              		.loc 1 208 5 is_stmt 1 view .LVU96
 431 0012 0D4A     		ldr	r2, .L36+8
 432 0014 D2F8F030 		ldr	r3, [r2, #240]
 433 0018 23F40033 		bic	r3, r3, #131072
 434 001c C2F8F030 		str	r3, [r2, #240]
 211:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 435              		.loc 1 211 5 view .LVU97
 436 0020 7520     		movs	r0, #117
 437              	.LVL27:
 211:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 438              		.loc 1 211 5 is_stmt 0 view .LVU98
 439 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 440              	.LVL28:
 441 0026 F3E7     		b	.L30
 442              	.LVL29:
 443              	.L35:
 222:Core/Src/stm32h7xx_hal_msp.c **** 
 444              		.loc 1 222 5 is_stmt 1 view .LVU99
 445 0028 074A     		ldr	r2, .L36+8
 446 002a D2F8F030 		ldr	r3, [r2, #240]
 447 002e 23F48023 		bic	r3, r3, #262144
 448 0032 C2F8F030 		str	r3, [r2, #240]
 225:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 449              		.loc 1 225 5 view .LVU100
 450 0036 7620     		movs	r0, #118
 451              	.LVL30:
 225:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 452              		.loc 1 225 5 is_stmt 0 view .LVU101
 453 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 454              	.LVL31:
 455              		.loc 1 231 1 view .LVU102
 456 003c E8E7     		b	.L30
 457              	.L37:
 458 003e 00BF     		.align	2
 459              	.L36:
 460 0040 00440140 		.word	1073824768
 461 0044 00480140 		.word	1073825792
 462 0048 00440258 		.word	1476543488
 463              		.cfi_endproc
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s 			page 14


 464              	.LFE148:
 466              		.text
 467              	.Letext0:
 468              		.file 2 "d:\\3.tools\\arm_gcc_toolchain\\20_q4_major\\arm-none-eabi\\include\\machine\\_default_ty
 469              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\20_q4_major\\arm-none-eabi\\include\\sys\\_stdint.h"
 470              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 471              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 472              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 473              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 474              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 475              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h"
 476              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 477              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 478              		.file 12 "Core/Inc/main.h"
 479              		.file 13 "<built-in>"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s:17     .text.HAL_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s:61     .text.HAL_MspInit:00000020 $d
C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s:66     .text.HAL_I2C_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s:73     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s:208    .text.HAL_I2C_MspInit:0000008c $d
C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s:215    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s:222    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s:267    .text.HAL_I2C_MspDeInit:00000034 $d
C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s:274    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s:281    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s:385    .text.HAL_TIM_Base_MspInit:00000070 $d
C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s:392    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s:399    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccCvQZ5J.s:460    .text.HAL_TIM_Base_MspDeInit:00000040 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
