# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../Downloads/ms2/Verilog/Sources/ALUCU.v" \
"../../../../../../../Downloads/ms2/Verilog/Sources/DFlipFlop.v" \
"../../../../../../../Downloads/ms2/Verilog/Sources/NRegister.v" \
"../../../../ComputerArchitectureProject_1.srcs/sources_1/new/RISCV_Pipeline.v" \
"../../../../../../../Downloads/ms2/Verilog/Sources/RegisterFile.v" \
"../../../../../../../Downloads/ms2/Verilog/Sources/branchDecoder.v" \
"../../../../../../../Downloads/ms2/Verilog/Sources/controlUnit.v" \
"../../../../ComputerArchitectureProject_1.srcs/sources_1/new/forwarding_unit.v" \
"../../../../ComputerArchitectureProject_1.srcs/sources_1/new/hazard_detection_unit.v" \
"../../../../../../../Downloads/ms2/Verilog/Sources/prv32_ALU.v" \
"../../../../../../../Downloads/prv32_ALU.v" \
"../../../../../../../Downloads/ms2/Verilog/Sources/shifter.v" \
"../../../../ComputerArchitectureProject_1.srcs/sources_1/new/singleMemory.v" \
"../../../../../../../Downloads/ms2/Verilog/Sources/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
