

================================================================
== Vitis HLS Report for 'jacobi_2d_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_19_5'
================================================================
* Date:           Mon May  5 03:22:34 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        jacobi_2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    23259|    23259|  0.116 ms|  0.116 ms|  23259|  23259|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_4_VITIS_LOOP_19_5  |    23257|    23257|        29|          3|          1|  7744|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 3, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.31>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 32 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 33 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten9"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 1, i7 %i"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 1, i7 %j"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc77"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i13 %indvar_flatten9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 41 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.64ns)   --->   "%icmp_ln17 = icmp_eq  i13 %indvar_flatten9_load, i13 7744" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 43 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.75ns)   --->   "%add_ln17 = add i13 %indvar_flatten9_load, i13 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 44 'add' 'add_ln17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc80, void %for.inc83.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 45 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:19]   --->   Operation 46 'load' 'j_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%i_load = load i7 %i"   --->   Operation 47 'load' 'i_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.59ns)   --->   "%icmp_ln19 = icmp_eq  i7 %j_load, i7 89" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:19]   --->   Operation 48 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.30ns)   --->   "%select_ln17 = select i1 %icmp_ln19, i7 1, i7 %j_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 49 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.70ns)   --->   "%indvars_iv_next289 = add i7 %i_load, i7 1"   --->   Operation 50 'add' 'indvars_iv_next289' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.30ns)   --->   "%select_ln17_1 = select i1 %icmp_ln19, i7 %indvars_iv_next289, i7 %i_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 51 'select' 'select_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%select_ln17_1_cast = zext i7 %select_ln17_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 52 'zext' 'select_ln17_1_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.55ns)   --->   "%mul_ln20 = mul i13 %select_ln17_1_cast, i13 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 53 'mul' 'mul_ln20' <Predicate = (!icmp_ln17)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.70ns)   --->   "%indvars_iv_next28_mid1 = add i7 %i_load, i7 2"   --->   Operation 54 'add' 'indvars_iv_next28_mid1' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.30ns)   --->   "%select_ln17_2 = select i1 %icmp_ln19, i7 %indvars_iv_next28_mid1, i7 %indvars_iv_next289" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 55 'select' 'select_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%select_ln17_2_cast = zext i7 %select_ln17_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 56 'zext' 'select_ln17_2_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 57 [3/3] (0.99ns) (grouped into DSP with root node add_ln20_3)   --->   "%mul_ln20_1 = mul i13 %select_ln17_2_cast, i13 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 57 'mul' 'mul_ln20_1' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.70ns)   --->   "%empty_9 = add i7 %i_load, i7 127"   --->   Operation 58 'add' 'empty_9' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.30ns)   --->   "%select_ln17_3 = select i1 %icmp_ln19, i7 %i_load, i7 %empty_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 59 'select' 'select_ln17_3' <Predicate = (!icmp_ln17)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i7 %select_ln17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 60 'zext' 'zext_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.75ns)   --->   "%add_ln20_2 = add i13 %mul_ln20, i13 %zext_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 61 'add' 'add_ln20_2' <Predicate = (!icmp_ln17)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln20 = add i7 %select_ln17, i7 127" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 62 'add' 'add_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln20_4 = zext i7 %add_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 63 'zext' 'zext_ln20_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.75ns)   --->   "%add_ln20_5 = add i13 %mul_ln20, i13 %zext_ln20_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 64 'add' 'add_ln20_5' <Predicate = (!icmp_ln17)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.70ns)   --->   "%add_ln20_1 = add i7 %select_ln17, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 65 'add' 'add_ln20_1' <Predicate = (!icmp_ln17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln20_6 = zext i7 %add_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 66 'zext' 'zext_ln20_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.75ns)   --->   "%add_ln20_6 = add i13 %mul_ln20, i13 %zext_ln20_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 67 'add' 'add_ln20_6' <Predicate = (!icmp_ln17)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln19 = store i13 %add_ln17, i13 %indvar_flatten9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:19]   --->   Operation 68 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln19 = store i7 %select_ln17_1, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:19]   --->   Operation 69 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.38>
ST_1 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln19 = store i7 %add_ln20_1, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:19]   --->   Operation 70 'store' 'store_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 71 [2/3] (0.99ns) (grouped into DSP with root node add_ln20_3)   --->   "%mul_ln20_1 = mul i13 %select_ln17_2_cast, i13 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 71 'mul' 'mul_ln20_1' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%select_ln17_3_cast = zext i7 %select_ln17_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 72 'zext' 'select_ln17_3_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 73 [3/3] (0.99ns) (grouped into DSP with root node add_ln20_4)   --->   "%mul_ln20_2 = mul i13 %select_ln17_3_cast, i13 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 73 'mul' 'mul_ln20_2' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i13 %add_ln20_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 74 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i64 %B, i64 0, i64 %zext_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 75 'getelementptr' 'B_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (2.98ns)   --->   "%B_load = load i13 %B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 76 'load' 'B_load' <Predicate = (!icmp_ln17)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln20_5 = zext i13 %add_ln20_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 77 'zext' 'zext_ln20_5' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i64 %B, i64 0, i64 %zext_ln20_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 78 'getelementptr' 'B_addr_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (2.98ns)   --->   "%B_load_1 = load i13 %B_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 79 'load' 'B_load_1' <Predicate = (!icmp_ln17)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 80 [1/3] (0.00ns) (grouped into DSP with root node add_ln20_3)   --->   "%mul_ln20_1 = mul i13 %select_ln17_2_cast, i13 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 80 'mul' 'mul_ln20_1' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [2/3] (0.99ns) (grouped into DSP with root node add_ln20_4)   --->   "%mul_ln20_2 = mul i13 %select_ln17_3_cast, i13 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 81 'mul' 'mul_ln20_2' <Predicate = (!icmp_ln17)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln20_3 = add i13 %mul_ln20_1, i13 %zext_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 82 'add' 'add_ln20_3' <Predicate = (!icmp_ln17)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/2] (2.98ns)   --->   "%B_load = load i13 %B_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 83 'load' 'B_load' <Predicate = (!icmp_ln17)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>
ST_3 : Operation 84 [1/2] (2.98ns)   --->   "%B_load_1 = load i13 %B_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 84 'load' 'B_load_1' <Predicate = (!icmp_ln17)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln20_4)   --->   "%mul_ln20_2 = mul i13 %select_ln17_3_cast, i13 90" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17]   --->   Operation 85 'mul' 'mul_ln20_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln20_3 = add i13 %mul_ln20_1, i13 %zext_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 86 'add' 'add_ln20_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln20_4 = add i13 %mul_ln20_2, i13 %zext_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 87 'add' 'add_ln20_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i64 %B_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 88 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i64 %B_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 89 'bitcast' 'bitcast_ln20_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [5/5] (2.89ns)   --->   "%add4 = dadd i64 %bitcast_ln20, i64 %bitcast_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 90 'dadd' 'add4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 91 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln20_4 = add i13 %mul_ln20_2, i13 %zext_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 91 'add' 'add_ln20_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [4/5] (2.89ns)   --->   "%add4 = dadd i64 %bitcast_ln20, i64 %bitcast_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 92 'dadd' 'add4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.98>
ST_6 : Operation 93 [3/5] (2.89ns)   --->   "%add4 = dadd i64 %bitcast_ln20, i64 %bitcast_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 93 'dadd' 'add4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln20_7 = zext i13 %add_ln20_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 94 'zext' 'zext_ln20_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i64 %B, i64 0, i64 %zext_ln20_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 95 'getelementptr' 'B_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [2/2] (2.98ns)   --->   "%B_load_2 = load i13 %B_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 96 'load' 'B_load_2' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>

State 7 <SV = 6> <Delay = 2.98>
ST_7 : Operation 97 [2/5] (2.89ns)   --->   "%add4 = dadd i64 %bitcast_ln20, i64 %bitcast_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 97 'dadd' 'add4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/2] (2.98ns)   --->   "%B_load_2 = load i13 %B_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 98 'load' 'B_load_2' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 99 [1/5] (2.89ns)   --->   "%add4 = dadd i64 %bitcast_ln20, i64 %bitcast_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 99 'dadd' 'add4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln20_2 = bitcast i64 %B_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 100 'bitcast' 'bitcast_ln20_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [5/5] (2.89ns)   --->   "%add5 = dadd i64 %add4, i64 %bitcast_ln20_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 101 'dadd' 'add5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 102 [4/5] (2.89ns)   --->   "%add5 = dadd i64 %add4, i64 %bitcast_ln20_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 102 'dadd' 'add5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 103 [3/5] (2.89ns)   --->   "%add5 = dadd i64 %add4, i64 %bitcast_ln20_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 103 'dadd' 'add5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.98>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i13 %add_ln20_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 104 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i64 %B, i64 0, i64 %zext_ln20_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 105 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [2/5] (2.89ns)   --->   "%add5 = dadd i64 %add4, i64 %bitcast_ln20_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 106 'dadd' 'add5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [2/2] (2.98ns)   --->   "%B_load_3 = load i13 %B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 107 'load' 'B_load_3' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>

State 13 <SV = 12> <Delay = 2.98>
ST_13 : Operation 108 [1/5] (2.89ns)   --->   "%add5 = dadd i64 %add4, i64 %bitcast_ln20_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 108 'dadd' 'add5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/2] (2.98ns)   --->   "%B_load_3 = load i13 %B_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 109 'load' 'B_load_3' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>

State 14 <SV = 13> <Delay = 2.89>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln20_3 = bitcast i64 %B_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 110 'bitcast' 'bitcast_ln20_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [5/5] (2.89ns)   --->   "%add6 = dadd i64 %add5, i64 %bitcast_ln20_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 111 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.89>
ST_15 : Operation 112 [4/5] (2.89ns)   --->   "%add6 = dadd i64 %add5, i64 %bitcast_ln20_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 112 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.98>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i13 %add_ln20_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 113 'zext' 'zext_ln20_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i64 %B, i64 0, i64 %zext_ln20_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 114 'getelementptr' 'B_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [3/5] (2.89ns)   --->   "%add6 = dadd i64 %add5, i64 %bitcast_ln20_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 115 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 116 [2/2] (2.98ns)   --->   "%B_load_4 = load i13 %B_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 116 'load' 'B_load_4' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>

State 17 <SV = 16> <Delay = 2.98>
ST_17 : Operation 117 [2/5] (2.89ns)   --->   "%add6 = dadd i64 %add5, i64 %bitcast_ln20_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 117 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 118 [1/2] (2.98ns)   --->   "%B_load_4 = load i13 %B_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 118 'load' 'B_load_4' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>

State 18 <SV = 17> <Delay = 2.89>
ST_18 : Operation 119 [1/5] (2.89ns)   --->   "%add6 = dadd i64 %add5, i64 %bitcast_ln20_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 119 'dadd' 'add6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.89>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln20_4 = bitcast i64 %B_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 120 'bitcast' 'bitcast_ln20_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 121 [5/5] (2.89ns)   --->   "%add7 = dadd i64 %add6, i64 %bitcast_ln20_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 121 'dadd' 'add7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.89>
ST_20 : Operation 122 [4/5] (2.89ns)   --->   "%add7 = dadd i64 %add6, i64 %bitcast_ln20_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 122 'dadd' 'add7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.89>
ST_21 : Operation 123 [3/5] (2.89ns)   --->   "%add7 = dadd i64 %add6, i64 %bitcast_ln20_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 123 'dadd' 'add7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.89>
ST_22 : Operation 124 [2/5] (2.89ns)   --->   "%add7 = dadd i64 %add6, i64 %bitcast_ln20_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 124 'dadd' 'add7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.89>
ST_23 : Operation 125 [1/5] (2.89ns)   --->   "%add7 = dadd i64 %add6, i64 %bitcast_ln20_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 125 'dadd' 'add7' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.33>
ST_24 : Operation 126 [5/5] (3.33ns)   --->   "%mul1 = dmul i64 %add7, i64 0.2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 126 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.33>
ST_25 : Operation 127 [4/5] (3.33ns)   --->   "%mul1 = dmul i64 %add7, i64 0.2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 127 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.33>
ST_26 : Operation 128 [3/5] (3.33ns)   --->   "%mul1 = dmul i64 %add7, i64 0.2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 128 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 3.33>
ST_27 : Operation 129 [2/5] (3.33ns)   --->   "%mul1 = dmul i64 %add7, i64 0.2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 129 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.33>
ST_28 : Operation 130 [1/5] (3.33ns)   --->   "%mul1 = dmul i64 %add7, i64 0.2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 130 'dmul' 'mul1' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.98>
ST_29 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_4_VITIS_LOOP_19_5_str"   --->   Operation 131 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 132 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7744, i64 7744, i64 7744"   --->   Operation 132 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 133 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 134 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln20_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 134 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:6]   --->   Operation 135 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln20_5 = bitcast i64 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 136 'bitcast' 'bitcast_ln20_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 137 [1/1] (2.98ns)   --->   "%store_ln20 = store i64 %bitcast_ln20_5, i13 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20]   --->   Operation 137 'store' 'store_ln20' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8100> <RAM>
ST_29 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc77" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:19]   --->   Operation 138 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i_load') on local variable 'i' [20]  (0 ns)
	'add' operation ('indvars_iv_next289') [25]  (0.706 ns)
	'select' operation ('select_ln17_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17) [26]  (0.308 ns)
	'mul' operation ('mul_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:17) [28]  (1.55 ns)
	'add' operation ('add_ln20_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [39]  (0.755 ns)

 <State 2>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('B_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [42]  (0 ns)
	'load' operation ('B_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) on array 'B' [50]  (2.98 ns)

 <State 3>: 2.98ns
The critical path consists of the following:
	'load' operation ('B_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) on array 'B' [50]  (2.98 ns)

 <State 4>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [59]  (2.9 ns)

 <State 5>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [59]  (2.9 ns)

 <State 6>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('B_addr_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [64]  (0 ns)
	'load' operation ('B_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) on array 'B' [65]  (2.98 ns)

 <State 7>: 2.98ns
The critical path consists of the following:
	'load' operation ('B_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) on array 'B' [65]  (2.98 ns)

 <State 8>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [59]  (2.9 ns)

 <State 9>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [67]  (2.9 ns)

 <State 10>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [67]  (2.9 ns)

 <State 11>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [67]  (2.9 ns)

 <State 12>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('B_addr_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [45]  (0 ns)
	'load' operation ('B_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) on array 'B' [68]  (2.98 ns)

 <State 13>: 2.98ns
The critical path consists of the following:
	'load' operation ('B_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) on array 'B' [68]  (2.98 ns)

 <State 14>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [70]  (2.9 ns)

 <State 15>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [70]  (2.9 ns)

 <State 16>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('B_addr_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [48]  (0 ns)
	'load' operation ('B_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) on array 'B' [71]  (2.98 ns)

 <State 17>: 2.98ns
The critical path consists of the following:
	'load' operation ('B_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) on array 'B' [71]  (2.98 ns)

 <State 18>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [70]  (2.9 ns)

 <State 19>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [73]  (2.9 ns)

 <State 20>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [73]  (2.9 ns)

 <State 21>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [73]  (2.9 ns)

 <State 22>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [73]  (2.9 ns)

 <State 23>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [73]  (2.9 ns)

 <State 24>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [74]  (3.33 ns)

 <State 25>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [74]  (3.33 ns)

 <State 26>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [74]  (3.33 ns)

 <State 27>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [74]  (3.33 ns)

 <State 28>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [74]  (3.33 ns)

 <State 29>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) [41]  (0 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20) of variable 'bitcast_ln20_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/jacobi_2d/jacobi_2d_slow.c:20 on array 'A' [76]  (2.98 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
