Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan  7 15:09:18 2021
| Host         : SK-20201110NLEU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (7096)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7096)
---------------------------------
 There are 7096 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.197   -64691.922                  17210                23768        0.052        0.000                      0                23768        3.000        0.000                       0                  7103  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
EXCLK                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        -10.197   -64606.918                  17064                23559        0.127        0.000                      0                23559        3.750        0.000                       0                  7099  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      -10.196   -64592.352                  17064                23559        0.127        0.000                      0                23559        3.750        0.000                       0                  7099  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        -10.197   -64606.918                  17064                23559        0.052        0.000                      0                23559  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      -10.197   -64606.918                  17064                23559        0.052        0.000                      0                23559  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         -0.863      -85.002                    146                  209        0.375        0.000                      0                  209  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.863      -85.002                    146                  209        0.301        0.000                      0                  209  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.863      -85.002                    146                  209        0.301        0.000                      0                  209  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       -0.862      -84.878                    146                  209        0.375        0.000                      0                  209  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :        17064  Failing Endpoints,  Worst Slack      -10.197ns,  Total Violation   -64606.917ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.197ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[319][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.123ns  (logic 4.236ns (21.050%)  route 15.887ns (78.950%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.236    19.512    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X48Y112        LUT3 (Prop_lut3_I1_O)        0.299    19.811 r  cpu0/ctrl_branch_/bht[265][1]_i_2/O
                         net (fo=119, routed)         1.657    21.468    cpu0/reg_id_ex_/bht_reg[319][1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.592 r  cpu0/reg_id_ex_/bht[319][1]_i_3/O
                         net (fo=1, routed)           0.639    22.231    cpu0/ctrl_branch_/bht_reg[319][1]_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.124    22.355 r  cpu0/ctrl_branch_/bht[319][1]_i_1/O
                         net (fo=1, routed)           0.000    22.355    cpu0/ctrl_branch_/bht[319][1]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[319][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.441    11.274    cpu0/ctrl_branch_/clk
    SLICE_X49Y96         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[319][1]/C
                         clock pessimism              0.928    12.202    
                         clock uncertainty           -0.074    12.128    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)        0.031    12.159    cpu0/ctrl_branch_/bht_reg[319][1]
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                         -22.355    
  -------------------------------------------------------------------
                         slack                                -10.197    

Slack (VIOLATED) :        -10.162ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[1407][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.183ns  (logic 4.236ns (20.988%)  route 15.947ns (79.012%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.589    19.866    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X40Y138        LUT3 (Prop_lut3_I1_O)        0.299    20.165 r  cpu0/ctrl_branch_/bht[1381][1]_i_2/O
                         net (fo=108, routed)         1.284    21.449    cpu0/reg_id_ex_/bht_reg[1398][1]
    SLICE_X26Y134        LUT6 (Prop_lut6_I0_O)        0.124    21.573 r  cpu0/reg_id_ex_/bht[1407][1]_i_3/O
                         net (fo=2, routed)           0.718    22.291    cpu0/ctrl_branch_/bht_reg[1407][1]_0
    SLICE_X27Y134        LUT6 (Prop_lut6_I1_O)        0.124    22.415 r  cpu0/ctrl_branch_/bht[1407][1]_i_1/O
                         net (fo=1, routed)           0.000    22.415    cpu0/ctrl_branch_/bht[1407][1]_i_1_n_0
    SLICE_X27Y134        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[1407][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.606    11.439    cpu0/ctrl_branch_/clk
    SLICE_X27Y134        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[1407][1]/C
                         clock pessimism              0.857    12.296    
                         clock uncertainty           -0.074    12.222    
    SLICE_X27Y134        FDRE (Setup_fdre_C_D)        0.031    12.253    cpu0/ctrl_branch_/bht_reg[1407][1]
  -------------------------------------------------------------------
                         required time                         12.253    
                         arrival time                         -22.415    
  -------------------------------------------------------------------
                         slack                                -10.162    

Slack (VIOLATED) :        -10.132ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_pc_/pc_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.958ns  (logic 4.406ns (22.076%)  route 15.552ns (77.924%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT3=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 11.251 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        1.830    11.603    cpu0/reg_pc_/pc_o_reg[31]_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I1_O)        0.119    11.722 r  cpu0/reg_pc_/predict_result_o_i_776/O
                         net (fo=64, routed)          1.931    13.653    cpu0/ctrl_branch_/predict_result_o_i_167_1
    SLICE_X4Y134         LUT6 (Prop_lut6_I4_O)        0.355    14.008 r  cpu0/ctrl_branch_/predict_result_o_i_446/O
                         net (fo=1, routed)           1.567    15.575    cpu0/ctrl_branch_/predict_result_o_i_446_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I5_O)        0.124    15.699 f  cpu0/ctrl_branch_/predict_result_o_i_175/O
                         net (fo=1, routed)           0.000    15.699    cpu0/ctrl_branch_/predict_result_o_i_175_n_0
    SLICE_X15Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    15.911 f  cpu0/ctrl_branch_/predict_result_o_reg_i_88/O
                         net (fo=1, routed)           0.000    15.911    cpu0/ctrl_branch_/predict_result_o_reg_i_88_n_0
    SLICE_X15Y117        MUXF8 (Prop_muxf8_I1_O)      0.094    16.005 f  cpu0/ctrl_branch_/predict_result_o_reg_i_44/O
                         net (fo=1, routed)           1.669    17.674    cpu0/ctrl_branch_/predict_result_o_reg_i_44_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.316    17.990 r  cpu0/ctrl_branch_/predict_result_o_i_19/O
                         net (fo=1, routed)           0.000    17.990    cpu0/ctrl_branch_/predict_result_o_i_19_n_0
    SLICE_X15Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    18.202 r  cpu0/ctrl_branch_/predict_result_o_reg_i_6/O
                         net (fo=1, routed)           0.936    19.139    cpu0/ctrl_branch_/predict_result_o_reg_i_6_n_0
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.299    19.438 r  cpu0/ctrl_branch_/predict_result_o_i_2/O
                         net (fo=34, routed)          0.949    20.387    cpu0/ctrl_branch_/bht[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.511 r  cpu0/ctrl_branch_/next_pc_o[2]_i_1/O
                         net (fo=2, routed)           1.560    22.070    cpu0/reg_id_ex_/pc_o_reg[31]_1[2]
    SLICE_X32Y75         LUT5 (Prop_lut5_I3_O)        0.124    22.194 r  cpu0/reg_id_ex_/pc_o[2]_i_1/O
                         net (fo=1, routed)           0.000    22.194    cpu0/reg_pc_/D[2]
    SLICE_X32Y75         FDRE                                         r  cpu0/reg_pc_/pc_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.418    11.251    cpu0/reg_pc_/clk
    SLICE_X32Y75         FDRE                                         r  cpu0/reg_pc_/pc_o_reg[2]/C
                         clock pessimism              0.857    12.108    
                         clock uncertainty           -0.074    12.033    
    SLICE_X32Y75         FDRE (Setup_fdre_C_D)        0.029    12.062    cpu0/reg_pc_/pc_o_reg[2]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                         -22.194    
  -------------------------------------------------------------------
                         slack                                -10.132    

Slack (VIOLATED) :        -10.107ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[308][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.081ns  (logic 4.236ns (21.094%)  route 15.845ns (78.906%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 11.276 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.236    19.512    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X48Y112        LUT3 (Prop_lut3_I1_O)        0.299    19.811 r  cpu0/ctrl_branch_/bht[265][1]_i_2/O
                         net (fo=119, routed)         1.654    21.465    cpu0/reg_id_ex_/bht_reg[319][1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.589 r  cpu0/reg_id_ex_/bht[308][1]_i_2/O
                         net (fo=1, routed)           0.600    22.189    cpu0/ctrl_branch_/bht_reg[308][1]_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I1_O)        0.124    22.313 r  cpu0/ctrl_branch_/bht[308][1]_i_1/O
                         net (fo=1, routed)           0.000    22.313    cpu0/ctrl_branch_/bht[308][1]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[308][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.443    11.276    cpu0/ctrl_branch_/clk
    SLICE_X50Y97         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[308][1]/C
                         clock pessimism              0.928    12.204    
                         clock uncertainty           -0.074    12.130    
    SLICE_X50Y97         FDRE (Setup_fdre_C_D)        0.077    12.207    cpu0/ctrl_branch_/bht_reg[308][1]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -22.313    
  -------------------------------------------------------------------
                         slack                                -10.107    

Slack (VIOLATED) :        -10.100ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_if_id_/next_pc_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.872ns  (logic 4.282ns (21.548%)  route 15.590ns (78.452%))
  Logic Levels:           19  (CARRY4=5 LUT2=2 LUT3=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 11.253 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        1.830    11.603    cpu0/reg_pc_/pc_o_reg[31]_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I1_O)        0.119    11.722 r  cpu0/reg_pc_/predict_result_o_i_776/O
                         net (fo=64, routed)          1.931    13.653    cpu0/ctrl_branch_/predict_result_o_i_167_1
    SLICE_X4Y134         LUT6 (Prop_lut6_I4_O)        0.355    14.008 r  cpu0/ctrl_branch_/predict_result_o_i_446/O
                         net (fo=1, routed)           1.567    15.575    cpu0/ctrl_branch_/predict_result_o_i_446_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I5_O)        0.124    15.699 f  cpu0/ctrl_branch_/predict_result_o_i_175/O
                         net (fo=1, routed)           0.000    15.699    cpu0/ctrl_branch_/predict_result_o_i_175_n_0
    SLICE_X15Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    15.911 f  cpu0/ctrl_branch_/predict_result_o_reg_i_88/O
                         net (fo=1, routed)           0.000    15.911    cpu0/ctrl_branch_/predict_result_o_reg_i_88_n_0
    SLICE_X15Y117        MUXF8 (Prop_muxf8_I1_O)      0.094    16.005 f  cpu0/ctrl_branch_/predict_result_o_reg_i_44/O
                         net (fo=1, routed)           1.669    17.674    cpu0/ctrl_branch_/predict_result_o_reg_i_44_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.316    17.990 r  cpu0/ctrl_branch_/predict_result_o_i_19/O
                         net (fo=1, routed)           0.000    17.990    cpu0/ctrl_branch_/predict_result_o_i_19_n_0
    SLICE_X15Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    18.202 r  cpu0/ctrl_branch_/predict_result_o_reg_i_6/O
                         net (fo=1, routed)           0.936    19.139    cpu0/ctrl_branch_/predict_result_o_reg_i_6_n_0
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.299    19.438 r  cpu0/ctrl_branch_/predict_result_o_i_2/O
                         net (fo=34, routed)          0.949    20.387    cpu0/ctrl_branch_/bht[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.511 r  cpu0/ctrl_branch_/next_pc_o[2]_i_1/O
                         net (fo=2, routed)           1.597    22.108    cpu0/reg_if_id_/next_pc_o_reg[31]_1[2]
    SLICE_X34Y77         FDRE                                         r  cpu0/reg_if_id_/next_pc_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.420    11.253    cpu0/reg_if_id_/clk
    SLICE_X34Y77         FDRE                                         r  cpu0/reg_if_id_/next_pc_o_reg[2]/C
                         clock pessimism              0.857    12.110    
                         clock uncertainty           -0.074    12.035    
    SLICE_X34Y77         FDRE (Setup_fdre_C_D)       -0.028    12.007    cpu0/reg_if_id_/next_pc_o_reg[2]
  -------------------------------------------------------------------
                         required time                         12.007    
                         arrival time                         -22.108    
  -------------------------------------------------------------------
                         slack                                -10.100    

Slack (VIOLATED) :        -10.074ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[1698][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.100ns  (logic 4.344ns (21.612%)  route 15.756ns (78.388%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.459    19.736    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X40Y117        LUT2 (Prop_lut2_I0_O)        0.328    20.064 f  cpu0/ctrl_branch_/bht[1727][1]_i_2/O
                         net (fo=64, routed)          1.941    22.005    cpu0/ctrl_branch_/bht[1727][1]_i_2_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I0_O)        0.327    22.332 r  cpu0/ctrl_branch_/bht[1698][1]_i_1/O
                         net (fo=1, routed)           0.000    22.332    cpu0/ctrl_branch_/bht[1698][1]_i_1_n_0
    SLICE_X21Y104        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[1698][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.613    11.446    cpu0/ctrl_branch_/clk
    SLICE_X21Y104        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[1698][1]/C
                         clock pessimism              0.857    12.303    
                         clock uncertainty           -0.074    12.229    
    SLICE_X21Y104        FDRE (Setup_fdre_C_D)        0.029    12.258    cpu0/ctrl_branch_/bht_reg[1698][1]
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                         -22.332    
  -------------------------------------------------------------------
                         slack                                -10.074    

Slack (VIOLATED) :        -10.062ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_if_id_/next_pc_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.786ns  (logic 4.282ns (21.642%)  route 15.504ns (78.358%))
  Logic Levels:           19  (CARRY4=5 LUT2=2 LUT3=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 11.258 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        1.830    11.603    cpu0/reg_pc_/pc_o_reg[31]_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I1_O)        0.119    11.722 r  cpu0/reg_pc_/predict_result_o_i_776/O
                         net (fo=64, routed)          1.931    13.653    cpu0/ctrl_branch_/predict_result_o_i_167_1
    SLICE_X4Y134         LUT6 (Prop_lut6_I4_O)        0.355    14.008 r  cpu0/ctrl_branch_/predict_result_o_i_446/O
                         net (fo=1, routed)           1.567    15.575    cpu0/ctrl_branch_/predict_result_o_i_446_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I5_O)        0.124    15.699 f  cpu0/ctrl_branch_/predict_result_o_i_175/O
                         net (fo=1, routed)           0.000    15.699    cpu0/ctrl_branch_/predict_result_o_i_175_n_0
    SLICE_X15Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    15.911 f  cpu0/ctrl_branch_/predict_result_o_reg_i_88/O
                         net (fo=1, routed)           0.000    15.911    cpu0/ctrl_branch_/predict_result_o_reg_i_88_n_0
    SLICE_X15Y117        MUXF8 (Prop_muxf8_I1_O)      0.094    16.005 f  cpu0/ctrl_branch_/predict_result_o_reg_i_44/O
                         net (fo=1, routed)           1.669    17.674    cpu0/ctrl_branch_/predict_result_o_reg_i_44_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.316    17.990 r  cpu0/ctrl_branch_/predict_result_o_i_19/O
                         net (fo=1, routed)           0.000    17.990    cpu0/ctrl_branch_/predict_result_o_i_19_n_0
    SLICE_X15Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    18.202 r  cpu0/ctrl_branch_/predict_result_o_reg_i_6/O
                         net (fo=1, routed)           0.936    19.139    cpu0/ctrl_branch_/predict_result_o_reg_i_6_n_0
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.299    19.438 r  cpu0/ctrl_branch_/predict_result_o_i_2/O
                         net (fo=34, routed)          0.791    20.229    cpu0/ctrl_branch_/bht[1]
    SLICE_X33Y80         LUT6 (Prop_lut6_I0_O)        0.124    20.353 r  cpu0/ctrl_branch_/next_pc_o[19]_i_1/O
                         net (fo=2, routed)           1.669    22.022    cpu0/reg_if_id_/next_pc_o_reg[31]_1[19]
    SLICE_X33Y81         FDRE                                         r  cpu0/reg_if_id_/next_pc_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.425    11.258    cpu0/reg_if_id_/clk
    SLICE_X33Y81         FDRE                                         r  cpu0/reg_if_id_/next_pc_o_reg[19]/C
                         clock pessimism              0.857    12.115    
                         clock uncertainty           -0.074    12.040    
    SLICE_X33Y81         FDRE (Setup_fdre_C_D)       -0.081    11.959    cpu0/reg_if_id_/next_pc_o_reg[19]
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                         -22.022    
  -------------------------------------------------------------------
                         slack                                -10.062    

Slack (VIOLATED) :        -10.025ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[1398][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.093ns  (logic 4.236ns (21.082%)  route 15.857ns (78.918%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.589    19.866    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X40Y138        LUT3 (Prop_lut3_I1_O)        0.299    20.165 r  cpu0/ctrl_branch_/bht[1381][1]_i_2/O
                         net (fo=108, routed)         1.117    21.282    cpu0/reg_id_ex_/bht_reg[1398][1]
    SLICE_X38Y143        LUT6 (Prop_lut6_I0_O)        0.124    21.406 r  cpu0/reg_id_ex_/bht[1398][1]_i_2/O
                         net (fo=2, routed)           0.795    22.201    cpu0/ctrl_branch_/bht_reg[1398][1]_0
    SLICE_X38Y136        LUT6 (Prop_lut6_I1_O)        0.124    22.325 r  cpu0/ctrl_branch_/bht[1398][0]_i_1/O
                         net (fo=1, routed)           0.000    22.325    cpu0/ctrl_branch_/bht[1398][0]_i_1_n_0
    SLICE_X38Y136        FDSE                                         r  cpu0/ctrl_branch_/bht_reg[1398][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.603    11.436    cpu0/ctrl_branch_/clk
    SLICE_X38Y136        FDSE                                         r  cpu0/ctrl_branch_/bht_reg[1398][0]/C
                         clock pessimism              0.857    12.293    
                         clock uncertainty           -0.074    12.219    
    SLICE_X38Y136        FDSE (Setup_fdse_C_D)        0.081    12.300    cpu0/ctrl_branch_/bht_reg[1398][0]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                         -22.325    
  -------------------------------------------------------------------
                         slack                                -10.025    

Slack (VIOLATED) :        -10.021ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[479][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.042ns  (logic 4.236ns (21.135%)  route 15.806ns (78.865%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.144    19.421    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X40Y116        LUT3 (Prop_lut3_I1_O)        0.299    19.720 r  cpu0/ctrl_branch_/bht[462][1]_i_2/O
                         net (fo=118, routed)         1.615    21.335    cpu0/reg_id_ex_/bht_reg[478][1]
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.124    21.459 r  cpu0/reg_id_ex_/bht[479][1]_i_2/O
                         net (fo=2, routed)           0.691    22.150    cpu0/ctrl_branch_/bht_reg[479][1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    22.274 r  cpu0/ctrl_branch_/bht[479][1]_i_1/O
                         net (fo=1, routed)           0.000    22.274    cpu0/ctrl_branch_/bht[479][1]_i_1_n_0
    SLICE_X41Y110        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[479][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.607    11.440    cpu0/ctrl_branch_/clk
    SLICE_X41Y110        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[479][1]/C
                         clock pessimism              0.857    12.297    
                         clock uncertainty           -0.074    12.223    
    SLICE_X41Y110        FDRE (Setup_fdre_C_D)        0.031    12.254    cpu0/ctrl_branch_/bht_reg[479][1]
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -22.274    
  -------------------------------------------------------------------
                         slack                                -10.021    

Slack (VIOLATED) :        -10.017ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[176][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.938ns  (logic 4.112ns (20.624%)  route 15.826ns (79.376%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 11.271 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.401    19.678    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X50Y112        LUT3 (Prop_lut3_I1_O)        0.299    19.977 r  cpu0/ctrl_branch_/bht[187][1]_i_2/O
                         net (fo=122, routed)         2.069    22.046    cpu0/ctrl_branch_/pc_o_reg[12]_rep__2_25
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.124    22.170 r  cpu0/ctrl_branch_/bht[176][1]_i_1/O
                         net (fo=1, routed)           0.000    22.170    cpu0/ctrl_branch_/bht[176][1]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[176][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.438    11.271    cpu0/ctrl_branch_/clk
    SLICE_X47Y96         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[176][1]/C
                         clock pessimism              0.928    12.199    
                         clock uncertainty           -0.074    12.125    
    SLICE_X47Y96         FDRE (Setup_fdre_C_D)        0.029    12.154    cpu0/ctrl_branch_/bht_reg[176][1]
  -------------------------------------------------------------------
                         required time                         12.154    
                         arrival time                         -22.170    
  -------------------------------------------------------------------
                         slack                                -10.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/A3
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/WCLK
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/DP/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.332    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/A3
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/WCLK
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.332    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/A3
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/WCLK
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/DP/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.332    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/A3
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/WCLK
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.332    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/A3
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/WCLK
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
                         clock pessimism              0.251    -0.575    
    SLICE_X2Y54          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.335    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/A3
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/WCLK
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK
                         clock pessimism              0.251    -0.575    
    SLICE_X2Y54          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.335    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/A3
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/WCLK
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/CLK
                         clock pessimism              0.251    -0.575    
    SLICE_X2Y54          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.335    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/A3
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/WCLK
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/CLK
                         clock pessimism              0.251    -0.575    
    SLICE_X2Y54          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.335    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.852%)  route 0.196ns (58.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.584    -0.597    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X5Y68          FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/Q
                         net (fo=261, routed)         0.196    -0.260    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD5
    SLICE_X2Y69          RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X2Y69          RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X2Y69          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.391    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.852%)  route 0.196ns (58.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.584    -0.597    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X5Y68          FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/Q
                         net (fo=261, routed)         0.196    -0.260    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD5
    SLICE_X2Y69          RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X2Y69          RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X2Y69          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.391    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8      ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17     ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15     ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10     ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9      ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6      ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11     ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12     ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14     ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5      ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_3_3/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_3_3/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_4_4/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_4_4/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_5_5/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_5_5/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_6_6/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_6_6/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y78     cpu0/ctrl_branch_/btb_tag_reg_0_31_7_7/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y78     cpu0/ctrl_branch_/btb_tag_reg_0_31_7_7/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     cpu0/ctrl_branch_/btb_tag_reg_0_31_2_2/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_3_3/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_3_3/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_4_4/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_4_4/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_5_5/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_5_5/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_6_6/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_6_6/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y78     cpu0/ctrl_branch_/btb_tag_reg_0_31_7_7/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :        17064  Failing Endpoints,  Worst Slack      -10.196ns,  Total Violation   -64592.350ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.196ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[319][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.123ns  (logic 4.236ns (21.050%)  route 15.887ns (78.950%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.236    19.512    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X48Y112        LUT3 (Prop_lut3_I1_O)        0.299    19.811 r  cpu0/ctrl_branch_/bht[265][1]_i_2/O
                         net (fo=119, routed)         1.657    21.468    cpu0/reg_id_ex_/bht_reg[319][1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.592 r  cpu0/reg_id_ex_/bht[319][1]_i_3/O
                         net (fo=1, routed)           0.639    22.231    cpu0/ctrl_branch_/bht_reg[319][1]_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.124    22.355 r  cpu0/ctrl_branch_/bht[319][1]_i_1/O
                         net (fo=1, routed)           0.000    22.355    cpu0/ctrl_branch_/bht[319][1]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[319][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.441    11.274    cpu0/ctrl_branch_/clk
    SLICE_X49Y96         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[319][1]/C
                         clock pessimism              0.928    12.202    
                         clock uncertainty           -0.074    12.128    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)        0.031    12.159    cpu0/ctrl_branch_/bht_reg[319][1]
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                         -22.355    
  -------------------------------------------------------------------
                         slack                                -10.196    

Slack (VIOLATED) :        -10.161ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[1407][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.183ns  (logic 4.236ns (20.988%)  route 15.947ns (79.012%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.589    19.866    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X40Y138        LUT3 (Prop_lut3_I1_O)        0.299    20.165 r  cpu0/ctrl_branch_/bht[1381][1]_i_2/O
                         net (fo=108, routed)         1.284    21.449    cpu0/reg_id_ex_/bht_reg[1398][1]
    SLICE_X26Y134        LUT6 (Prop_lut6_I0_O)        0.124    21.573 r  cpu0/reg_id_ex_/bht[1407][1]_i_3/O
                         net (fo=2, routed)           0.718    22.291    cpu0/ctrl_branch_/bht_reg[1407][1]_0
    SLICE_X27Y134        LUT6 (Prop_lut6_I1_O)        0.124    22.415 r  cpu0/ctrl_branch_/bht[1407][1]_i_1/O
                         net (fo=1, routed)           0.000    22.415    cpu0/ctrl_branch_/bht[1407][1]_i_1_n_0
    SLICE_X27Y134        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[1407][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.606    11.439    cpu0/ctrl_branch_/clk
    SLICE_X27Y134        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[1407][1]/C
                         clock pessimism              0.857    12.296    
                         clock uncertainty           -0.074    12.223    
    SLICE_X27Y134        FDRE (Setup_fdre_C_D)        0.031    12.254    cpu0/ctrl_branch_/bht_reg[1407][1]
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -22.415    
  -------------------------------------------------------------------
                         slack                                -10.161    

Slack (VIOLATED) :        -10.131ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_pc_/pc_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.958ns  (logic 4.406ns (22.076%)  route 15.552ns (77.924%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT3=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 11.251 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        1.830    11.603    cpu0/reg_pc_/pc_o_reg[31]_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I1_O)        0.119    11.722 r  cpu0/reg_pc_/predict_result_o_i_776/O
                         net (fo=64, routed)          1.931    13.653    cpu0/ctrl_branch_/predict_result_o_i_167_1
    SLICE_X4Y134         LUT6 (Prop_lut6_I4_O)        0.355    14.008 r  cpu0/ctrl_branch_/predict_result_o_i_446/O
                         net (fo=1, routed)           1.567    15.575    cpu0/ctrl_branch_/predict_result_o_i_446_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I5_O)        0.124    15.699 f  cpu0/ctrl_branch_/predict_result_o_i_175/O
                         net (fo=1, routed)           0.000    15.699    cpu0/ctrl_branch_/predict_result_o_i_175_n_0
    SLICE_X15Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    15.911 f  cpu0/ctrl_branch_/predict_result_o_reg_i_88/O
                         net (fo=1, routed)           0.000    15.911    cpu0/ctrl_branch_/predict_result_o_reg_i_88_n_0
    SLICE_X15Y117        MUXF8 (Prop_muxf8_I1_O)      0.094    16.005 f  cpu0/ctrl_branch_/predict_result_o_reg_i_44/O
                         net (fo=1, routed)           1.669    17.674    cpu0/ctrl_branch_/predict_result_o_reg_i_44_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.316    17.990 r  cpu0/ctrl_branch_/predict_result_o_i_19/O
                         net (fo=1, routed)           0.000    17.990    cpu0/ctrl_branch_/predict_result_o_i_19_n_0
    SLICE_X15Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    18.202 r  cpu0/ctrl_branch_/predict_result_o_reg_i_6/O
                         net (fo=1, routed)           0.936    19.139    cpu0/ctrl_branch_/predict_result_o_reg_i_6_n_0
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.299    19.438 r  cpu0/ctrl_branch_/predict_result_o_i_2/O
                         net (fo=34, routed)          0.949    20.387    cpu0/ctrl_branch_/bht[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.511 r  cpu0/ctrl_branch_/next_pc_o[2]_i_1/O
                         net (fo=2, routed)           1.560    22.070    cpu0/reg_id_ex_/pc_o_reg[31]_1[2]
    SLICE_X32Y75         LUT5 (Prop_lut5_I3_O)        0.124    22.194 r  cpu0/reg_id_ex_/pc_o[2]_i_1/O
                         net (fo=1, routed)           0.000    22.194    cpu0/reg_pc_/D[2]
    SLICE_X32Y75         FDRE                                         r  cpu0/reg_pc_/pc_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.418    11.251    cpu0/reg_pc_/clk
    SLICE_X32Y75         FDRE                                         r  cpu0/reg_pc_/pc_o_reg[2]/C
                         clock pessimism              0.857    12.108    
                         clock uncertainty           -0.074    12.034    
    SLICE_X32Y75         FDRE (Setup_fdre_C_D)        0.029    12.063    cpu0/reg_pc_/pc_o_reg[2]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                         -22.194    
  -------------------------------------------------------------------
                         slack                                -10.131    

Slack (VIOLATED) :        -10.106ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[308][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.081ns  (logic 4.236ns (21.094%)  route 15.845ns (78.906%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 11.276 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.236    19.512    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X48Y112        LUT3 (Prop_lut3_I1_O)        0.299    19.811 r  cpu0/ctrl_branch_/bht[265][1]_i_2/O
                         net (fo=119, routed)         1.654    21.465    cpu0/reg_id_ex_/bht_reg[319][1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.589 r  cpu0/reg_id_ex_/bht[308][1]_i_2/O
                         net (fo=1, routed)           0.600    22.189    cpu0/ctrl_branch_/bht_reg[308][1]_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I1_O)        0.124    22.313 r  cpu0/ctrl_branch_/bht[308][1]_i_1/O
                         net (fo=1, routed)           0.000    22.313    cpu0/ctrl_branch_/bht[308][1]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[308][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.443    11.276    cpu0/ctrl_branch_/clk
    SLICE_X50Y97         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[308][1]/C
                         clock pessimism              0.928    12.204    
                         clock uncertainty           -0.074    12.130    
    SLICE_X50Y97         FDRE (Setup_fdre_C_D)        0.077    12.207    cpu0/ctrl_branch_/bht_reg[308][1]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -22.313    
  -------------------------------------------------------------------
                         slack                                -10.106    

Slack (VIOLATED) :        -10.099ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_if_id_/next_pc_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.872ns  (logic 4.282ns (21.548%)  route 15.590ns (78.452%))
  Logic Levels:           19  (CARRY4=5 LUT2=2 LUT3=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 11.253 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        1.830    11.603    cpu0/reg_pc_/pc_o_reg[31]_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I1_O)        0.119    11.722 r  cpu0/reg_pc_/predict_result_o_i_776/O
                         net (fo=64, routed)          1.931    13.653    cpu0/ctrl_branch_/predict_result_o_i_167_1
    SLICE_X4Y134         LUT6 (Prop_lut6_I4_O)        0.355    14.008 r  cpu0/ctrl_branch_/predict_result_o_i_446/O
                         net (fo=1, routed)           1.567    15.575    cpu0/ctrl_branch_/predict_result_o_i_446_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I5_O)        0.124    15.699 f  cpu0/ctrl_branch_/predict_result_o_i_175/O
                         net (fo=1, routed)           0.000    15.699    cpu0/ctrl_branch_/predict_result_o_i_175_n_0
    SLICE_X15Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    15.911 f  cpu0/ctrl_branch_/predict_result_o_reg_i_88/O
                         net (fo=1, routed)           0.000    15.911    cpu0/ctrl_branch_/predict_result_o_reg_i_88_n_0
    SLICE_X15Y117        MUXF8 (Prop_muxf8_I1_O)      0.094    16.005 f  cpu0/ctrl_branch_/predict_result_o_reg_i_44/O
                         net (fo=1, routed)           1.669    17.674    cpu0/ctrl_branch_/predict_result_o_reg_i_44_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.316    17.990 r  cpu0/ctrl_branch_/predict_result_o_i_19/O
                         net (fo=1, routed)           0.000    17.990    cpu0/ctrl_branch_/predict_result_o_i_19_n_0
    SLICE_X15Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    18.202 r  cpu0/ctrl_branch_/predict_result_o_reg_i_6/O
                         net (fo=1, routed)           0.936    19.139    cpu0/ctrl_branch_/predict_result_o_reg_i_6_n_0
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.299    19.438 r  cpu0/ctrl_branch_/predict_result_o_i_2/O
                         net (fo=34, routed)          0.949    20.387    cpu0/ctrl_branch_/bht[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.511 r  cpu0/ctrl_branch_/next_pc_o[2]_i_1/O
                         net (fo=2, routed)           1.597    22.108    cpu0/reg_if_id_/next_pc_o_reg[31]_1[2]
    SLICE_X34Y77         FDRE                                         r  cpu0/reg_if_id_/next_pc_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.420    11.253    cpu0/reg_if_id_/clk
    SLICE_X34Y77         FDRE                                         r  cpu0/reg_if_id_/next_pc_o_reg[2]/C
                         clock pessimism              0.857    12.110    
                         clock uncertainty           -0.074    12.036    
    SLICE_X34Y77         FDRE (Setup_fdre_C_D)       -0.028    12.008    cpu0/reg_if_id_/next_pc_o_reg[2]
  -------------------------------------------------------------------
                         required time                         12.008    
                         arrival time                         -22.108    
  -------------------------------------------------------------------
                         slack                                -10.099    

Slack (VIOLATED) :        -10.073ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[1698][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.100ns  (logic 4.344ns (21.612%)  route 15.756ns (78.388%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.459    19.736    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X40Y117        LUT2 (Prop_lut2_I0_O)        0.328    20.064 f  cpu0/ctrl_branch_/bht[1727][1]_i_2/O
                         net (fo=64, routed)          1.941    22.005    cpu0/ctrl_branch_/bht[1727][1]_i_2_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I0_O)        0.327    22.332 r  cpu0/ctrl_branch_/bht[1698][1]_i_1/O
                         net (fo=1, routed)           0.000    22.332    cpu0/ctrl_branch_/bht[1698][1]_i_1_n_0
    SLICE_X21Y104        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[1698][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.613    11.446    cpu0/ctrl_branch_/clk
    SLICE_X21Y104        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[1698][1]/C
                         clock pessimism              0.857    12.303    
                         clock uncertainty           -0.074    12.230    
    SLICE_X21Y104        FDRE (Setup_fdre_C_D)        0.029    12.259    cpu0/ctrl_branch_/bht_reg[1698][1]
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                         -22.332    
  -------------------------------------------------------------------
                         slack                                -10.073    

Slack (VIOLATED) :        -10.061ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_if_id_/next_pc_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.786ns  (logic 4.282ns (21.642%)  route 15.504ns (78.358%))
  Logic Levels:           19  (CARRY4=5 LUT2=2 LUT3=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 11.258 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        1.830    11.603    cpu0/reg_pc_/pc_o_reg[31]_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I1_O)        0.119    11.722 r  cpu0/reg_pc_/predict_result_o_i_776/O
                         net (fo=64, routed)          1.931    13.653    cpu0/ctrl_branch_/predict_result_o_i_167_1
    SLICE_X4Y134         LUT6 (Prop_lut6_I4_O)        0.355    14.008 r  cpu0/ctrl_branch_/predict_result_o_i_446/O
                         net (fo=1, routed)           1.567    15.575    cpu0/ctrl_branch_/predict_result_o_i_446_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I5_O)        0.124    15.699 f  cpu0/ctrl_branch_/predict_result_o_i_175/O
                         net (fo=1, routed)           0.000    15.699    cpu0/ctrl_branch_/predict_result_o_i_175_n_0
    SLICE_X15Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    15.911 f  cpu0/ctrl_branch_/predict_result_o_reg_i_88/O
                         net (fo=1, routed)           0.000    15.911    cpu0/ctrl_branch_/predict_result_o_reg_i_88_n_0
    SLICE_X15Y117        MUXF8 (Prop_muxf8_I1_O)      0.094    16.005 f  cpu0/ctrl_branch_/predict_result_o_reg_i_44/O
                         net (fo=1, routed)           1.669    17.674    cpu0/ctrl_branch_/predict_result_o_reg_i_44_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.316    17.990 r  cpu0/ctrl_branch_/predict_result_o_i_19/O
                         net (fo=1, routed)           0.000    17.990    cpu0/ctrl_branch_/predict_result_o_i_19_n_0
    SLICE_X15Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    18.202 r  cpu0/ctrl_branch_/predict_result_o_reg_i_6/O
                         net (fo=1, routed)           0.936    19.139    cpu0/ctrl_branch_/predict_result_o_reg_i_6_n_0
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.299    19.438 r  cpu0/ctrl_branch_/predict_result_o_i_2/O
                         net (fo=34, routed)          0.791    20.229    cpu0/ctrl_branch_/bht[1]
    SLICE_X33Y80         LUT6 (Prop_lut6_I0_O)        0.124    20.353 r  cpu0/ctrl_branch_/next_pc_o[19]_i_1/O
                         net (fo=2, routed)           1.669    22.022    cpu0/reg_if_id_/next_pc_o_reg[31]_1[19]
    SLICE_X33Y81         FDRE                                         r  cpu0/reg_if_id_/next_pc_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.425    11.258    cpu0/reg_if_id_/clk
    SLICE_X33Y81         FDRE                                         r  cpu0/reg_if_id_/next_pc_o_reg[19]/C
                         clock pessimism              0.857    12.115    
                         clock uncertainty           -0.074    12.041    
    SLICE_X33Y81         FDRE (Setup_fdre_C_D)       -0.081    11.960    cpu0/reg_if_id_/next_pc_o_reg[19]
  -------------------------------------------------------------------
                         required time                         11.960    
                         arrival time                         -22.022    
  -------------------------------------------------------------------
                         slack                                -10.061    

Slack (VIOLATED) :        -10.024ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[1398][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.093ns  (logic 4.236ns (21.082%)  route 15.857ns (78.918%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.589    19.866    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X40Y138        LUT3 (Prop_lut3_I1_O)        0.299    20.165 r  cpu0/ctrl_branch_/bht[1381][1]_i_2/O
                         net (fo=108, routed)         1.117    21.282    cpu0/reg_id_ex_/bht_reg[1398][1]
    SLICE_X38Y143        LUT6 (Prop_lut6_I0_O)        0.124    21.406 r  cpu0/reg_id_ex_/bht[1398][1]_i_2/O
                         net (fo=2, routed)           0.795    22.201    cpu0/ctrl_branch_/bht_reg[1398][1]_0
    SLICE_X38Y136        LUT6 (Prop_lut6_I1_O)        0.124    22.325 r  cpu0/ctrl_branch_/bht[1398][0]_i_1/O
                         net (fo=1, routed)           0.000    22.325    cpu0/ctrl_branch_/bht[1398][0]_i_1_n_0
    SLICE_X38Y136        FDSE                                         r  cpu0/ctrl_branch_/bht_reg[1398][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.603    11.436    cpu0/ctrl_branch_/clk
    SLICE_X38Y136        FDSE                                         r  cpu0/ctrl_branch_/bht_reg[1398][0]/C
                         clock pessimism              0.857    12.293    
                         clock uncertainty           -0.074    12.220    
    SLICE_X38Y136        FDSE (Setup_fdse_C_D)        0.081    12.301    cpu0/ctrl_branch_/bht_reg[1398][0]
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -22.325    
  -------------------------------------------------------------------
                         slack                                -10.024    

Slack (VIOLATED) :        -10.020ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[479][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.042ns  (logic 4.236ns (21.135%)  route 15.806ns (78.865%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.144    19.421    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X40Y116        LUT3 (Prop_lut3_I1_O)        0.299    19.720 r  cpu0/ctrl_branch_/bht[462][1]_i_2/O
                         net (fo=118, routed)         1.615    21.335    cpu0/reg_id_ex_/bht_reg[478][1]
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.124    21.459 r  cpu0/reg_id_ex_/bht[479][1]_i_2/O
                         net (fo=2, routed)           0.691    22.150    cpu0/ctrl_branch_/bht_reg[479][1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    22.274 r  cpu0/ctrl_branch_/bht[479][1]_i_1/O
                         net (fo=1, routed)           0.000    22.274    cpu0/ctrl_branch_/bht[479][1]_i_1_n_0
    SLICE_X41Y110        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[479][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.607    11.440    cpu0/ctrl_branch_/clk
    SLICE_X41Y110        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[479][1]/C
                         clock pessimism              0.857    12.297    
                         clock uncertainty           -0.074    12.224    
    SLICE_X41Y110        FDRE (Setup_fdre_C_D)        0.031    12.255    cpu0/ctrl_branch_/bht_reg[479][1]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -22.274    
  -------------------------------------------------------------------
                         slack                                -10.020    

Slack (VIOLATED) :        -10.016ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[176][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.938ns  (logic 4.112ns (20.624%)  route 15.826ns (79.376%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 11.271 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.401    19.678    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X50Y112        LUT3 (Prop_lut3_I1_O)        0.299    19.977 r  cpu0/ctrl_branch_/bht[187][1]_i_2/O
                         net (fo=122, routed)         2.069    22.046    cpu0/ctrl_branch_/pc_o_reg[12]_rep__2_25
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.124    22.170 r  cpu0/ctrl_branch_/bht[176][1]_i_1/O
                         net (fo=1, routed)           0.000    22.170    cpu0/ctrl_branch_/bht[176][1]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[176][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.438    11.271    cpu0/ctrl_branch_/clk
    SLICE_X47Y96         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[176][1]/C
                         clock pessimism              0.928    12.199    
                         clock uncertainty           -0.074    12.125    
    SLICE_X47Y96         FDRE (Setup_fdre_C_D)        0.029    12.154    cpu0/ctrl_branch_/bht_reg[176][1]
  -------------------------------------------------------------------
                         required time                         12.154    
                         arrival time                         -22.170    
  -------------------------------------------------------------------
                         slack                                -10.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/A3
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/WCLK
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/DP/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.332    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/A3
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/WCLK
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.332    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/A3
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/WCLK
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/DP/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.332    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/A3
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/WCLK
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.332    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/A3
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/WCLK
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
                         clock pessimism              0.251    -0.575    
    SLICE_X2Y54          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.335    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/A3
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/WCLK
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK
                         clock pessimism              0.251    -0.575    
    SLICE_X2Y54          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.335    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/A3
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/WCLK
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/CLK
                         clock pessimism              0.251    -0.575    
    SLICE_X2Y54          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.335    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/A3
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/WCLK
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/CLK
                         clock pessimism              0.251    -0.575    
    SLICE_X2Y54          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.335    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.852%)  route 0.196ns (58.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.584    -0.597    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X5Y68          FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/Q
                         net (fo=261, routed)         0.196    -0.260    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD5
    SLICE_X2Y69          RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X2Y69          RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X2Y69          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.391    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.852%)  route 0.196ns (58.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.584    -0.597    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X5Y68          FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/Q
                         net (fo=261, routed)         0.196    -0.260    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD5
    SLICE_X2Y69          RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X2Y69          RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X2Y69          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.391    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8      ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17     ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15     ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10     ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9      ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6      ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11     ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12     ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14     ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5      ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_3_3/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_3_3/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_4_4/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_4_4/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_5_5/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_5_5/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_6_6/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_6_6/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y78     cpu0/ctrl_branch_/btb_tag_reg_0_31_7_7/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y78     cpu0/ctrl_branch_/btb_tag_reg_0_31_7_7/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     cpu0/ctrl_branch_/btb_tag_reg_0_31_2_2/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_3_3/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_3_3/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_4_4/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_4_4/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_5_5/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_5_5/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_6_6/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y79     cpu0/ctrl_branch_/btb_tag_reg_0_31_6_6/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y78     cpu0/ctrl_branch_/btb_tag_reg_0_31_7_7/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  NEW_CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :        17064  Failing Endpoints,  Worst Slack      -10.197ns,  Total Violation   -64606.917ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.197ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[319][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.123ns  (logic 4.236ns (21.050%)  route 15.887ns (78.950%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.236    19.512    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X48Y112        LUT3 (Prop_lut3_I1_O)        0.299    19.811 r  cpu0/ctrl_branch_/bht[265][1]_i_2/O
                         net (fo=119, routed)         1.657    21.468    cpu0/reg_id_ex_/bht_reg[319][1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.592 r  cpu0/reg_id_ex_/bht[319][1]_i_3/O
                         net (fo=1, routed)           0.639    22.231    cpu0/ctrl_branch_/bht_reg[319][1]_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.124    22.355 r  cpu0/ctrl_branch_/bht[319][1]_i_1/O
                         net (fo=1, routed)           0.000    22.355    cpu0/ctrl_branch_/bht[319][1]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[319][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.441    11.274    cpu0/ctrl_branch_/clk
    SLICE_X49Y96         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[319][1]/C
                         clock pessimism              0.928    12.202    
                         clock uncertainty           -0.074    12.128    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)        0.031    12.159    cpu0/ctrl_branch_/bht_reg[319][1]
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                         -22.355    
  -------------------------------------------------------------------
                         slack                                -10.197    

Slack (VIOLATED) :        -10.162ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[1407][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.183ns  (logic 4.236ns (20.988%)  route 15.947ns (79.012%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.589    19.866    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X40Y138        LUT3 (Prop_lut3_I1_O)        0.299    20.165 r  cpu0/ctrl_branch_/bht[1381][1]_i_2/O
                         net (fo=108, routed)         1.284    21.449    cpu0/reg_id_ex_/bht_reg[1398][1]
    SLICE_X26Y134        LUT6 (Prop_lut6_I0_O)        0.124    21.573 r  cpu0/reg_id_ex_/bht[1407][1]_i_3/O
                         net (fo=2, routed)           0.718    22.291    cpu0/ctrl_branch_/bht_reg[1407][1]_0
    SLICE_X27Y134        LUT6 (Prop_lut6_I1_O)        0.124    22.415 r  cpu0/ctrl_branch_/bht[1407][1]_i_1/O
                         net (fo=1, routed)           0.000    22.415    cpu0/ctrl_branch_/bht[1407][1]_i_1_n_0
    SLICE_X27Y134        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[1407][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.606    11.439    cpu0/ctrl_branch_/clk
    SLICE_X27Y134        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[1407][1]/C
                         clock pessimism              0.857    12.296    
                         clock uncertainty           -0.074    12.222    
    SLICE_X27Y134        FDRE (Setup_fdre_C_D)        0.031    12.253    cpu0/ctrl_branch_/bht_reg[1407][1]
  -------------------------------------------------------------------
                         required time                         12.253    
                         arrival time                         -22.415    
  -------------------------------------------------------------------
                         slack                                -10.162    

Slack (VIOLATED) :        -10.132ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_pc_/pc_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.958ns  (logic 4.406ns (22.076%)  route 15.552ns (77.924%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT3=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 11.251 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        1.830    11.603    cpu0/reg_pc_/pc_o_reg[31]_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I1_O)        0.119    11.722 r  cpu0/reg_pc_/predict_result_o_i_776/O
                         net (fo=64, routed)          1.931    13.653    cpu0/ctrl_branch_/predict_result_o_i_167_1
    SLICE_X4Y134         LUT6 (Prop_lut6_I4_O)        0.355    14.008 r  cpu0/ctrl_branch_/predict_result_o_i_446/O
                         net (fo=1, routed)           1.567    15.575    cpu0/ctrl_branch_/predict_result_o_i_446_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I5_O)        0.124    15.699 f  cpu0/ctrl_branch_/predict_result_o_i_175/O
                         net (fo=1, routed)           0.000    15.699    cpu0/ctrl_branch_/predict_result_o_i_175_n_0
    SLICE_X15Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    15.911 f  cpu0/ctrl_branch_/predict_result_o_reg_i_88/O
                         net (fo=1, routed)           0.000    15.911    cpu0/ctrl_branch_/predict_result_o_reg_i_88_n_0
    SLICE_X15Y117        MUXF8 (Prop_muxf8_I1_O)      0.094    16.005 f  cpu0/ctrl_branch_/predict_result_o_reg_i_44/O
                         net (fo=1, routed)           1.669    17.674    cpu0/ctrl_branch_/predict_result_o_reg_i_44_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.316    17.990 r  cpu0/ctrl_branch_/predict_result_o_i_19/O
                         net (fo=1, routed)           0.000    17.990    cpu0/ctrl_branch_/predict_result_o_i_19_n_0
    SLICE_X15Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    18.202 r  cpu0/ctrl_branch_/predict_result_o_reg_i_6/O
                         net (fo=1, routed)           0.936    19.139    cpu0/ctrl_branch_/predict_result_o_reg_i_6_n_0
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.299    19.438 r  cpu0/ctrl_branch_/predict_result_o_i_2/O
                         net (fo=34, routed)          0.949    20.387    cpu0/ctrl_branch_/bht[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.511 r  cpu0/ctrl_branch_/next_pc_o[2]_i_1/O
                         net (fo=2, routed)           1.560    22.070    cpu0/reg_id_ex_/pc_o_reg[31]_1[2]
    SLICE_X32Y75         LUT5 (Prop_lut5_I3_O)        0.124    22.194 r  cpu0/reg_id_ex_/pc_o[2]_i_1/O
                         net (fo=1, routed)           0.000    22.194    cpu0/reg_pc_/D[2]
    SLICE_X32Y75         FDRE                                         r  cpu0/reg_pc_/pc_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.418    11.251    cpu0/reg_pc_/clk
    SLICE_X32Y75         FDRE                                         r  cpu0/reg_pc_/pc_o_reg[2]/C
                         clock pessimism              0.857    12.108    
                         clock uncertainty           -0.074    12.033    
    SLICE_X32Y75         FDRE (Setup_fdre_C_D)        0.029    12.062    cpu0/reg_pc_/pc_o_reg[2]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                         -22.194    
  -------------------------------------------------------------------
                         slack                                -10.132    

Slack (VIOLATED) :        -10.107ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[308][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.081ns  (logic 4.236ns (21.094%)  route 15.845ns (78.906%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 11.276 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.236    19.512    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X48Y112        LUT3 (Prop_lut3_I1_O)        0.299    19.811 r  cpu0/ctrl_branch_/bht[265][1]_i_2/O
                         net (fo=119, routed)         1.654    21.465    cpu0/reg_id_ex_/bht_reg[319][1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.589 r  cpu0/reg_id_ex_/bht[308][1]_i_2/O
                         net (fo=1, routed)           0.600    22.189    cpu0/ctrl_branch_/bht_reg[308][1]_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I1_O)        0.124    22.313 r  cpu0/ctrl_branch_/bht[308][1]_i_1/O
                         net (fo=1, routed)           0.000    22.313    cpu0/ctrl_branch_/bht[308][1]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[308][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.443    11.276    cpu0/ctrl_branch_/clk
    SLICE_X50Y97         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[308][1]/C
                         clock pessimism              0.928    12.204    
                         clock uncertainty           -0.074    12.130    
    SLICE_X50Y97         FDRE (Setup_fdre_C_D)        0.077    12.207    cpu0/ctrl_branch_/bht_reg[308][1]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -22.313    
  -------------------------------------------------------------------
                         slack                                -10.107    

Slack (VIOLATED) :        -10.100ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_if_id_/next_pc_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.872ns  (logic 4.282ns (21.548%)  route 15.590ns (78.452%))
  Logic Levels:           19  (CARRY4=5 LUT2=2 LUT3=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 11.253 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        1.830    11.603    cpu0/reg_pc_/pc_o_reg[31]_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I1_O)        0.119    11.722 r  cpu0/reg_pc_/predict_result_o_i_776/O
                         net (fo=64, routed)          1.931    13.653    cpu0/ctrl_branch_/predict_result_o_i_167_1
    SLICE_X4Y134         LUT6 (Prop_lut6_I4_O)        0.355    14.008 r  cpu0/ctrl_branch_/predict_result_o_i_446/O
                         net (fo=1, routed)           1.567    15.575    cpu0/ctrl_branch_/predict_result_o_i_446_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I5_O)        0.124    15.699 f  cpu0/ctrl_branch_/predict_result_o_i_175/O
                         net (fo=1, routed)           0.000    15.699    cpu0/ctrl_branch_/predict_result_o_i_175_n_0
    SLICE_X15Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    15.911 f  cpu0/ctrl_branch_/predict_result_o_reg_i_88/O
                         net (fo=1, routed)           0.000    15.911    cpu0/ctrl_branch_/predict_result_o_reg_i_88_n_0
    SLICE_X15Y117        MUXF8 (Prop_muxf8_I1_O)      0.094    16.005 f  cpu0/ctrl_branch_/predict_result_o_reg_i_44/O
                         net (fo=1, routed)           1.669    17.674    cpu0/ctrl_branch_/predict_result_o_reg_i_44_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.316    17.990 r  cpu0/ctrl_branch_/predict_result_o_i_19/O
                         net (fo=1, routed)           0.000    17.990    cpu0/ctrl_branch_/predict_result_o_i_19_n_0
    SLICE_X15Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    18.202 r  cpu0/ctrl_branch_/predict_result_o_reg_i_6/O
                         net (fo=1, routed)           0.936    19.139    cpu0/ctrl_branch_/predict_result_o_reg_i_6_n_0
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.299    19.438 r  cpu0/ctrl_branch_/predict_result_o_i_2/O
                         net (fo=34, routed)          0.949    20.387    cpu0/ctrl_branch_/bht[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.511 r  cpu0/ctrl_branch_/next_pc_o[2]_i_1/O
                         net (fo=2, routed)           1.597    22.108    cpu0/reg_if_id_/next_pc_o_reg[31]_1[2]
    SLICE_X34Y77         FDRE                                         r  cpu0/reg_if_id_/next_pc_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.420    11.253    cpu0/reg_if_id_/clk
    SLICE_X34Y77         FDRE                                         r  cpu0/reg_if_id_/next_pc_o_reg[2]/C
                         clock pessimism              0.857    12.110    
                         clock uncertainty           -0.074    12.035    
    SLICE_X34Y77         FDRE (Setup_fdre_C_D)       -0.028    12.007    cpu0/reg_if_id_/next_pc_o_reg[2]
  -------------------------------------------------------------------
                         required time                         12.007    
                         arrival time                         -22.108    
  -------------------------------------------------------------------
                         slack                                -10.100    

Slack (VIOLATED) :        -10.074ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[1698][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.100ns  (logic 4.344ns (21.612%)  route 15.756ns (78.388%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.459    19.736    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X40Y117        LUT2 (Prop_lut2_I0_O)        0.328    20.064 f  cpu0/ctrl_branch_/bht[1727][1]_i_2/O
                         net (fo=64, routed)          1.941    22.005    cpu0/ctrl_branch_/bht[1727][1]_i_2_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I0_O)        0.327    22.332 r  cpu0/ctrl_branch_/bht[1698][1]_i_1/O
                         net (fo=1, routed)           0.000    22.332    cpu0/ctrl_branch_/bht[1698][1]_i_1_n_0
    SLICE_X21Y104        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[1698][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.613    11.446    cpu0/ctrl_branch_/clk
    SLICE_X21Y104        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[1698][1]/C
                         clock pessimism              0.857    12.303    
                         clock uncertainty           -0.074    12.229    
    SLICE_X21Y104        FDRE (Setup_fdre_C_D)        0.029    12.258    cpu0/ctrl_branch_/bht_reg[1698][1]
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                         -22.332    
  -------------------------------------------------------------------
                         slack                                -10.074    

Slack (VIOLATED) :        -10.062ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_if_id_/next_pc_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.786ns  (logic 4.282ns (21.642%)  route 15.504ns (78.358%))
  Logic Levels:           19  (CARRY4=5 LUT2=2 LUT3=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 11.258 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        1.830    11.603    cpu0/reg_pc_/pc_o_reg[31]_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I1_O)        0.119    11.722 r  cpu0/reg_pc_/predict_result_o_i_776/O
                         net (fo=64, routed)          1.931    13.653    cpu0/ctrl_branch_/predict_result_o_i_167_1
    SLICE_X4Y134         LUT6 (Prop_lut6_I4_O)        0.355    14.008 r  cpu0/ctrl_branch_/predict_result_o_i_446/O
                         net (fo=1, routed)           1.567    15.575    cpu0/ctrl_branch_/predict_result_o_i_446_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I5_O)        0.124    15.699 f  cpu0/ctrl_branch_/predict_result_o_i_175/O
                         net (fo=1, routed)           0.000    15.699    cpu0/ctrl_branch_/predict_result_o_i_175_n_0
    SLICE_X15Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    15.911 f  cpu0/ctrl_branch_/predict_result_o_reg_i_88/O
                         net (fo=1, routed)           0.000    15.911    cpu0/ctrl_branch_/predict_result_o_reg_i_88_n_0
    SLICE_X15Y117        MUXF8 (Prop_muxf8_I1_O)      0.094    16.005 f  cpu0/ctrl_branch_/predict_result_o_reg_i_44/O
                         net (fo=1, routed)           1.669    17.674    cpu0/ctrl_branch_/predict_result_o_reg_i_44_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.316    17.990 r  cpu0/ctrl_branch_/predict_result_o_i_19/O
                         net (fo=1, routed)           0.000    17.990    cpu0/ctrl_branch_/predict_result_o_i_19_n_0
    SLICE_X15Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    18.202 r  cpu0/ctrl_branch_/predict_result_o_reg_i_6/O
                         net (fo=1, routed)           0.936    19.139    cpu0/ctrl_branch_/predict_result_o_reg_i_6_n_0
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.299    19.438 r  cpu0/ctrl_branch_/predict_result_o_i_2/O
                         net (fo=34, routed)          0.791    20.229    cpu0/ctrl_branch_/bht[1]
    SLICE_X33Y80         LUT6 (Prop_lut6_I0_O)        0.124    20.353 r  cpu0/ctrl_branch_/next_pc_o[19]_i_1/O
                         net (fo=2, routed)           1.669    22.022    cpu0/reg_if_id_/next_pc_o_reg[31]_1[19]
    SLICE_X33Y81         FDRE                                         r  cpu0/reg_if_id_/next_pc_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.425    11.258    cpu0/reg_if_id_/clk
    SLICE_X33Y81         FDRE                                         r  cpu0/reg_if_id_/next_pc_o_reg[19]/C
                         clock pessimism              0.857    12.115    
                         clock uncertainty           -0.074    12.040    
    SLICE_X33Y81         FDRE (Setup_fdre_C_D)       -0.081    11.959    cpu0/reg_if_id_/next_pc_o_reg[19]
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                         -22.022    
  -------------------------------------------------------------------
                         slack                                -10.062    

Slack (VIOLATED) :        -10.025ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[1398][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.093ns  (logic 4.236ns (21.082%)  route 15.857ns (78.918%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.589    19.866    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X40Y138        LUT3 (Prop_lut3_I1_O)        0.299    20.165 r  cpu0/ctrl_branch_/bht[1381][1]_i_2/O
                         net (fo=108, routed)         1.117    21.282    cpu0/reg_id_ex_/bht_reg[1398][1]
    SLICE_X38Y143        LUT6 (Prop_lut6_I0_O)        0.124    21.406 r  cpu0/reg_id_ex_/bht[1398][1]_i_2/O
                         net (fo=2, routed)           0.795    22.201    cpu0/ctrl_branch_/bht_reg[1398][1]_0
    SLICE_X38Y136        LUT6 (Prop_lut6_I1_O)        0.124    22.325 r  cpu0/ctrl_branch_/bht[1398][0]_i_1/O
                         net (fo=1, routed)           0.000    22.325    cpu0/ctrl_branch_/bht[1398][0]_i_1_n_0
    SLICE_X38Y136        FDSE                                         r  cpu0/ctrl_branch_/bht_reg[1398][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.603    11.436    cpu0/ctrl_branch_/clk
    SLICE_X38Y136        FDSE                                         r  cpu0/ctrl_branch_/bht_reg[1398][0]/C
                         clock pessimism              0.857    12.293    
                         clock uncertainty           -0.074    12.219    
    SLICE_X38Y136        FDSE (Setup_fdse_C_D)        0.081    12.300    cpu0/ctrl_branch_/bht_reg[1398][0]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                         -22.325    
  -------------------------------------------------------------------
                         slack                                -10.025    

Slack (VIOLATED) :        -10.021ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[479][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.042ns  (logic 4.236ns (21.135%)  route 15.806ns (78.865%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.144    19.421    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X40Y116        LUT3 (Prop_lut3_I1_O)        0.299    19.720 r  cpu0/ctrl_branch_/bht[462][1]_i_2/O
                         net (fo=118, routed)         1.615    21.335    cpu0/reg_id_ex_/bht_reg[478][1]
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.124    21.459 r  cpu0/reg_id_ex_/bht[479][1]_i_2/O
                         net (fo=2, routed)           0.691    22.150    cpu0/ctrl_branch_/bht_reg[479][1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    22.274 r  cpu0/ctrl_branch_/bht[479][1]_i_1/O
                         net (fo=1, routed)           0.000    22.274    cpu0/ctrl_branch_/bht[479][1]_i_1_n_0
    SLICE_X41Y110        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[479][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.607    11.440    cpu0/ctrl_branch_/clk
    SLICE_X41Y110        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[479][1]/C
                         clock pessimism              0.857    12.297    
                         clock uncertainty           -0.074    12.223    
    SLICE_X41Y110        FDRE (Setup_fdre_C_D)        0.031    12.254    cpu0/ctrl_branch_/bht_reg[479][1]
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -22.274    
  -------------------------------------------------------------------
                         slack                                -10.021    

Slack (VIOLATED) :        -10.017ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[176][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.938ns  (logic 4.112ns (20.624%)  route 15.826ns (79.376%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 11.271 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.401    19.678    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X50Y112        LUT3 (Prop_lut3_I1_O)        0.299    19.977 r  cpu0/ctrl_branch_/bht[187][1]_i_2/O
                         net (fo=122, routed)         2.069    22.046    cpu0/ctrl_branch_/pc_o_reg[12]_rep__2_25
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.124    22.170 r  cpu0/ctrl_branch_/bht[176][1]_i_1/O
                         net (fo=1, routed)           0.000    22.170    cpu0/ctrl_branch_/bht[176][1]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[176][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.438    11.271    cpu0/ctrl_branch_/clk
    SLICE_X47Y96         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[176][1]/C
                         clock pessimism              0.928    12.199    
                         clock uncertainty           -0.074    12.125    
    SLICE_X47Y96         FDRE (Setup_fdre_C_D)        0.029    12.154    cpu0/ctrl_branch_/bht_reg[176][1]
  -------------------------------------------------------------------
                         required time                         12.154    
                         arrival time                         -22.170    
  -------------------------------------------------------------------
                         slack                                -10.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/A3
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/WCLK
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/DP/CLK
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.258    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/A3
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/WCLK
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/CLK
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.258    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/A3
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/WCLK
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/DP/CLK
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.258    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/A3
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/WCLK
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/CLK
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.258    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/A3
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/WCLK
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X2Y54          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.261    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/A3
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/WCLK
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X2Y54          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.261    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/A3
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/WCLK
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/CLK
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X2Y54          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.261    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/A3
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/WCLK
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/CLK
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X2Y54          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.261    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.852%)  route 0.196ns (58.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.584    -0.597    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X5Y68          FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/Q
                         net (fo=261, routed)         0.196    -0.260    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD5
    SLICE_X2Y69          RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X2Y69          RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X2Y69          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.317    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.852%)  route 0.196ns (58.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.584    -0.597    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X5Y68          FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/Q
                         net (fo=261, routed)         0.196    -0.260    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD5
    SLICE_X2Y69          RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X2Y69          RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X2Y69          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.317    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :        17064  Failing Endpoints,  Worst Slack      -10.197ns,  Total Violation   -64606.917ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.197ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[319][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.123ns  (logic 4.236ns (21.050%)  route 15.887ns (78.950%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.274 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.236    19.512    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X48Y112        LUT3 (Prop_lut3_I1_O)        0.299    19.811 r  cpu0/ctrl_branch_/bht[265][1]_i_2/O
                         net (fo=119, routed)         1.657    21.468    cpu0/reg_id_ex_/bht_reg[319][1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.592 r  cpu0/reg_id_ex_/bht[319][1]_i_3/O
                         net (fo=1, routed)           0.639    22.231    cpu0/ctrl_branch_/bht_reg[319][1]_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I1_O)        0.124    22.355 r  cpu0/ctrl_branch_/bht[319][1]_i_1/O
                         net (fo=1, routed)           0.000    22.355    cpu0/ctrl_branch_/bht[319][1]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[319][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.441    11.274    cpu0/ctrl_branch_/clk
    SLICE_X49Y96         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[319][1]/C
                         clock pessimism              0.928    12.202    
                         clock uncertainty           -0.074    12.128    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)        0.031    12.159    cpu0/ctrl_branch_/bht_reg[319][1]
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                         -22.355    
  -------------------------------------------------------------------
                         slack                                -10.197    

Slack (VIOLATED) :        -10.162ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[1407][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.183ns  (logic 4.236ns (20.988%)  route 15.947ns (79.012%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.589    19.866    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X40Y138        LUT3 (Prop_lut3_I1_O)        0.299    20.165 r  cpu0/ctrl_branch_/bht[1381][1]_i_2/O
                         net (fo=108, routed)         1.284    21.449    cpu0/reg_id_ex_/bht_reg[1398][1]
    SLICE_X26Y134        LUT6 (Prop_lut6_I0_O)        0.124    21.573 r  cpu0/reg_id_ex_/bht[1407][1]_i_3/O
                         net (fo=2, routed)           0.718    22.291    cpu0/ctrl_branch_/bht_reg[1407][1]_0
    SLICE_X27Y134        LUT6 (Prop_lut6_I1_O)        0.124    22.415 r  cpu0/ctrl_branch_/bht[1407][1]_i_1/O
                         net (fo=1, routed)           0.000    22.415    cpu0/ctrl_branch_/bht[1407][1]_i_1_n_0
    SLICE_X27Y134        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[1407][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.606    11.439    cpu0/ctrl_branch_/clk
    SLICE_X27Y134        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[1407][1]/C
                         clock pessimism              0.857    12.296    
                         clock uncertainty           -0.074    12.222    
    SLICE_X27Y134        FDRE (Setup_fdre_C_D)        0.031    12.253    cpu0/ctrl_branch_/bht_reg[1407][1]
  -------------------------------------------------------------------
                         required time                         12.253    
                         arrival time                         -22.415    
  -------------------------------------------------------------------
                         slack                                -10.162    

Slack (VIOLATED) :        -10.132ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_pc_/pc_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.958ns  (logic 4.406ns (22.076%)  route 15.552ns (77.924%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT3=1 LUT5=3 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 11.251 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        1.830    11.603    cpu0/reg_pc_/pc_o_reg[31]_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I1_O)        0.119    11.722 r  cpu0/reg_pc_/predict_result_o_i_776/O
                         net (fo=64, routed)          1.931    13.653    cpu0/ctrl_branch_/predict_result_o_i_167_1
    SLICE_X4Y134         LUT6 (Prop_lut6_I4_O)        0.355    14.008 r  cpu0/ctrl_branch_/predict_result_o_i_446/O
                         net (fo=1, routed)           1.567    15.575    cpu0/ctrl_branch_/predict_result_o_i_446_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I5_O)        0.124    15.699 f  cpu0/ctrl_branch_/predict_result_o_i_175/O
                         net (fo=1, routed)           0.000    15.699    cpu0/ctrl_branch_/predict_result_o_i_175_n_0
    SLICE_X15Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    15.911 f  cpu0/ctrl_branch_/predict_result_o_reg_i_88/O
                         net (fo=1, routed)           0.000    15.911    cpu0/ctrl_branch_/predict_result_o_reg_i_88_n_0
    SLICE_X15Y117        MUXF8 (Prop_muxf8_I1_O)      0.094    16.005 f  cpu0/ctrl_branch_/predict_result_o_reg_i_44/O
                         net (fo=1, routed)           1.669    17.674    cpu0/ctrl_branch_/predict_result_o_reg_i_44_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.316    17.990 r  cpu0/ctrl_branch_/predict_result_o_i_19/O
                         net (fo=1, routed)           0.000    17.990    cpu0/ctrl_branch_/predict_result_o_i_19_n_0
    SLICE_X15Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    18.202 r  cpu0/ctrl_branch_/predict_result_o_reg_i_6/O
                         net (fo=1, routed)           0.936    19.139    cpu0/ctrl_branch_/predict_result_o_reg_i_6_n_0
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.299    19.438 r  cpu0/ctrl_branch_/predict_result_o_i_2/O
                         net (fo=34, routed)          0.949    20.387    cpu0/ctrl_branch_/bht[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.511 r  cpu0/ctrl_branch_/next_pc_o[2]_i_1/O
                         net (fo=2, routed)           1.560    22.070    cpu0/reg_id_ex_/pc_o_reg[31]_1[2]
    SLICE_X32Y75         LUT5 (Prop_lut5_I3_O)        0.124    22.194 r  cpu0/reg_id_ex_/pc_o[2]_i_1/O
                         net (fo=1, routed)           0.000    22.194    cpu0/reg_pc_/D[2]
    SLICE_X32Y75         FDRE                                         r  cpu0/reg_pc_/pc_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.418    11.251    cpu0/reg_pc_/clk
    SLICE_X32Y75         FDRE                                         r  cpu0/reg_pc_/pc_o_reg[2]/C
                         clock pessimism              0.857    12.108    
                         clock uncertainty           -0.074    12.033    
    SLICE_X32Y75         FDRE (Setup_fdre_C_D)        0.029    12.062    cpu0/reg_pc_/pc_o_reg[2]
  -------------------------------------------------------------------
                         required time                         12.062    
                         arrival time                         -22.194    
  -------------------------------------------------------------------
                         slack                                -10.132    

Slack (VIOLATED) :        -10.107ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[308][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.081ns  (logic 4.236ns (21.094%)  route 15.845ns (78.906%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 11.276 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.236    19.512    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X48Y112        LUT3 (Prop_lut3_I1_O)        0.299    19.811 r  cpu0/ctrl_branch_/bht[265][1]_i_2/O
                         net (fo=119, routed)         1.654    21.465    cpu0/reg_id_ex_/bht_reg[319][1]
    SLICE_X48Y97         LUT6 (Prop_lut6_I0_O)        0.124    21.589 r  cpu0/reg_id_ex_/bht[308][1]_i_2/O
                         net (fo=1, routed)           0.600    22.189    cpu0/ctrl_branch_/bht_reg[308][1]_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I1_O)        0.124    22.313 r  cpu0/ctrl_branch_/bht[308][1]_i_1/O
                         net (fo=1, routed)           0.000    22.313    cpu0/ctrl_branch_/bht[308][1]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[308][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.443    11.276    cpu0/ctrl_branch_/clk
    SLICE_X50Y97         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[308][1]/C
                         clock pessimism              0.928    12.204    
                         clock uncertainty           -0.074    12.130    
    SLICE_X50Y97         FDRE (Setup_fdre_C_D)        0.077    12.207    cpu0/ctrl_branch_/bht_reg[308][1]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -22.313    
  -------------------------------------------------------------------
                         slack                                -10.107    

Slack (VIOLATED) :        -10.100ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_if_id_/next_pc_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.872ns  (logic 4.282ns (21.548%)  route 15.590ns (78.452%))
  Logic Levels:           19  (CARRY4=5 LUT2=2 LUT3=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 11.253 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        1.830    11.603    cpu0/reg_pc_/pc_o_reg[31]_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I1_O)        0.119    11.722 r  cpu0/reg_pc_/predict_result_o_i_776/O
                         net (fo=64, routed)          1.931    13.653    cpu0/ctrl_branch_/predict_result_o_i_167_1
    SLICE_X4Y134         LUT6 (Prop_lut6_I4_O)        0.355    14.008 r  cpu0/ctrl_branch_/predict_result_o_i_446/O
                         net (fo=1, routed)           1.567    15.575    cpu0/ctrl_branch_/predict_result_o_i_446_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I5_O)        0.124    15.699 f  cpu0/ctrl_branch_/predict_result_o_i_175/O
                         net (fo=1, routed)           0.000    15.699    cpu0/ctrl_branch_/predict_result_o_i_175_n_0
    SLICE_X15Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    15.911 f  cpu0/ctrl_branch_/predict_result_o_reg_i_88/O
                         net (fo=1, routed)           0.000    15.911    cpu0/ctrl_branch_/predict_result_o_reg_i_88_n_0
    SLICE_X15Y117        MUXF8 (Prop_muxf8_I1_O)      0.094    16.005 f  cpu0/ctrl_branch_/predict_result_o_reg_i_44/O
                         net (fo=1, routed)           1.669    17.674    cpu0/ctrl_branch_/predict_result_o_reg_i_44_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.316    17.990 r  cpu0/ctrl_branch_/predict_result_o_i_19/O
                         net (fo=1, routed)           0.000    17.990    cpu0/ctrl_branch_/predict_result_o_i_19_n_0
    SLICE_X15Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    18.202 r  cpu0/ctrl_branch_/predict_result_o_reg_i_6/O
                         net (fo=1, routed)           0.936    19.139    cpu0/ctrl_branch_/predict_result_o_reg_i_6_n_0
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.299    19.438 r  cpu0/ctrl_branch_/predict_result_o_i_2/O
                         net (fo=34, routed)          0.949    20.387    cpu0/ctrl_branch_/bht[1]
    SLICE_X33Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.511 r  cpu0/ctrl_branch_/next_pc_o[2]_i_1/O
                         net (fo=2, routed)           1.597    22.108    cpu0/reg_if_id_/next_pc_o_reg[31]_1[2]
    SLICE_X34Y77         FDRE                                         r  cpu0/reg_if_id_/next_pc_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.420    11.253    cpu0/reg_if_id_/clk
    SLICE_X34Y77         FDRE                                         r  cpu0/reg_if_id_/next_pc_o_reg[2]/C
                         clock pessimism              0.857    12.110    
                         clock uncertainty           -0.074    12.035    
    SLICE_X34Y77         FDRE (Setup_fdre_C_D)       -0.028    12.007    cpu0/reg_if_id_/next_pc_o_reg[2]
  -------------------------------------------------------------------
                         required time                         12.007    
                         arrival time                         -22.108    
  -------------------------------------------------------------------
                         slack                                -10.100    

Slack (VIOLATED) :        -10.074ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[1698][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.100ns  (logic 4.344ns (21.612%)  route 15.756ns (78.388%))
  Logic Levels:           20  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.459    19.736    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X40Y117        LUT2 (Prop_lut2_I0_O)        0.328    20.064 f  cpu0/ctrl_branch_/bht[1727][1]_i_2/O
                         net (fo=64, routed)          1.941    22.005    cpu0/ctrl_branch_/bht[1727][1]_i_2_n_0
    SLICE_X21Y104        LUT6 (Prop_lut6_I0_O)        0.327    22.332 r  cpu0/ctrl_branch_/bht[1698][1]_i_1/O
                         net (fo=1, routed)           0.000    22.332    cpu0/ctrl_branch_/bht[1698][1]_i_1_n_0
    SLICE_X21Y104        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[1698][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.613    11.446    cpu0/ctrl_branch_/clk
    SLICE_X21Y104        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[1698][1]/C
                         clock pessimism              0.857    12.303    
                         clock uncertainty           -0.074    12.229    
    SLICE_X21Y104        FDRE (Setup_fdre_C_D)        0.029    12.258    cpu0/ctrl_branch_/bht_reg[1698][1]
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                         -22.332    
  -------------------------------------------------------------------
                         slack                                -10.074    

Slack (VIOLATED) :        -10.062ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_if_id_/next_pc_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.786ns  (logic 4.282ns (21.642%)  route 15.504ns (78.358%))
  Logic Levels:           19  (CARRY4=5 LUT2=2 LUT3=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 11.258 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        1.830    11.603    cpu0/reg_pc_/pc_o_reg[31]_0
    SLICE_X8Y102         LUT2 (Prop_lut2_I1_O)        0.119    11.722 r  cpu0/reg_pc_/predict_result_o_i_776/O
                         net (fo=64, routed)          1.931    13.653    cpu0/ctrl_branch_/predict_result_o_i_167_1
    SLICE_X4Y134         LUT6 (Prop_lut6_I4_O)        0.355    14.008 r  cpu0/ctrl_branch_/predict_result_o_i_446/O
                         net (fo=1, routed)           1.567    15.575    cpu0/ctrl_branch_/predict_result_o_i_446_n_0
    SLICE_X15Y117        LUT6 (Prop_lut6_I5_O)        0.124    15.699 f  cpu0/ctrl_branch_/predict_result_o_i_175/O
                         net (fo=1, routed)           0.000    15.699    cpu0/ctrl_branch_/predict_result_o_i_175_n_0
    SLICE_X15Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    15.911 f  cpu0/ctrl_branch_/predict_result_o_reg_i_88/O
                         net (fo=1, routed)           0.000    15.911    cpu0/ctrl_branch_/predict_result_o_reg_i_88_n_0
    SLICE_X15Y117        MUXF8 (Prop_muxf8_I1_O)      0.094    16.005 f  cpu0/ctrl_branch_/predict_result_o_reg_i_44/O
                         net (fo=1, routed)           1.669    17.674    cpu0/ctrl_branch_/predict_result_o_reg_i_44_n_0
    SLICE_X15Y81         LUT6 (Prop_lut6_I4_O)        0.316    17.990 r  cpu0/ctrl_branch_/predict_result_o_i_19/O
                         net (fo=1, routed)           0.000    17.990    cpu0/ctrl_branch_/predict_result_o_i_19_n_0
    SLICE_X15Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    18.202 r  cpu0/ctrl_branch_/predict_result_o_reg_i_6/O
                         net (fo=1, routed)           0.936    19.139    cpu0/ctrl_branch_/predict_result_o_reg_i_6_n_0
    SLICE_X29Y80         LUT6 (Prop_lut6_I1_O)        0.299    19.438 r  cpu0/ctrl_branch_/predict_result_o_i_2/O
                         net (fo=34, routed)          0.791    20.229    cpu0/ctrl_branch_/bht[1]
    SLICE_X33Y80         LUT6 (Prop_lut6_I0_O)        0.124    20.353 r  cpu0/ctrl_branch_/next_pc_o[19]_i_1/O
                         net (fo=2, routed)           1.669    22.022    cpu0/reg_if_id_/next_pc_o_reg[31]_1[19]
    SLICE_X33Y81         FDRE                                         r  cpu0/reg_if_id_/next_pc_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.425    11.258    cpu0/reg_if_id_/clk
    SLICE_X33Y81         FDRE                                         r  cpu0/reg_if_id_/next_pc_o_reg[19]/C
                         clock pessimism              0.857    12.115    
                         clock uncertainty           -0.074    12.040    
    SLICE_X33Y81         FDRE (Setup_fdre_C_D)       -0.081    11.959    cpu0/reg_if_id_/next_pc_o_reg[19]
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                         -22.022    
  -------------------------------------------------------------------
                         slack                                -10.062    

Slack (VIOLATED) :        -10.025ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[1398][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.093ns  (logic 4.236ns (21.082%)  route 15.857ns (78.918%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 11.436 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.589    19.866    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X40Y138        LUT3 (Prop_lut3_I1_O)        0.299    20.165 r  cpu0/ctrl_branch_/bht[1381][1]_i_2/O
                         net (fo=108, routed)         1.117    21.282    cpu0/reg_id_ex_/bht_reg[1398][1]
    SLICE_X38Y143        LUT6 (Prop_lut6_I0_O)        0.124    21.406 r  cpu0/reg_id_ex_/bht[1398][1]_i_2/O
                         net (fo=2, routed)           0.795    22.201    cpu0/ctrl_branch_/bht_reg[1398][1]_0
    SLICE_X38Y136        LUT6 (Prop_lut6_I1_O)        0.124    22.325 r  cpu0/ctrl_branch_/bht[1398][0]_i_1/O
                         net (fo=1, routed)           0.000    22.325    cpu0/ctrl_branch_/bht[1398][0]_i_1_n_0
    SLICE_X38Y136        FDSE                                         r  cpu0/ctrl_branch_/bht_reg[1398][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.603    11.436    cpu0/ctrl_branch_/clk
    SLICE_X38Y136        FDSE                                         r  cpu0/ctrl_branch_/bht_reg[1398][0]/C
                         clock pessimism              0.857    12.293    
                         clock uncertainty           -0.074    12.219    
    SLICE_X38Y136        FDSE (Setup_fdse_C_D)        0.081    12.300    cpu0/ctrl_branch_/bht_reg[1398][0]
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                         -22.325    
  -------------------------------------------------------------------
                         slack                                -10.025    

Slack (VIOLATED) :        -10.021ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[479][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.042ns  (logic 4.236ns (21.135%)  route 15.806ns (78.865%))
  Logic Levels:           21  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.144    19.421    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X40Y116        LUT3 (Prop_lut3_I1_O)        0.299    19.720 r  cpu0/ctrl_branch_/bht[462][1]_i_2/O
                         net (fo=118, routed)         1.615    21.335    cpu0/reg_id_ex_/bht_reg[478][1]
    SLICE_X45Y98         LUT6 (Prop_lut6_I0_O)        0.124    21.459 r  cpu0/reg_id_ex_/bht[479][1]_i_2/O
                         net (fo=2, routed)           0.691    22.150    cpu0/ctrl_branch_/bht_reg[479][1]_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    22.274 r  cpu0/ctrl_branch_/bht[479][1]_i_1/O
                         net (fo=1, routed)           0.000    22.274    cpu0/ctrl_branch_/bht[479][1]_i_1_n_0
    SLICE_X41Y110        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[479][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.607    11.440    cpu0/ctrl_branch_/clk
    SLICE_X41Y110        FDRE                                         r  cpu0/ctrl_branch_/bht_reg[479][1]/C
                         clock pessimism              0.857    12.297    
                         clock uncertainty           -0.074    12.223    
    SLICE_X41Y110        FDRE (Setup_fdre_C_D)        0.031    12.254    cpu0/ctrl_branch_/bht_reg[479][1]
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -22.274    
  -------------------------------------------------------------------
                         slack                                -10.021    

Slack (VIOLATED) :        -10.017ns  (required time - arrival time)
  Source:                 cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ctrl_branch_/bht_reg[176][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.938ns  (logic 4.112ns (20.624%)  route 15.826ns (79.376%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 11.271 - 10.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.549     2.232    cpu0/reg_id_ex_/clk
    SLICE_X36Y62         FDRE                                         r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.688 r  cpu0/reg_id_ex_/rs2_data_o_reg[0]/Q
                         net (fo=56, routed)          0.842     3.530    cpu0/reg_id_ex_/rs2_data_o_reg[31]_0[0]
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.124     3.654 r  cpu0/reg_id_ex_/rd_data_o[0]_i_8/O
                         net (fo=48, routed)          1.147     4.801    cpu0/reg_id_ex_/stage_ex_/op2[0]
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.124     4.925 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90/O
                         net (fo=2, routed)           0.827     5.752    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_90_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.278 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103/CO[3]
                         net (fo=1, routed)           0.000     6.278    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_103_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.392 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     6.392    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_82_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.506 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57/CO[3]
                         net (fo=1, routed)           0.009     6.515    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_57_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.629 r  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39/CO[3]
                         net (fo=2, routed)           0.913     7.542    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_39_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I5_O)        0.124     7.666 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19/O
                         net (fo=1, routed)           0.159     7.825    cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_19_n_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     7.949 f  cpu0/reg_id_ex_/btb_tag_reg_0_31_0_0_i_9/O
                         net (fo=148, routed)         2.305    10.254    cpu0/ctrl_branch_/actual_result__stage_ex__ctrl_branch
    SLICE_X27Y109        LUT5 (Prop_lut5_I4_O)        0.124    10.378 r  cpu0/ctrl_branch_/bht[830][1]_i_2/O
                         net (fo=993, routed)         2.331    12.709    cpu0/ctrl_branch_/bht[830][1]_i_2_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I0_O)        0.124    12.833 r  cpu0/ctrl_branch_/bht[2045][0]_i_1755/O
                         net (fo=1, routed)           1.011    13.844    cpu0/ctrl_branch_/bht[2045][0]_i_1755_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.968 r  cpu0/ctrl_branch_/bht[2045][0]_i_654/O
                         net (fo=1, routed)           0.000    13.968    cpu0/ctrl_branch_/bht[2045][0]_i_654_n_0
    SLICE_X40Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    14.185 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_294/O
                         net (fo=1, routed)           0.000    14.185    cpu0/ctrl_branch_/bht_reg[2045][0]_i_294_n_0
    SLICE_X40Y73         MUXF8 (Prop_muxf8_I1_O)      0.094    14.279 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_114/O
                         net (fo=1, routed)           1.212    15.491    cpu0/ctrl_branch_/bht_reg[2045][0]_i_114_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    15.807 r  cpu0/ctrl_branch_/bht[2045][0]_i_43/O
                         net (fo=1, routed)           0.000    15.807    cpu0/ctrl_branch_/bht[2045][0]_i_43_n_0
    SLICE_X44Y87         MUXF7 (Prop_muxf7_I0_O)      0.238    16.045 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_21/O
                         net (fo=1, routed)           0.000    16.045    cpu0/ctrl_branch_/bht_reg[2045][0]_i_21_n_0
    SLICE_X44Y87         MUXF8 (Prop_muxf8_I0_O)      0.104    16.149 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_10/O
                         net (fo=1, routed)           1.599    17.749    cpu0/ctrl_branch_/bht_reg[2045][0]_i_10_n_0
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.316    18.065 r  cpu0/ctrl_branch_/bht[2045][0]_i_5/O
                         net (fo=1, routed)           0.000    18.065    cpu0/ctrl_branch_/bht[2045][0]_i_5_n_0
    SLICE_X40Y123        MUXF7 (Prop_muxf7_I0_O)      0.212    18.277 r  cpu0/ctrl_branch_/bht_reg[2045][0]_i_2/O
                         net (fo=2126, routed)        1.401    19.678    cpu0/ctrl_branch_/pc_o_reg[12]_rep__1_1
    SLICE_X50Y112        LUT3 (Prop_lut3_I1_O)        0.299    19.977 r  cpu0/ctrl_branch_/bht[187][1]_i_2/O
                         net (fo=122, routed)         2.069    22.046    cpu0/ctrl_branch_/pc_o_reg[12]_rep__2_25
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.124    22.170 r  cpu0/ctrl_branch_/bht[176][1]_i_1/O
                         net (fo=1, routed)           0.000    22.170    cpu0/ctrl_branch_/bht[176][1]_i_1_n_0
    SLICE_X47Y96         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[176][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.438    11.271    cpu0/ctrl_branch_/clk
    SLICE_X47Y96         FDRE                                         r  cpu0/ctrl_branch_/bht_reg[176][1]/C
                         clock pessimism              0.928    12.199    
                         clock uncertainty           -0.074    12.125    
    SLICE_X47Y96         FDRE (Setup_fdre_C_D)        0.029    12.154    cpu0/ctrl_branch_/bht_reg[176][1]
  -------------------------------------------------------------------
                         required time                         12.154    
                         arrival time                         -22.170    
  -------------------------------------------------------------------
                         slack                                -10.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/A3
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/WCLK
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/DP/CLK
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.258    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/A3
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/WCLK
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP/CLK
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.258    hci0/io_in_fifo/q_data_array_reg_128_191_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/A3
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/WCLK
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/DP/CLK
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.258    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/A3
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/WCLK
    SLICE_X2Y53          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP/CLK
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X2Y53          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.258    hci0/io_in_fifo/q_data_array_reg_128_191_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/A3
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/WCLK
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X2Y54          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.261    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/A3
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/WCLK
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X2Y54          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.261    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/A3
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/WCLK
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/CLK
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X2Y54          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.261    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.593    -0.588    hci0/io_in_fifo/clk_out1
    SLICE_X3Y54          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  hci0/io_in_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.242    -0.205    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/A3
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.863    -0.826    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/WCLK
    SLICE_X2Y54          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/CLK
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X2Y54          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.261    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.852%)  route 0.196ns (58.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.584    -0.597    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X5Y68          FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/Q
                         net (fo=261, routed)         0.196    -0.260    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD5
    SLICE_X2Y69          RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X2Y69          RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X2Y69          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.317    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.852%)  route 0.196ns (58.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.584    -0.597    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X5Y68          FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[5]/Q
                         net (fo=261, routed)         0.196    -0.260    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/ADDRD5
    SLICE_X2Y69          RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/WCLK
    SLICE_X2Y69          RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X2Y69          RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.317    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          146  Failing Endpoints,  Worst Slack       -0.863ns,  Total Violation      -85.002ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[0]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[10]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[11]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[14]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[15]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[15]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[1]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[8]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[9]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.786ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_addr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.253ns  (logic 2.427ns (23.672%)  route 7.826ns (76.328%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 11.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.716    12.489    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X5Y76          FDCE                                         f  cpu0/reg_mem_wb/rd_addr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.492    11.325    cpu0/reg_mem_wb/clk
    SLICE_X5Y76          FDCE                                         r  cpu0/reg_mem_wb/rd_addr_o_reg[0]/C
                         clock pessimism              0.857    12.182    
                         clock uncertainty           -0.074    12.107    
    SLICE_X5Y76          FDCE (Recov_fdce_C_CLR)     -0.405    11.702    cpu0/reg_mem_wb/rd_addr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.702    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                 -0.786    

Slack (VIOLATED) :        -0.786ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_addr_o_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.253ns  (logic 2.427ns (23.672%)  route 7.826ns (76.328%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 11.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.716    12.489    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X5Y76          FDCE                                         f  cpu0/reg_mem_wb/rd_addr_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.492    11.325    cpu0/reg_mem_wb/clk
    SLICE_X5Y76          FDCE                                         r  cpu0/reg_mem_wb/rd_addr_o_reg[1]/C
                         clock pessimism              0.857    12.182    
                         clock uncertainty           -0.074    12.107    
    SLICE_X5Y76          FDCE (Recov_fdce_C_CLR)     -0.405    11.702    cpu0/reg_mem_wb/rd_addr_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.702    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                 -0.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.025%)  route 0.179ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.179    -0.278    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X3Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.025%)  route 0.179ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.179    -0.278    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X3Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.025%)  route 0.179ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.179    -0.278    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X3Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.025%)  route 0.179ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.179    -0.278    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X3Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.813%)  route 0.196ns (58.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.196    -0.261    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y70          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.850    -0.839    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X5Y70          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X5Y70          FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.813%)  route 0.196ns (58.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.196    -0.261    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y70          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.850    -0.839    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X5Y70          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X5Y70          FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.025%)  route 0.230ns (61.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.230    -0.227    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X1Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.583%)  route 0.234ns (62.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.234    -0.223    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.275    -0.561    
    SLICE_X0Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.583%)  route 0.234ns (62.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.234    -0.223    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.275    -0.561    
    SLICE_X0Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.159%)  route 0.284ns (66.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.284    -0.173    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y68          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.854    -0.835    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y68          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X1Y68          FDCE (Remov_fdce_C_CLR)     -0.092    -0.652    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.479    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          146  Failing Endpoints,  Worst Slack       -0.863ns,  Total Violation      -85.002ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[0]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[10]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[11]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[14]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[15]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[15]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[1]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[8]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[9]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.786ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_addr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.253ns  (logic 2.427ns (23.672%)  route 7.826ns (76.328%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 11.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.716    12.489    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X5Y76          FDCE                                         f  cpu0/reg_mem_wb/rd_addr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.492    11.325    cpu0/reg_mem_wb/clk
    SLICE_X5Y76          FDCE                                         r  cpu0/reg_mem_wb/rd_addr_o_reg[0]/C
                         clock pessimism              0.857    12.182    
                         clock uncertainty           -0.074    12.107    
    SLICE_X5Y76          FDCE (Recov_fdce_C_CLR)     -0.405    11.702    cpu0/reg_mem_wb/rd_addr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.702    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                 -0.786    

Slack (VIOLATED) :        -0.786ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_addr_o_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.253ns  (logic 2.427ns (23.672%)  route 7.826ns (76.328%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 11.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.716    12.489    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X5Y76          FDCE                                         f  cpu0/reg_mem_wb/rd_addr_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.492    11.325    cpu0/reg_mem_wb/clk
    SLICE_X5Y76          FDCE                                         r  cpu0/reg_mem_wb/rd_addr_o_reg[1]/C
                         clock pessimism              0.857    12.182    
                         clock uncertainty           -0.074    12.107    
    SLICE_X5Y76          FDCE (Recov_fdce_C_CLR)     -0.405    11.702    cpu0/reg_mem_wb/rd_addr_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.702    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                 -0.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.025%)  route 0.179ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.179    -0.278    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X3Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.025%)  route 0.179ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.179    -0.278    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X3Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.025%)  route 0.179ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.179    -0.278    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X3Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.025%)  route 0.179ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.179    -0.278    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X3Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.813%)  route 0.196ns (58.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.196    -0.261    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y70          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.850    -0.839    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X5Y70          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X5Y70          FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.813%)  route 0.196ns (58.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.196    -0.261    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y70          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.850    -0.839    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X5Y70          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X5Y70          FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.025%)  route 0.230ns (61.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.230    -0.227    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.583%)  route 0.234ns (62.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.234    -0.223    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X0Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.583%)  route 0.234ns (62.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.234    -0.223    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X0Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.159%)  route 0.284ns (66.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.284    -0.173    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y68          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.854    -0.835    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y68          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X1Y68          FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          146  Failing Endpoints,  Worst Slack       -0.863ns,  Total Violation      -85.002ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[0]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[10]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[11]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[14]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[15]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[15]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[1]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[8]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[9]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.038    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.633    cpu0/reg_mem_wb/rd_data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.786ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_addr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.253ns  (logic 2.427ns (23.672%)  route 7.826ns (76.328%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 11.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.716    12.489    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X5Y76          FDCE                                         f  cpu0/reg_mem_wb/rd_addr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.492    11.325    cpu0/reg_mem_wb/clk
    SLICE_X5Y76          FDCE                                         r  cpu0/reg_mem_wb/rd_addr_o_reg[0]/C
                         clock pessimism              0.857    12.182    
                         clock uncertainty           -0.074    12.107    
    SLICE_X5Y76          FDCE (Recov_fdce_C_CLR)     -0.405    11.702    cpu0/reg_mem_wb/rd_addr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.702    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                 -0.786    

Slack (VIOLATED) :        -0.786ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_addr_o_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.253ns  (logic 2.427ns (23.672%)  route 7.826ns (76.328%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 11.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.716    12.489    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X5Y76          FDCE                                         f  cpu0/reg_mem_wb/rd_addr_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.492    11.325    cpu0/reg_mem_wb/clk
    SLICE_X5Y76          FDCE                                         r  cpu0/reg_mem_wb/rd_addr_o_reg[1]/C
                         clock pessimism              0.857    12.182    
                         clock uncertainty           -0.074    12.107    
    SLICE_X5Y76          FDCE (Recov_fdce_C_CLR)     -0.405    11.702    cpu0/reg_mem_wb/rd_addr_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.702    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                 -0.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.025%)  route 0.179ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.179    -0.278    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X3Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.025%)  route 0.179ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.179    -0.278    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X3Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.025%)  route 0.179ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.179    -0.278    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X3Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.025%)  route 0.179ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.179    -0.278    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X3Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.813%)  route 0.196ns (58.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.196    -0.261    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y70          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.850    -0.839    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X5Y70          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X5Y70          FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.813%)  route 0.196ns (58.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.196    -0.261    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y70          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.850    -0.839    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X5Y70          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X5Y70          FDCE (Remov_fdce_C_CLR)     -0.092    -0.603    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.025%)  route 0.230ns (61.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.230    -0.227    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.583%)  route 0.234ns (62.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.234    -0.223    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X0Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.583%)  route 0.234ns (62.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.234    -0.223    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X0Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.159%)  route 0.284ns (66.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.284    -0.173    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y68          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.854    -0.835    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y68          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.074    -0.486    
    SLICE_X1Y68          FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          146  Failing Endpoints,  Worst Slack       -0.862ns,  Total Violation      -84.878ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.862ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[0]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.039    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.634    cpu0/reg_mem_wb/rd_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.862    

Slack (VIOLATED) :        -0.862ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[10]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.039    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.634    cpu0/reg_mem_wb/rd_data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.862    

Slack (VIOLATED) :        -0.862ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[11]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.039    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.634    cpu0/reg_mem_wb/rd_data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.862    

Slack (VIOLATED) :        -0.862ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[14]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.039    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.634    cpu0/reg_mem_wb/rd_data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.862    

Slack (VIOLATED) :        -0.862ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[15]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.039    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.634    cpu0/reg_mem_wb/rd_data_o_reg[15]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.862    

Slack (VIOLATED) :        -0.862ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[1]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.039    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.634    cpu0/reg_mem_wb/rd_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.862    

Slack (VIOLATED) :        -0.862ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[8]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.039    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.634    cpu0/reg_mem_wb/rd_data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.862    

Slack (VIOLATED) :        -0.862ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_data_o_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.427ns (23.654%)  route 7.833ns (76.346%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 11.256 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.723    12.497    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X15Y75         FDCE                                         f  cpu0/reg_mem_wb/rd_data_o_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.423    11.256    cpu0/reg_mem_wb/clk
    SLICE_X15Y75         FDCE                                         r  cpu0/reg_mem_wb/rd_data_o_reg[9]/C
                         clock pessimism              0.857    12.113    
                         clock uncertainty           -0.074    12.039    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405    11.634    cpu0/reg_mem_wb/rd_data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         11.634    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 -0.862    

Slack (VIOLATED) :        -0.786ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_addr_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.253ns  (logic 2.427ns (23.672%)  route 7.826ns (76.328%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 11.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.716    12.489    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X5Y76          FDCE                                         f  cpu0/reg_mem_wb/rd_addr_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.492    11.325    cpu0/reg_mem_wb/clk
    SLICE_X5Y76          FDCE                                         r  cpu0/reg_mem_wb/rd_addr_o_reg[0]/C
                         clock pessimism              0.857    12.182    
                         clock uncertainty           -0.074    12.108    
    SLICE_X5Y76          FDCE (Recov_fdce_C_CLR)     -0.405    11.703    cpu0/reg_mem_wb/rd_addr_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                 -0.786    

Slack (VIOLATED) :        -0.786ns  (required time - arrival time)
  Source:                 cpu0/ctrl_ram_/working_stage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/reg_mem_wb/rd_addr_o_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.253ns  (logic 2.427ns (23.672%)  route 7.826ns (76.328%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 11.325 - 10.000 ) 
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         2.207    -0.305    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.124    -0.181 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.768     0.587    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.683 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.553     2.236    cpu0/ctrl_ram_/clk
    SLICE_X38Y54         FDRE                                         r  cpu0/ctrl_ram_/working_stage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518     2.754 r  cpu0/ctrl_ram_/working_stage_reg[1]/Q
                         net (fo=21, routed)          1.041     3.796    cpu0/cache_d_/mem_r_data_reg[7]_2
    SLICE_X35Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.920 r  cpu0/cache_d_/bht[2045][1]_i_43/O
                         net (fo=1, routed)           0.000     3.920    cpu0/cache_d_/bht[2045][1]_i_43_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.470 r  cpu0/cache_d_/bht_reg[2045][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     4.470    cpu0/cache_d_/bht_reg[2045][1]_i_27_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.584 r  cpu0/cache_d_/ram_reg_0_0_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.584    cpu0/cache_d_/ram_reg_0_0_i_78_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.698 r  cpu0/cache_d_/ram_reg_0_0_i_75/CO[3]
                         net (fo=1, routed)           0.000     4.698    cpu0/cache_d_/ram_reg_0_0_i_75_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.812 r  cpu0/cache_d_/ram_reg_0_0_i_72/CO[3]
                         net (fo=1, routed)           0.000     4.812    cpu0/cache_d_/ram_reg_0_0_i_72_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.034 f  cpu0/cache_d_/ram_reg_mux_sel__6_i_7/O[0]
                         net (fo=1, routed)           1.126     6.160    cpu0/ctrl_ram_/ram_reg_2_0_i_2_1[16]
    SLICE_X29Y63         LUT6 (Prop_lut6_I4_O)        0.299     6.459 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_4/O
                         net (fo=1, routed)           0.640     7.099    cpu0/ctrl_ram_/ram_mux_sel__6_i_4_n_0
    SLICE_X29Y63         LUT5 (Prop_lut5_I2_O)        0.124     7.223 f  cpu0/ctrl_ram_/ram_mux_sel__6_i_2/O
                         net (fo=25, routed)          1.030     8.253    cpu0/ctrl_ram_/ahead_done_reg_4
    SLICE_X28Y64         LUT3 (Prop_lut3_I1_O)        0.124     8.377 r  cpu0/ctrl_ram_/bht[2045][1]_i_8/O
                         net (fo=12, routed)          1.273     9.649    cpu0/ctrl_ram_/q_io_en_reg
    SLICE_X28Y65         LUT5 (Prop_lut5_I3_O)        0.124     9.773 f  cpu0/ctrl_ram_/bht[2045][1]_i_1/O
                         net (fo=5913, routed)        2.716    12.489    cpu0/reg_mem_wb/rd_write_o_reg_0
    SLICE_X5Y76          FDCE                                         f  cpu0/reg_mem_wb/rd_addr_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         1.959     8.964    hci0/clk_out1
    SLICE_X36Y51         LUT5 (Prop_lut5_I4_O)        0.100     9.064 r  hci0/bht[2045][1]_i_14/O
                         net (fo=1, routed)           0.678     9.742    hci0_n_69
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.833 r  bht_reg[2045][1]_i_4/O
                         net (fo=6443, routed)        1.492    11.325    cpu0/reg_mem_wb/clk
    SLICE_X5Y76          FDCE                                         r  cpu0/reg_mem_wb/rd_addr_o_reg[1]/C
                         clock pessimism              0.857    12.182    
                         clock uncertainty           -0.074    12.108    
    SLICE_X5Y76          FDCE (Recov_fdce_C_CLR)     -0.405    11.703    cpu0/reg_mem_wb/rd_addr_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.703    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                 -0.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.025%)  route 0.179ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.179    -0.278    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X3Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.025%)  route 0.179ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.179    -0.278    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X3Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.025%)  route 0.179ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.179    -0.278    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X3Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.025%)  route 0.179ns (55.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.179    -0.278    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X3Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X3Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X3Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.813%)  route 0.196ns (58.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.196    -0.261    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y70          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.850    -0.839    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X5Y70          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X5Y70          FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.813%)  route 0.196ns (58.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.196    -0.261    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y70          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.850    -0.839    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X5Y70          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X5Y70          FDCE (Remov_fdce_C_CLR)     -0.092    -0.677    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.025%)  route 0.230ns (61.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.230    -0.227    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X1Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.583%)  route 0.234ns (62.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.234    -0.223    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.275    -0.561    
    SLICE_X0Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.583%)  route 0.234ns (62.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.234    -0.223    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X0Y69          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.853    -0.836    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X0Y69          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.275    -0.561    
    SLICE_X0Y69          FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.159%)  route 0.284ns (66.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.583    -0.598    clk
    SLICE_X5Y69          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 f  rst_reg/Q
                         net (fo=204, routed)         0.284    -0.173    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X1Y68          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  NEW_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=654, routed)         0.854    -0.835    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X1Y68          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X1Y68          FDCE (Remov_fdce_C_CLR)     -0.092    -0.652    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.479    





