./syn_simv | tee syn_program.out
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09_Full64; Runtime version K-2015.09_Full64;  Oct  9 15:07 2015
@@
@@
@@                     0  Asserting System reset......
@@
@@                     0 : System STILL at reset, can't show anything
@@
@@
@@                   100 : System STILL at reset, can't show anything
@@
@@
@@                   200 : System STILL at reset, can't show anything
@@
@@
@@                   300 : System STILL at reset, can't show anything
@@
@@                   360  Deasserting System reset......
@@
@@
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 207f1000205f0000 : 2341607923985088512
@@@ mem[    8] = b4430000f0400002 : 12989225754297368578
@@@ mem[   16] = 4040340240611403 : 4629757601211552771
@@@ mem[   24] = f43ffffa4041fda1 : 17600067319072161185
@@@ mem[   32] = 0000000000000555 : 1365
@@@
@@@ mem[ 4104] = 0000000000000002 : 2
@@@ mem[ 4112] = 0000000000000004 : 4
@@@ mem[ 4120] = 0000000000000006 : 6
@@@ mem[ 4128] = 0000000000000008 : 8
@@@ mem[ 4136] = 000000000000000a : 10
@@@ mem[ 4144] = 000000000000000c : 12
@@@ mem[ 4152] = 000000000000000e : 14
@@@
@@@
@@                 16720 : System halted
@@
@@@ System halted on HALT instruction
@@@
@@
@@  164 cycles / 82 instrs = 2.000000 CPI
@@
@@  4890.00 ns total time to execute
@@

$finish called from file "testbench/testbench.v", line 257.
$finish at simulation time                17720
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1772000 ps
CPU Time:      0.280 seconds;       Data structure size:   4.0Mb
Fri Oct  9 15:07:18 2015
