{
    "creator": "Yosys 0.9 (git sha1 1979e0b1, i686-w64-mingw32.static-g++ 5.5.0 -Os)",
    "modules": {
        "half_adder_1bit": {
            "attributes": {
                "cells_not_processed": 1,
                "src": "test\\half_adder_1bit.v:1"
            },
            "ports": {
                "a": {
                    "direction": "input",
                    "bits": [
                        2
                    ]
                },
                "b": {
                    "direction": "input",
                    "bits": [
                        3
                    ]
                },
                "s": {
                    "direction": "output",
                    "bits": [
                        4
                    ]
                },
                "c": {
                    "direction": "output",
                    "bits": [
                        5
                    ]
                }
            },
            "cells": {
                "$and$test\\half_adder_1bit.v:6$2": {
                    "hide_name": 1,
                    "type": "$and",
                    "model": "$and:0:0:1:1:1",
                    "parameters": {
                        "A_SIGNED": 0,
                        "B_SIGNED": 0,
                        "A_WIDTH": 1,
                        "B_WIDTH": 1,
                        "Y_WIDTH": 1
                    },
                    "attributes": {
                        "src": "test\\half_adder_1bit.v:6"
                    },
                    "port_directions": {
                        "A": "input",
                        "B": "input",
                        "Y": "output"
                    },
                    "connections": {
                        "A": [
                            2
                        ],
                        "B": [
                            3
                        ],
                        "Y": [
                            5
                        ]
                    }
                },
                "$xor$test\\half_adder_1bit.v:5$1": {
                    "hide_name": 1,
                    "type": "$xor",
                    "model": "$xor:0:0:1:1:1",
                    "parameters": {
                        "A_SIGNED": 0,
                        "B_SIGNED": 0,
                        "A_WIDTH": 1,
                        "B_WIDTH": 1,
                        "Y_WIDTH": 1
                    },
                    "attributes": {
                        "src": "test\\half_adder_1bit.v:5"
                    },
                    "port_directions": {
                        "A": "input",
                        "B": "input",
                        "Y": "output"
                    },
                    "connections": {
                        "A": [
                            2
                        ],
                        "B": [
                            3
                        ],
                        "Y": [
                            4
                        ]
                    }
                }
            },
            "netnames": {
                "$and$test\\half_adder_1bit.v:6$2_Y": {
                    "hide_name": 1,
                    "bits": [
                        5
                    ],
                    "attributes": {
                        "src": "test\\half_adder_1bit.v:6"
                    }
                },
                "$xor$test\\half_adder_1bit.v:5$1_Y": {
                    "hide_name": 1,
                    "bits": [
                        4
                    ],
                    "attributes": {
                        "src": "test\\half_adder_1bit.v:5"
                    }
                },
                "a": {
                    "hide_name": 0,
                    "bits": [
                        2
                    ],
                    "attributes": {
                        "src": "test\\half_adder_1bit.v:2"
                    }
                },
                "b": {
                    "hide_name": 0,
                    "bits": [
                        3
                    ],
                    "attributes": {
                        "src": "test\\half_adder_1bit.v:2"
                    }
                },
                "c": {
                    "hide_name": 0,
                    "bits": [
                        5
                    ],
                    "attributes": {
                        "src": "test\\half_adder_1bit.v:3"
                    }
                },
                "s": {
                    "hide_name": 0,
                    "bits": [
                        4
                    ],
                    "attributes": {
                        "src": "test\\half_adder_1bit.v:3"
                    }
                }
            }
        }
    },
    "models": {
        "$xor:0:0:1:1:1": [
            [
                "port",
                "A",
                0
            ],
            [
                "port",
                "B",
                0
            ],
            [
                "nport",
                "B",
                0
            ],
            [
                "nport",
                "A",
                0
            ],
            [
                "nand",
                2,
                3
            ],
            [
                "nand",
                0,
                1
            ],
            [
                "and",
                4,
                5,
                "Y",
                0
            ]
        ],
        "$and:0:0:1:1:1": [
            [
                "port",
                "A",
                0
            ],
            [
                "port",
                "B",
                0
            ],
            [
                "and",
                0,
                1,
                "Y",
                0
            ]
        ]
    }
}