/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_SAR_1_Bypass */
#define ADC_SAR_1_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC_SAR_1_Bypass__0__MASK 0x04u
#define ADC_SAR_1_Bypass__0__PC CYREG_PRT0_PC2
#define ADC_SAR_1_Bypass__0__PORT 0u
#define ADC_SAR_1_Bypass__0__SHIFT 2u
#define ADC_SAR_1_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_1_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_1_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_1_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_1_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_1_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_1_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_1_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_1_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_1_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_1_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_1_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_1_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_1_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_1_Bypass__MASK 0x04u
#define ADC_SAR_1_Bypass__PORT 0u
#define ADC_SAR_1_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_1_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_1_Bypass__SHIFT 2u
#define ADC_SAR_1_Bypass__SLW CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__INDEX 0x01u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x02u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x02u

/* ADC_SAR_2_ADC_SAR */
#define ADC_SAR_2_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_2_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_2_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_2_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_2_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_2_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_2_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_2_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_2_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_2_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_2_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_2_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_2_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_2_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_2_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_2_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_2_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_2_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_2_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_2_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_2_Bypass */
#define ADC_SAR_2_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC_SAR_2_Bypass__0__MASK 0x10u
#define ADC_SAR_2_Bypass__0__PC CYREG_PRT0_PC4
#define ADC_SAR_2_Bypass__0__PORT 0u
#define ADC_SAR_2_Bypass__0__SHIFT 4u
#define ADC_SAR_2_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_2_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_2_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_2_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_2_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_2_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_2_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_2_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_2_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_2_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_2_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_2_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_2_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_2_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_2_Bypass__MASK 0x10u
#define ADC_SAR_2_Bypass__PORT 0u
#define ADC_SAR_2_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_2_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_2_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_2_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_2_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_2_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_2_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_2_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_2_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_2_Bypass__SHIFT 4u
#define ADC_SAR_2_Bypass__SLW CYREG_PRT0_SLW

/* ADC_SAR_2_IRQ */
#define ADC_SAR_2_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_2_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_2_IRQ__INTC_MASK 0x02u
#define ADC_SAR_2_IRQ__INTC_NUMBER 1u
#define ADC_SAR_2_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_2_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_2_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_2_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_2_theACLK */
#define ADC_SAR_2_theACLK__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define ADC_SAR_2_theACLK__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define ADC_SAR_2_theACLK__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define ADC_SAR_2_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_2_theACLK__INDEX 0x03u
#define ADC_SAR_2_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_2_theACLK__PM_ACT_MSK 0x08u
#define ADC_SAR_2_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_2_theACLK__PM_STBY_MSK 0x08u

/* CMP_Out */
#define CMP_Out__0__INTTYPE CYREG_PICU0_INTTYPE5
#define CMP_Out__0__MASK 0x20u
#define CMP_Out__0__PC CYREG_PRT0_PC5
#define CMP_Out__0__PORT 0u
#define CMP_Out__0__SHIFT 5u
#define CMP_Out__AG CYREG_PRT0_AG
#define CMP_Out__AMUX CYREG_PRT0_AMUX
#define CMP_Out__BIE CYREG_PRT0_BIE
#define CMP_Out__BIT_MASK CYREG_PRT0_BIT_MASK
#define CMP_Out__BYP CYREG_PRT0_BYP
#define CMP_Out__CTL CYREG_PRT0_CTL
#define CMP_Out__DM0 CYREG_PRT0_DM0
#define CMP_Out__DM1 CYREG_PRT0_DM1
#define CMP_Out__DM2 CYREG_PRT0_DM2
#define CMP_Out__DR CYREG_PRT0_DR
#define CMP_Out__INP_DIS CYREG_PRT0_INP_DIS
#define CMP_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CMP_Out__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CMP_Out__LCD_EN CYREG_PRT0_LCD_EN
#define CMP_Out__MASK 0x20u
#define CMP_Out__PORT 0u
#define CMP_Out__PRT CYREG_PRT0_PRT
#define CMP_Out__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CMP_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CMP_Out__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CMP_Out__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CMP_Out__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CMP_Out__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CMP_Out__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CMP_Out__PS CYREG_PRT0_PS
#define CMP_Out__SHIFT 5u
#define CMP_Out__SLW CYREG_PRT0_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x06u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x40u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x40u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x00u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x01u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x01u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x05u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x20u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x20u

/* Clock_5 */
#define Clock_5__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_5__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_5__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_5__CFG2_SRC_SEL_MASK 0x07u
#define Clock_5__INDEX 0x04u
#define Clock_5__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_5__PM_ACT_MSK 0x10u
#define Clock_5__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_5__PM_STBY_MSK 0x10u

/* Clock_6 */
#define Clock_6__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define Clock_6__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define Clock_6__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define Clock_6__CFG2_SRC_SEL_MASK 0x07u
#define Clock_6__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define Clock_6__CFG3_PHASE_DLY_MASK 0x0Fu
#define Clock_6__INDEX 0x00u
#define Clock_6__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define Clock_6__PM_ACT_MSK 0x01u
#define Clock_6__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define Clock_6__PM_STBY_MSK 0x01u

/* Comp_1 */
#define Comp_1_ctComp__CLK CYREG_CMP2_CLK
#define Comp_1_ctComp__CMP_MASK 0x04u
#define Comp_1_ctComp__CMP_NUMBER 2u
#define Comp_1_ctComp__CR CYREG_CMP2_CR
#define Comp_1_ctComp__LUT__CR CYREG_LUT2_CR
#define Comp_1_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_1_ctComp__LUT__MSK_MASK 0x04u
#define Comp_1_ctComp__LUT__MSK_SHIFT 2u
#define Comp_1_ctComp__LUT__MX CYREG_LUT2_MX
#define Comp_1_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_1_ctComp__LUT__SR_MASK 0x04u
#define Comp_1_ctComp__LUT__SR_SHIFT 2u
#define Comp_1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_1_ctComp__PM_ACT_MSK 0x04u
#define Comp_1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_1_ctComp__PM_STBY_MSK 0x04u
#define Comp_1_ctComp__SW0 CYREG_CMP2_SW0
#define Comp_1_ctComp__SW2 CYREG_CMP2_SW2
#define Comp_1_ctComp__SW3 CYREG_CMP2_SW3
#define Comp_1_ctComp__SW4 CYREG_CMP2_SW4
#define Comp_1_ctComp__SW6 CYREG_CMP2_SW6
#define Comp_1_ctComp__TR0 CYREG_CMP2_TR0
#define Comp_1_ctComp__TR1 CYREG_CMP2_TR1
#define Comp_1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP2_TR0
#define Comp_1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
#define Comp_1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP2_TR1
#define Comp_1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
#define Comp_1_ctComp__WRK CYREG_CMP_WRK
#define Comp_1_ctComp__WRK_MASK 0x04u
#define Comp_1_ctComp__WRK_SHIFT 2u

/* Counter_1_CounterUDB */
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define Counter_1_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define Counter_1_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB02_A0
#define Counter_1_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB02_A1
#define Counter_1_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define Counter_1_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB02_D0
#define Counter_1_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB02_D1
#define Counter_1_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define Counter_1_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB02_F0
#define Counter_1_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB02_F1
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Counter_1_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Counter_1_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB03_A0
#define Counter_1_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB03_A1
#define Counter_1_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Counter_1_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB03_D0
#define Counter_1_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB03_D1
#define Counter_1_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Counter_1_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB03_F0
#define Counter_1_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB03_F1
#define Counter_1_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_1_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter_1_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter_1_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define Counter_1_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Counter_1_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter_1_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter_1_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define Counter_1_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define Counter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB03_ST

/* DAC_2 */
#define DAC_2__0__INTTYPE CYREG_PICU0_INTTYPE1
#define DAC_2__0__MASK 0x02u
#define DAC_2__0__PC CYREG_PRT0_PC1
#define DAC_2__0__PORT 0u
#define DAC_2__0__SHIFT 1u
#define DAC_2__AG CYREG_PRT0_AG
#define DAC_2__AMUX CYREG_PRT0_AMUX
#define DAC_2__BIE CYREG_PRT0_BIE
#define DAC_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define DAC_2__BYP CYREG_PRT0_BYP
#define DAC_2__CTL CYREG_PRT0_CTL
#define DAC_2__DM0 CYREG_PRT0_DM0
#define DAC_2__DM1 CYREG_PRT0_DM1
#define DAC_2__DM2 CYREG_PRT0_DM2
#define DAC_2__DR CYREG_PRT0_DR
#define DAC_2__INP_DIS CYREG_PRT0_INP_DIS
#define DAC_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define DAC_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define DAC_2__LCD_EN CYREG_PRT0_LCD_EN
#define DAC_2__MASK 0x02u
#define DAC_2__PORT 0u
#define DAC_2__PRT CYREG_PRT0_PRT
#define DAC_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define DAC_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define DAC_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define DAC_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define DAC_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define DAC_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define DAC_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define DAC_2__PS CYREG_PRT0_PS
#define DAC_2__SHIFT 1u
#define DAC_2__SLW CYREG_PRT0_SLW

/* Digital_Output_1 */
#define Digital_Output_1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Digital_Output_1__0__MASK 0x01u
#define Digital_Output_1__0__PC CYREG_PRT0_PC0
#define Digital_Output_1__0__PORT 0u
#define Digital_Output_1__0__SHIFT 0u
#define Digital_Output_1__AG CYREG_PRT0_AG
#define Digital_Output_1__AMUX CYREG_PRT0_AMUX
#define Digital_Output_1__BIE CYREG_PRT0_BIE
#define Digital_Output_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Digital_Output_1__BYP CYREG_PRT0_BYP
#define Digital_Output_1__CTL CYREG_PRT0_CTL
#define Digital_Output_1__DM0 CYREG_PRT0_DM0
#define Digital_Output_1__DM1 CYREG_PRT0_DM1
#define Digital_Output_1__DM2 CYREG_PRT0_DM2
#define Digital_Output_1__DR CYREG_PRT0_DR
#define Digital_Output_1__INP_DIS CYREG_PRT0_INP_DIS
#define Digital_Output_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Digital_Output_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Digital_Output_1__LCD_EN CYREG_PRT0_LCD_EN
#define Digital_Output_1__MASK 0x01u
#define Digital_Output_1__PORT 0u
#define Digital_Output_1__PRT CYREG_PRT0_PRT
#define Digital_Output_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Digital_Output_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Digital_Output_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Digital_Output_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Digital_Output_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Digital_Output_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Digital_Output_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Digital_Output_1__PS CYREG_PRT0_PS
#define Digital_Output_1__SHIFT 0u
#define Digital_Output_1__SLW CYREG_PRT0_SLW

/* Encoder_A */
#define Encoder_A__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Encoder_A__0__MASK 0x40u
#define Encoder_A__0__PC CYREG_PRT12_PC6
#define Encoder_A__0__PORT 12u
#define Encoder_A__0__SHIFT 6u
#define Encoder_A__AG CYREG_PRT12_AG
#define Encoder_A__BIE CYREG_PRT12_BIE
#define Encoder_A__BIT_MASK CYREG_PRT12_BIT_MASK
#define Encoder_A__BYP CYREG_PRT12_BYP
#define Encoder_A__DM0 CYREG_PRT12_DM0
#define Encoder_A__DM1 CYREG_PRT12_DM1
#define Encoder_A__DM2 CYREG_PRT12_DM2
#define Encoder_A__DR CYREG_PRT12_DR
#define Encoder_A__INP_DIS CYREG_PRT12_INP_DIS
#define Encoder_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Encoder_A__MASK 0x40u
#define Encoder_A__PORT 12u
#define Encoder_A__PRT CYREG_PRT12_PRT
#define Encoder_A__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Encoder_A__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Encoder_A__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Encoder_A__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Encoder_A__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Encoder_A__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Encoder_A__PS CYREG_PRT12_PS
#define Encoder_A__SHIFT 6u
#define Encoder_A__SIO_CFG CYREG_PRT12_SIO_CFG
#define Encoder_A__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Encoder_A__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Encoder_A__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Encoder_A__SLW CYREG_PRT12_SLW

/* Encoder_B */
#define Encoder_B__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Encoder_B__0__MASK 0x80u
#define Encoder_B__0__PC CYREG_PRT12_PC7
#define Encoder_B__0__PORT 12u
#define Encoder_B__0__SHIFT 7u
#define Encoder_B__AG CYREG_PRT12_AG
#define Encoder_B__BIE CYREG_PRT12_BIE
#define Encoder_B__BIT_MASK CYREG_PRT12_BIT_MASK
#define Encoder_B__BYP CYREG_PRT12_BYP
#define Encoder_B__DM0 CYREG_PRT12_DM0
#define Encoder_B__DM1 CYREG_PRT12_DM1
#define Encoder_B__DM2 CYREG_PRT12_DM2
#define Encoder_B__DR CYREG_PRT12_DR
#define Encoder_B__INP_DIS CYREG_PRT12_INP_DIS
#define Encoder_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Encoder_B__MASK 0x80u
#define Encoder_B__PORT 12u
#define Encoder_B__PRT CYREG_PRT12_PRT
#define Encoder_B__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Encoder_B__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Encoder_B__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Encoder_B__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Encoder_B__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Encoder_B__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Encoder_B__PS CYREG_PRT12_PS
#define Encoder_B__SHIFT 7u
#define Encoder_B__SIO_CFG CYREG_PRT12_SIO_CFG
#define Encoder_B__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Encoder_B__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Encoder_B__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Encoder_B__SLW CYREG_PRT12_SLW

/* ISR_pin_1 */
#define ISR_pin_1__0__INTTYPE CYREG_PICU4_INTTYPE0
#define ISR_pin_1__0__MASK 0x01u
#define ISR_pin_1__0__PC CYREG_PRT4_PC0
#define ISR_pin_1__0__PORT 4u
#define ISR_pin_1__0__SHIFT 0u
#define ISR_pin_1__AG CYREG_PRT4_AG
#define ISR_pin_1__AMUX CYREG_PRT4_AMUX
#define ISR_pin_1__BIE CYREG_PRT4_BIE
#define ISR_pin_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define ISR_pin_1__BYP CYREG_PRT4_BYP
#define ISR_pin_1__CTL CYREG_PRT4_CTL
#define ISR_pin_1__DM0 CYREG_PRT4_DM0
#define ISR_pin_1__DM1 CYREG_PRT4_DM1
#define ISR_pin_1__DM2 CYREG_PRT4_DM2
#define ISR_pin_1__DR CYREG_PRT4_DR
#define ISR_pin_1__INP_DIS CYREG_PRT4_INP_DIS
#define ISR_pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define ISR_pin_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define ISR_pin_1__LCD_EN CYREG_PRT4_LCD_EN
#define ISR_pin_1__MASK 0x01u
#define ISR_pin_1__PORT 4u
#define ISR_pin_1__PRT CYREG_PRT4_PRT
#define ISR_pin_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define ISR_pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define ISR_pin_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define ISR_pin_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define ISR_pin_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define ISR_pin_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define ISR_pin_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define ISR_pin_1__PS CYREG_PRT4_PS
#define ISR_pin_1__SHIFT 0u
#define ISR_pin_1__SLW CYREG_PRT4_SLW

/* ISR_pin_2 */
#define ISR_pin_2__0__INTTYPE CYREG_PICU12_INTTYPE4
#define ISR_pin_2__0__MASK 0x10u
#define ISR_pin_2__0__PC CYREG_PRT12_PC4
#define ISR_pin_2__0__PORT 12u
#define ISR_pin_2__0__SHIFT 4u
#define ISR_pin_2__AG CYREG_PRT12_AG
#define ISR_pin_2__BIE CYREG_PRT12_BIE
#define ISR_pin_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define ISR_pin_2__BYP CYREG_PRT12_BYP
#define ISR_pin_2__DM0 CYREG_PRT12_DM0
#define ISR_pin_2__DM1 CYREG_PRT12_DM1
#define ISR_pin_2__DM2 CYREG_PRT12_DM2
#define ISR_pin_2__DR CYREG_PRT12_DR
#define ISR_pin_2__INP_DIS CYREG_PRT12_INP_DIS
#define ISR_pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define ISR_pin_2__MASK 0x10u
#define ISR_pin_2__PORT 12u
#define ISR_pin_2__PRT CYREG_PRT12_PRT
#define ISR_pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ISR_pin_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ISR_pin_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ISR_pin_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ISR_pin_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ISR_pin_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ISR_pin_2__PS CYREG_PRT12_PS
#define ISR_pin_2__SHIFT 4u
#define ISR_pin_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define ISR_pin_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ISR_pin_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ISR_pin_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ISR_pin_2__SLW CYREG_PRT12_SLW

/* LCD_Char_1_LCDPort */
#define LCD_Char_1_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_Char_1_LCDPort__0__MASK 0x01u
#define LCD_Char_1_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_Char_1_LCDPort__0__PORT 2u
#define LCD_Char_1_LCDPort__0__SHIFT 0u
#define LCD_Char_1_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_Char_1_LCDPort__1__MASK 0x02u
#define LCD_Char_1_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_Char_1_LCDPort__1__PORT 2u
#define LCD_Char_1_LCDPort__1__SHIFT 1u
#define LCD_Char_1_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_Char_1_LCDPort__2__MASK 0x04u
#define LCD_Char_1_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_Char_1_LCDPort__2__PORT 2u
#define LCD_Char_1_LCDPort__2__SHIFT 2u
#define LCD_Char_1_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_Char_1_LCDPort__3__MASK 0x08u
#define LCD_Char_1_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_Char_1_LCDPort__3__PORT 2u
#define LCD_Char_1_LCDPort__3__SHIFT 3u
#define LCD_Char_1_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_Char_1_LCDPort__4__MASK 0x10u
#define LCD_Char_1_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_Char_1_LCDPort__4__PORT 2u
#define LCD_Char_1_LCDPort__4__SHIFT 4u
#define LCD_Char_1_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_Char_1_LCDPort__5__MASK 0x20u
#define LCD_Char_1_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_Char_1_LCDPort__5__PORT 2u
#define LCD_Char_1_LCDPort__5__SHIFT 5u
#define LCD_Char_1_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_Char_1_LCDPort__6__MASK 0x40u
#define LCD_Char_1_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_Char_1_LCDPort__6__PORT 2u
#define LCD_Char_1_LCDPort__6__SHIFT 6u
#define LCD_Char_1_LCDPort__AG CYREG_PRT2_AG
#define LCD_Char_1_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_Char_1_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_Char_1_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_Char_1_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_Char_1_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_Char_1_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_Char_1_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_Char_1_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_Char_1_LCDPort__DR CYREG_PRT2_DR
#define LCD_Char_1_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_Char_1_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_Char_1_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_Char_1_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_Char_1_LCDPort__MASK 0x7Fu
#define LCD_Char_1_LCDPort__PORT 2u
#define LCD_Char_1_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_Char_1_LCDPort__PS CYREG_PRT2_PS
#define LCD_Char_1_LCDPort__SHIFT 0u
#define LCD_Char_1_LCDPort__SLW CYREG_PRT2_SLW

/* Motor_Current */
#define Motor_Current__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Motor_Current__0__MASK 0x08u
#define Motor_Current__0__PC CYREG_PRT0_PC3
#define Motor_Current__0__PORT 0u
#define Motor_Current__0__SHIFT 3u
#define Motor_Current__AG CYREG_PRT0_AG
#define Motor_Current__AMUX CYREG_PRT0_AMUX
#define Motor_Current__BIE CYREG_PRT0_BIE
#define Motor_Current__BIT_MASK CYREG_PRT0_BIT_MASK
#define Motor_Current__BYP CYREG_PRT0_BYP
#define Motor_Current__CTL CYREG_PRT0_CTL
#define Motor_Current__DM0 CYREG_PRT0_DM0
#define Motor_Current__DM1 CYREG_PRT0_DM1
#define Motor_Current__DM2 CYREG_PRT0_DM2
#define Motor_Current__DR CYREG_PRT0_DR
#define Motor_Current__INP_DIS CYREG_PRT0_INP_DIS
#define Motor_Current__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Motor_Current__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Motor_Current__LCD_EN CYREG_PRT0_LCD_EN
#define Motor_Current__MASK 0x08u
#define Motor_Current__PORT 0u
#define Motor_Current__PRT CYREG_PRT0_PRT
#define Motor_Current__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Motor_Current__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Motor_Current__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Motor_Current__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Motor_Current__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Motor_Current__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Motor_Current__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Motor_Current__PS CYREG_PRT0_PS
#define Motor_Current__SHIFT 3u
#define Motor_Current__SLW CYREG_PRT0_SLW

/* Motor_Drive */
#define Motor_Drive__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Motor_Drive__0__MASK 0x80u
#define Motor_Drive__0__PC CYREG_PRT3_PC7
#define Motor_Drive__0__PORT 3u
#define Motor_Drive__0__SHIFT 7u
#define Motor_Drive__AG CYREG_PRT3_AG
#define Motor_Drive__AMUX CYREG_PRT3_AMUX
#define Motor_Drive__BIE CYREG_PRT3_BIE
#define Motor_Drive__BIT_MASK CYREG_PRT3_BIT_MASK
#define Motor_Drive__BYP CYREG_PRT3_BYP
#define Motor_Drive__CTL CYREG_PRT3_CTL
#define Motor_Drive__DM0 CYREG_PRT3_DM0
#define Motor_Drive__DM1 CYREG_PRT3_DM1
#define Motor_Drive__DM2 CYREG_PRT3_DM2
#define Motor_Drive__DR CYREG_PRT3_DR
#define Motor_Drive__INP_DIS CYREG_PRT3_INP_DIS
#define Motor_Drive__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Motor_Drive__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Motor_Drive__LCD_EN CYREG_PRT3_LCD_EN
#define Motor_Drive__MASK 0x80u
#define Motor_Drive__PORT 3u
#define Motor_Drive__PRT CYREG_PRT3_PRT
#define Motor_Drive__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Motor_Drive__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Motor_Drive__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Motor_Drive__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Motor_Drive__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Motor_Drive__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Motor_Drive__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Motor_Drive__PS CYREG_PRT3_PS
#define Motor_Drive__SHIFT 7u
#define Motor_Drive__SLW CYREG_PRT3_SLW

/* PGA */
#define PGA__0__INTTYPE CYREG_PICU0_INTTYPE6
#define PGA__0__MASK 0x40u
#define PGA__0__PC CYREG_PRT0_PC6
#define PGA__0__PORT 0u
#define PGA__0__SHIFT 6u
#define PGA__AG CYREG_PRT0_AG
#define PGA__AMUX CYREG_PRT0_AMUX
#define PGA__BIE CYREG_PRT0_BIE
#define PGA__BIT_MASK CYREG_PRT0_BIT_MASK
#define PGA__BYP CYREG_PRT0_BYP
#define PGA__CTL CYREG_PRT0_CTL
#define PGA__DM0 CYREG_PRT0_DM0
#define PGA__DM1 CYREG_PRT0_DM1
#define PGA__DM2 CYREG_PRT0_DM2
#define PGA__DR CYREG_PRT0_DR
#define PGA__INP_DIS CYREG_PRT0_INP_DIS
#define PGA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PGA__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PGA__LCD_EN CYREG_PRT0_LCD_EN
#define PGA__MASK 0x40u
#define PGA__PORT 0u
#define PGA__PRT CYREG_PRT0_PRT
#define PGA__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PGA__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PGA__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PGA__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PGA__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PGA__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PGA__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PGA__PS CYREG_PRT0_PS
#define PGA__SHIFT 6u
#define PGA__SLW CYREG_PRT0_SLW
#define PGA_1_SC__BST CYREG_SC2_BST
#define PGA_1_SC__CLK CYREG_SC2_CLK
#define PGA_1_SC__CMPINV CYREG_SC_CMPINV
#define PGA_1_SC__CMPINV_MASK 0x04u
#define PGA_1_SC__CPTR CYREG_SC_CPTR
#define PGA_1_SC__CPTR_MASK 0x04u
#define PGA_1_SC__CR0 CYREG_SC2_CR0
#define PGA_1_SC__CR1 CYREG_SC2_CR1
#define PGA_1_SC__CR2 CYREG_SC2_CR2
#define PGA_1_SC__MSK CYREG_SC_MSK
#define PGA_1_SC__MSK_MASK 0x04u
#define PGA_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_1_SC__PM_ACT_MSK 0x04u
#define PGA_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_1_SC__PM_STBY_MSK 0x04u
#define PGA_1_SC__SR CYREG_SC_SR
#define PGA_1_SC__SR_MASK 0x04u
#define PGA_1_SC__SW0 CYREG_SC2_SW0
#define PGA_1_SC__SW10 CYREG_SC2_SW10
#define PGA_1_SC__SW2 CYREG_SC2_SW2
#define PGA_1_SC__SW3 CYREG_SC2_SW3
#define PGA_1_SC__SW4 CYREG_SC2_SW4
#define PGA_1_SC__SW6 CYREG_SC2_SW6
#define PGA_1_SC__SW7 CYREG_SC2_SW7
#define PGA_1_SC__SW8 CYREG_SC2_SW8
#define PGA_1_SC__WRK1 CYREG_SC_WRK1
#define PGA_1_SC__WRK1_MASK 0x04u

/* PWM_1 */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB05_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB05_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB05_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB05_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB05_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB05_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* PWM_2 */
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define PWM_2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define PWM_2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_2_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB14_ST
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB14_A0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB14_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB14_D0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB14_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB14_F0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB14_F1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL

/* PWM_Out_01 */
#define PWM_Out_01__0__INTTYPE CYREG_PICU3_INTTYPE5
#define PWM_Out_01__0__MASK 0x20u
#define PWM_Out_01__0__PC CYREG_PRT3_PC5
#define PWM_Out_01__0__PORT 3u
#define PWM_Out_01__0__SHIFT 5u
#define PWM_Out_01__AG CYREG_PRT3_AG
#define PWM_Out_01__AMUX CYREG_PRT3_AMUX
#define PWM_Out_01__BIE CYREG_PRT3_BIE
#define PWM_Out_01__BIT_MASK CYREG_PRT3_BIT_MASK
#define PWM_Out_01__BYP CYREG_PRT3_BYP
#define PWM_Out_01__CTL CYREG_PRT3_CTL
#define PWM_Out_01__DM0 CYREG_PRT3_DM0
#define PWM_Out_01__DM1 CYREG_PRT3_DM1
#define PWM_Out_01__DM2 CYREG_PRT3_DM2
#define PWM_Out_01__DR CYREG_PRT3_DR
#define PWM_Out_01__INP_DIS CYREG_PRT3_INP_DIS
#define PWM_Out_01__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PWM_Out_01__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PWM_Out_01__LCD_EN CYREG_PRT3_LCD_EN
#define PWM_Out_01__MASK 0x20u
#define PWM_Out_01__PORT 3u
#define PWM_Out_01__PRT CYREG_PRT3_PRT
#define PWM_Out_01__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PWM_Out_01__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PWM_Out_01__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PWM_Out_01__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PWM_Out_01__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PWM_Out_01__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PWM_Out_01__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PWM_Out_01__PS CYREG_PRT3_PS
#define PWM_Out_01__SHIFT 5u
#define PWM_Out_01__SLW CYREG_PRT3_SLW

/* Potentiometer_In */
#define Potentiometer_In__0__INTTYPE CYREG_PICU6_INTTYPE5
#define Potentiometer_In__0__MASK 0x20u
#define Potentiometer_In__0__PC CYREG_PRT6_PC5
#define Potentiometer_In__0__PORT 6u
#define Potentiometer_In__0__SHIFT 5u
#define Potentiometer_In__AG CYREG_PRT6_AG
#define Potentiometer_In__AMUX CYREG_PRT6_AMUX
#define Potentiometer_In__BIE CYREG_PRT6_BIE
#define Potentiometer_In__BIT_MASK CYREG_PRT6_BIT_MASK
#define Potentiometer_In__BYP CYREG_PRT6_BYP
#define Potentiometer_In__CTL CYREG_PRT6_CTL
#define Potentiometer_In__DM0 CYREG_PRT6_DM0
#define Potentiometer_In__DM1 CYREG_PRT6_DM1
#define Potentiometer_In__DM2 CYREG_PRT6_DM2
#define Potentiometer_In__DR CYREG_PRT6_DR
#define Potentiometer_In__INP_DIS CYREG_PRT6_INP_DIS
#define Potentiometer_In__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Potentiometer_In__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Potentiometer_In__LCD_EN CYREG_PRT6_LCD_EN
#define Potentiometer_In__MASK 0x20u
#define Potentiometer_In__PORT 6u
#define Potentiometer_In__PRT CYREG_PRT6_PRT
#define Potentiometer_In__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Potentiometer_In__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Potentiometer_In__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Potentiometer_In__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Potentiometer_In__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Potentiometer_In__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Potentiometer_In__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Potentiometer_In__PS CYREG_PRT6_PS
#define Potentiometer_In__SHIFT 5u
#define Potentiometer_In__SLW CYREG_PRT6_SLW

/* QuadDec_1 */
#define QuadDec_1_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_1_bQuadDec_Stsreg__0__POS 0
#define QuadDec_1_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_1_bQuadDec_Stsreg__1__POS 1
#define QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define QuadDec_1_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_1_bQuadDec_Stsreg__2__POS 2
#define QuadDec_1_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_1_bQuadDec_Stsreg__3__POS 3
#define QuadDec_1_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_1_bQuadDec_Stsreg__MASK_REG CYREG_B1_UDB10_MSK
#define QuadDec_1_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define QuadDec_1_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define QuadDec_1_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define QuadDec_1_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define QuadDec_1_bQuadDec_Stsreg__STATUS_REG CYREG_B1_UDB10_ST
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB08_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB08_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB08_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB08_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB08_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB08_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB09_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB09_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB09_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB09_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB09_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB09_F1
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB10_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB10_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB10_MSK
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB09_ST

/* VDAC8_1 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC3_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC3_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC3_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x08u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x08u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC3_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC3_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC3_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC3_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC3_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC3_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC3_TST

/* VDAC8_2 */
#define VDAC8_2_viDAC8__CR0 CYREG_DAC2_CR0
#define VDAC8_2_viDAC8__CR1 CYREG_DAC2_CR1
#define VDAC8_2_viDAC8__D CYREG_DAC2_D
#define VDAC8_2_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_2_viDAC8__PM_ACT_MSK 0x04u
#define VDAC8_2_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_2_viDAC8__PM_STBY_MSK 0x04u
#define VDAC8_2_viDAC8__STROBE CYREG_DAC2_STROBE
#define VDAC8_2_viDAC8__SW0 CYREG_DAC2_SW0
#define VDAC8_2_viDAC8__SW2 CYREG_DAC2_SW2
#define VDAC8_2_viDAC8__SW3 CYREG_DAC2_SW3
#define VDAC8_2_viDAC8__SW4 CYREG_DAC2_SW4
#define VDAC8_2_viDAC8__TR CYREG_DAC2_TR
#define VDAC8_2_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define VDAC8_2_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define VDAC8_2_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define VDAC8_2_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define VDAC8_2_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define VDAC8_2_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define VDAC8_2_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define VDAC8_2_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define VDAC8_2_viDAC8__TST CYREG_DAC2_TST

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x04u
#define isr_1__INTC_NUMBER 2u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_2 */
#define isr_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_2__INTC_MASK 0x08u
#define isr_2__INTC_NUMBER 3u
#define isr_2__INTC_PRIOR_NUM 7u
#define isr_2__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_3 */
#define isr_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_3__INTC_MASK 0x10u
#define isr_3__INTC_NUMBER 4u
#define isr_3__INTC_PRIOR_NUM 7u
#define isr_3__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_4 */
#define isr_4__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_4__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_4__INTC_MASK 0x20u
#define isr_4__INTC_NUMBER 5u
#define isr_4__INTC_PRIOR_NUM 7u
#define isr_4__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_4__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_4__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Lab6_v3"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000003Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
