%TF.GenerationSoftware,KiCad,Pcbnew,6.0.10-86aedd382b~118~ubuntu22.04.1*%
%TF.CreationDate,2023-02-04T15:51:51-05:00*%
%TF.ProjectId,coleco_original,636f6c65-636f-45f6-9f72-6967696e616c,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L2,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 6.0.10-86aedd382b~118~ubuntu22.04.1) date 2023-02-04 15:51:51*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10C,3.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12R,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13O,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15R,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16O,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17C,2.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20R,1.500000X1.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD21C,1.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD22C,2.200000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD23O,2.200000X2.200000*%
%TD*%
%TA.AperFunction,ConnectorPad*%
%ADD24R,1.524000X9.906000*%
%TD*%
%TA.AperFunction,ConnectorPad*%
%ADD25R,2.032000X9.906000*%
%TD*%
%TA.AperFunction,ConnectorPad*%
%ADD26R,1.778000X9.906000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD27C,1.400000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD28O,1.400000X1.400000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD29C,2.400000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD30O,2.400000X2.400000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD31C,8.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD32C,4.227000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD33C,4.039000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD34O,2.200000X3.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD35R,1.500000X2.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD36O,1.500000X2.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD37C,1.650000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD38C,4.875000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD39RoundRect,0.250000X-1.800000X1.330000X-1.800000X-1.330000X1.800000X-1.330000X1.800000X1.330000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD40O,4.100000X3.160000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD41C,1.524000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,S2,1,A*%
%TO.N,+5C*%
X37719000Y-211372000D03*
%TO.P,S2,2,B*%
X37719000Y-203498000D03*
%TO.P,S2,3,C*%
%TO.N,Net-(L6-Pad1)*%
X37719000Y-195624000D03*
%TO.P,S2,4,A*%
%TO.N,+12C*%
X29083000Y-211372000D03*
%TO.P,S2,5,B*%
X29083000Y-203498000D03*
%TO.P,S2,6,C*%
%TO.N,Net-(L5-Pad1)*%
X29083000Y-195624000D03*
%TD*%
D11*
%TO.P,S1,1,A*%
%TO.N,/clock_reset_misc_logic/EXP_RESET*%
X183388000Y-203561000D03*
%TO.P,S1,2,B*%
%TO.N,GNDD*%
X183388000Y-207625000D03*
%TO.P,S1,NA*%
%TO.N,N/C*%
X188214000Y-205593000D03*
X178562000Y-205593000D03*
%TD*%
D12*
%TO.P,UR25,1,common*%
%TO.N,Net-(R65-Pad2)*%
X-94768000Y-54444331D03*
D13*
%TO.P,UR25,2,R1*%
%TO.N,Net-(J5-Pad7)*%
X-92228000Y-54444331D03*
%TO.P,UR25,3,R2*%
%TO.N,Net-(J5-Pad6)*%
X-89688000Y-54444331D03*
%TO.P,UR25,4,R3*%
%TO.N,Net-(C101-Pad2)*%
X-87148000Y-54444331D03*
%TO.P,UR25,5,R4*%
%TO.N,Net-(J5-Pad3)*%
X-84608000Y-54444331D03*
%TO.P,UR25,6,R5*%
%TO.N,Net-(J5-Pad2)*%
X-82068000Y-54444331D03*
%TO.P,UR25,7,R6*%
%TO.N,Net-(J5-Pad4)*%
X-79528000Y-54444331D03*
%TO.P,UR25,8,R7*%
%TO.N,Net-(J5-Pad1)*%
X-76988000Y-54444331D03*
%TD*%
D14*
%TO.P,C51,1*%
%TO.N,+5V*%
X412285000Y-114145000D03*
%TO.P,C51,2*%
%TO.N,GNDD*%
X417285000Y-114145000D03*
%TD*%
D15*
%TO.P,U10,1,VBB*%
%TO.N,-5V*%
X395995000Y-24215000D03*
D16*
%TO.P,U10,2,Din*%
%TO.N,/video/AD3*%
X395995000Y-26755000D03*
%TO.P,U10,3,~{WRITE}*%
%TO.N,Net-(U10-Pad3)*%
X395995000Y-29295000D03*
%TO.P,U10,4,~{RAS}*%
%TO.N,Net-(U10-Pad4)*%
X395995000Y-31835000D03*
%TO.P,U10,5,A0*%
%TO.N,/video/AD7*%
X395995000Y-34375000D03*
%TO.P,U10,6,A2*%
%TO.N,/video/AD5*%
X395995000Y-36915000D03*
%TO.P,U10,7,A1*%
%TO.N,/video/AD6*%
X395995000Y-39455000D03*
%TO.P,U10,8,VDD*%
%TO.N,+12V*%
X395995000Y-41995000D03*
%TO.P,U10,9,VCC*%
%TO.N,+5V*%
X403615000Y-41995000D03*
%TO.P,U10,10,A5*%
%TO.N,/video/AD2*%
X403615000Y-39455000D03*
%TO.P,U10,11,A4*%
%TO.N,/video/AD3*%
X403615000Y-36915000D03*
%TO.P,U10,12,A3*%
%TO.N,/video/AD4*%
X403615000Y-34375000D03*
%TO.P,U10,13,A6*%
%TO.N,/video/AD1*%
X403615000Y-31835000D03*
%TO.P,U10,14,Dout*%
%TO.N,Net-(U10-Pad14)*%
X403615000Y-29295000D03*
%TO.P,U10,15,~{CAS}*%
%TO.N,Net-(U10-Pad15)*%
X403615000Y-26755000D03*
%TO.P,U10,16,VSS*%
%TO.N,GNDD*%
X403615000Y-24215000D03*
%TD*%
D14*
%TO.P,C5,1*%
%TO.N,GNDD*%
X370805000Y-88845000D03*
%TO.P,C5,2*%
%TO.N,+5V*%
X375805000Y-88845000D03*
%TD*%
%TO.P,R8,1*%
%TO.N,+5V*%
X347075000Y-115595000D03*
D13*
%TO.P,R8,2*%
%TO.N,/clock_reset_misc_logic/RESET*%
X354695000Y-115595000D03*
%TD*%
D14*
%TO.P,R75,1*%
%TO.N,Net-(R6-Pad2)*%
X369105000Y-92895000D03*
D13*
%TO.P,R75,2*%
%TO.N,Net-(C70-Pad2)*%
X376725000Y-92895000D03*
%TD*%
D17*
%TO.P,RF_L2,1,1*%
%TO.N,Net-(RF_L2-Pad1)*%
X-54889000Y-159852000D03*
%TO.P,RF_L2,2,2*%
%TO.N,Net-(RF_C10-Pad1)*%
X-49889000Y-159852000D03*
%TD*%
D15*
%TO.P,U3,1,A6*%
%TO.N,/cpu/A6*%
X496555000Y-24215000D03*
D16*
%TO.P,U3,2,A5*%
%TO.N,/cpu/A5*%
X496555000Y-26755000D03*
%TO.P,U3,3,A4*%
%TO.N,/cpu/A4*%
X496555000Y-29295000D03*
%TO.P,U3,4,A3*%
%TO.N,/cpu/A3*%
X496555000Y-31835000D03*
%TO.P,U3,5,A0*%
%TO.N,/cpu/A0*%
X496555000Y-34375000D03*
%TO.P,U3,6,A1*%
%TO.N,/cpu/A1*%
X496555000Y-36915000D03*
%TO.P,U3,7,A2*%
%TO.N,/cpu/A2*%
X496555000Y-39455000D03*
%TO.P,U3,8,~{CS}*%
%TO.N,/decoder_logic/~{RAM_CS}*%
X496555000Y-41995000D03*
%TO.P,U3,9,GND*%
%TO.N,GNDD*%
X496555000Y-44535000D03*
%TO.P,U3,10,~{WE}*%
%TO.N,/cpu/~{WR}*%
X504175000Y-44535000D03*
%TO.P,U3,11,D3*%
%TO.N,/cpu/D3*%
X504175000Y-41995000D03*
%TO.P,U3,12,D2*%
%TO.N,/cpu/D2*%
X504175000Y-39455000D03*
%TO.P,U3,13,D1*%
%TO.N,/cpu/D1*%
X504175000Y-36915000D03*
%TO.P,U3,14,D0*%
%TO.N,/cpu/D0*%
X504175000Y-34375000D03*
%TO.P,U3,15,A9*%
%TO.N,/cpu/A9*%
X504175000Y-31835000D03*
%TO.P,U3,16,A8*%
%TO.N,/cpu/A8*%
X504175000Y-29295000D03*
%TO.P,U3,17,A7*%
%TO.N,/cpu/A7*%
X504175000Y-26755000D03*
%TO.P,U3,18,VCC*%
%TO.N,+5V*%
X504175000Y-24215000D03*
%TD*%
D14*
%TO.P,R25,1*%
%TO.N,Net-(R23-Pad2)*%
X-27718000Y-10634331D03*
D13*
%TO.P,R25,2*%
%TO.N,-5VL*%
X-20098000Y-10634331D03*
%TD*%
D14*
%TO.P,RF_R1,1*%
%TO.N,/rf_mod/sub_rf_mod/5*%
X-69719000Y-172592000D03*
D13*
%TO.P,RF_R1,2*%
%TO.N,/rf_mod/sub_rf_mod/2*%
X-62099000Y-172592000D03*
%TD*%
D18*
%TO.P,J4A1,1,Pin_1*%
%TO.N,GNDD*%
X329027000Y-164469000D03*
D19*
%TO.P,J4A1,2,Pin_2*%
%TO.N,/rf_mod/sub_rf_mod/2*%
X329027000Y-167009000D03*
%TO.P,J4A1,3,Pin_3*%
%TO.N,/rf_mod/sub_rf_mod/3*%
X329027000Y-169549000D03*
%TO.P,J4A1,4,Pin_4*%
%TO.N,VDDF*%
X329027000Y-172089000D03*
%TO.P,J4A1,5,Pin_5*%
%TO.N,/rf_mod/sub_rf_mod/5*%
X329027000Y-174629000D03*
%TO.P,J4A1,6,Pin_6*%
%TO.N,/rf_mod/sub_rf_mod/6*%
X329027000Y-177169000D03*
%TO.P,J4A1,7,Pin_7*%
%TO.N,/rf_mod/sub_rf_mod/7*%
X329027000Y-179709000D03*
%TO.P,J4A1,8,Pin_8*%
%TO.N,/rf_mod/sub_rf_mod/8*%
X329027000Y-182249000D03*
%TD*%
D14*
%TO.P,RF_R3,1*%
%TO.N,GNDD*%
X-73319000Y-148072000D03*
D13*
%TO.P,RF_R3,2*%
%TO.N,Net-(RF_C3-Pad2)*%
X-65699000Y-148072000D03*
%TD*%
D14*
%TO.P,RF_C3,1*%
%TO.N,Net-(RF_C3-Pad1)*%
X-67829000Y-176642000D03*
%TO.P,RF_C3,2*%
%TO.N,Net-(RF_C3-Pad2)*%
X-62829000Y-176642000D03*
%TD*%
D20*
%TO.P,Q2,1,E*%
%TO.N,+5V*%
X336265000Y-97245000D03*
D21*
%TO.P,Q2,2,B*%
%TO.N,Net-(C4-Pad1)*%
X338805000Y-94705000D03*
%TO.P,Q2,3,C*%
%TO.N,Net-(Q2-Pad3)*%
X341345000Y-97245000D03*
%TD*%
D14*
%TO.P,C48,1*%
%TO.N,GNDD*%
X407705000Y-120155000D03*
%TO.P,C48,2*%
%TO.N,+5C*%
X412705000Y-120155000D03*
%TD*%
%TO.P,R27,1*%
%TO.N,+5V*%
X-40098000Y-37634331D03*
D13*
%TO.P,R27,2*%
%TO.N,Net-(C65-Pad1)*%
X-32478000Y-37634331D03*
%TD*%
D14*
%TO.P,R76,1*%
%TO.N,VDDA*%
X339877000Y-192519000D03*
D13*
%TO.P,R76,2*%
%TO.N,Net-(C68-Pad2)*%
X347497000Y-192519000D03*
%TD*%
D15*
%TO.P,U24,1*%
%TO.N,Net-(R23-Pad2)*%
X-62068000Y-33634331D03*
D16*
%TO.P,U24,2*%
%TO.N,/controller/~{CTRL_EN_1}*%
X-62068000Y-36174331D03*
%TO.P,U24,3*%
%TO.N,Net-(R22-Pad2)*%
X-62068000Y-38714331D03*
%TO.P,U24,4*%
X-62068000Y-41254331D03*
%TO.P,U24,5*%
%TO.N,/controller/~{CTRL_EN_2}*%
X-62068000Y-43794331D03*
%TO.P,U24,6*%
%TO.N,Net-(R23-Pad2)*%
X-62068000Y-46334331D03*
%TO.P,U24,7,GND*%
%TO.N,GNDD*%
X-62068000Y-48874331D03*
%TO.P,U24,8*%
%TO.N,Net-(C104-Pad2)*%
X-54448000Y-48874331D03*
%TO.P,U24,9*%
%TO.N,Net-(C103-Pad2)*%
X-54448000Y-46334331D03*
%TO.P,U24,10*%
%TO.N,Net-(C19-Pad2)*%
X-54448000Y-43794331D03*
%TO.P,U24,11*%
%TO.N,Net-(C102-Pad2)*%
X-54448000Y-41254331D03*
%TO.P,U24,12*%
%TO.N,Net-(C101-Pad2)*%
X-54448000Y-38714331D03*
%TO.P,U24,13*%
%TO.N,Net-(C17-Pad2)*%
X-54448000Y-36174331D03*
%TO.P,U24,14,VCC*%
%TO.N,+5V*%
X-54448000Y-33634331D03*
%TD*%
D14*
%TO.P,R1,1*%
%TO.N,GNDD*%
X-16168000Y-6584331D03*
D13*
%TO.P,R1,2*%
%TO.N,/clock_reset_misc_logic/INT*%
X-8548000Y-6584331D03*
%TD*%
D22*
%TO.P,L9,1,1*%
%TO.N,/rf_mod/Y*%
X335027000Y-165819000D03*
D23*
%TO.P,L9,2,2*%
%TO.N,Net-(C64-Pad1)*%
X342647000Y-165819000D03*
%TD*%
D22*
%TO.P,L3,1,1*%
%TO.N,+12VL*%
X414125000Y-104395000D03*
D23*
%TO.P,L3,2,2*%
%TO.N,+12V*%
X421745000Y-104395000D03*
%TD*%
D12*
%TO.P,C34,1*%
%TO.N,GNDD*%
X406794775Y-125455000D03*
D14*
%TO.P,C34,2*%
%TO.N,-5V*%
X408794775Y-125455000D03*
%TD*%
%TO.P,R17,1*%
%TO.N,+5V*%
X347025000Y-131795000D03*
D13*
%TO.P,R17,2*%
%TO.N,/clock_reset_misc_logic/AUX_DECODE_2*%
X354645000Y-131795000D03*
%TD*%
D14*
%TO.P,R72,1*%
%TO.N,Net-(C101-Pad1)*%
X-16948000Y-10634331D03*
D13*
%TO.P,R72,2*%
%TO.N,+5V*%
X-9328000Y-10634331D03*
%TD*%
D14*
%TO.P,C90,1*%
%TO.N,Net-(C90-Pad1)*%
X377895000Y-100995000D03*
%TO.P,C90,2*%
%TO.N,Net-(C90-Pad2)*%
X382895000Y-100995000D03*
%TD*%
%TO.P,C101,1*%
%TO.N,Net-(C101-Pad1)*%
X-93718000Y-62694331D03*
%TO.P,C101,2*%
%TO.N,Net-(C101-Pad2)*%
X-88718000Y-62694331D03*
%TD*%
D15*
%TO.P,U6,1,A0*%
%TO.N,/cpu/~{WR}*%
X449295000Y-110795000D03*
D16*
%TO.P,U6,2,A1*%
%TO.N,/cpu/A5*%
X449295000Y-113335000D03*
%TO.P,U6,3,A2*%
%TO.N,/cpu/A6*%
X449295000Y-115875000D03*
%TO.P,U6,4,E1*%
%TO.N,/cpu/~{IORQ}*%
X449295000Y-118415000D03*
%TO.P,U6,5,E2*%
%TO.N,/clock_reset_misc_logic/~{AUD_DECODE_2}*%
X449295000Y-120955000D03*
%TO.P,U6,6,E3*%
%TO.N,/cpu/A7*%
X449295000Y-123495000D03*
%TO.P,U6,7,O7*%
%TO.N,/controller/~{CTRL_READ}*%
X449295000Y-126035000D03*
%TO.P,U6,8,GND*%
%TO.N,GNDD*%
X449295000Y-128575000D03*
%TO.P,U6,9,O6*%
%TO.N,/decoder_logic/~{SND_ENABLE}*%
X456915000Y-128575000D03*
%TO.P,U6,10,O5*%
%TO.N,unconnected-(U6-Pad10)*%
X456915000Y-126035000D03*
%TO.P,U6,11,O4*%
%TO.N,/controller/~{CTRL_EN_1}*%
X456915000Y-123495000D03*
%TO.P,U6,12,O3*%
%TO.N,/decoder_logic/~{CSR}*%
X456915000Y-120955000D03*
%TO.P,U6,13,O2*%
%TO.N,/decoder_logic/~{CSW}*%
X456915000Y-118415000D03*
%TO.P,U6,14,O1*%
%TO.N,unconnected-(U6-Pad14)*%
X456915000Y-115875000D03*
%TO.P,U6,15,O0*%
%TO.N,/controller/~{CTRL_EN_2}*%
X456915000Y-113335000D03*
%TO.P,U6,16,VCC*%
%TO.N,+5V*%
X456915000Y-110795000D03*
%TD*%
D12*
%TO.P,C87,1*%
%TO.N,/rf_mod/sub_rf_mod/5*%
X342236775Y-209969000D03*
D14*
%TO.P,C87,2*%
%TO.N,GNDD*%
X344236775Y-209969000D03*
%TD*%
%TO.P,C19,1*%
%TO.N,GNDD*%
X-37568000Y-6584331D03*
%TO.P,C19,2*%
%TO.N,Net-(C19-Pad2)*%
X-32568000Y-6584331D03*
%TD*%
%TO.P,R48,1*%
%TO.N,Net-(C69-Pad1)*%
X353047000Y-184419000D03*
D13*
%TO.P,R48,2*%
%TO.N,/io_ports/EXT_VIDEO_SEL*%
X360667000Y-184419000D03*
%TD*%
D22*
%TO.P,L17,1,1*%
%TO.N,+5V*%
X433975000Y-90495000D03*
D23*
%TO.P,L17,2,2*%
%TO.N,+5VD*%
X441595000Y-90495000D03*
%TD*%
D24*
%TO.P,J2,31,Pin_31*%
%TO.N,/io_ports/EXT_SOUND*%
X154432000Y-226707000D03*
%TO.P,J2,32,Pin_32*%
%TO.N,/io_ports/EXT_VIDEO_SEL*%
X151892000Y-226707000D03*
%TO.P,J2,33,Pin_33*%
%TO.N,/io_ports/EXT_VIDEO*%
X149352000Y-226707000D03*
%TO.P,J2,34,Pin_34*%
%TO.N,/clock_reset_misc_logic/EXP_RESET*%
X146812000Y-226707000D03*
%TO.P,J2,35,Pin_35*%
%TO.N,/clock_reset_misc_logic/SND_CLK*%
X144272000Y-226707000D03*
%TO.P,J2,36,Pin_36*%
%TO.N,/clock_reset_misc_logic/RESET*%
X141732000Y-226707000D03*
%TO.P,J2,37,Pin_37*%
%TO.N,/cpu/A11*%
X139192000Y-226707000D03*
%TO.P,J2,38,Pin_38*%
%TO.N,/cpu/A12*%
X136652000Y-226707000D03*
%TO.P,J2,39,Pin_39*%
%TO.N,/io_ports/~{VDP_RESET}*%
X134112000Y-226707000D03*
%TO.P,J2,40,Pin_40*%
%TO.N,Net-(J2-Pad40)*%
X131572000Y-226707000D03*
%TO.P,J2,41,Pin_41*%
%TO.N,unconnected-(J2-Pad41)*%
X129032000Y-226707000D03*
%TO.P,J2,42,Pin_42*%
%TO.N,unconnected-(J2-Pad42)*%
X126492000Y-226707000D03*
%TO.P,J2,43,Pin_43*%
%TO.N,/cpu/A15*%
X123952000Y-226707000D03*
%TO.P,J2,44,Pin_44*%
%TO.N,/cpu/A3*%
X121412000Y-226707000D03*
%TO.P,J2,45,Pin_45*%
%TO.N,/clock_reset_misc_logic/~{CLK}*%
X118872000Y-226707000D03*
%TO.P,J2,46,Pin_46*%
%TO.N,/cpu/D2*%
X116332000Y-226707000D03*
%TO.P,J2,47,Pin_47*%
%TO.N,/cpu/A0*%
X113792000Y-226707000D03*
%TO.P,J2,48,Pin_48*%
%TO.N,/cpu/D5*%
X111252000Y-226707000D03*
%TO.P,J2,49,Pin_49*%
%TO.N,/clock_reset_misc_logic/~{RFSH}*%
X108712000Y-226707000D03*
%TO.P,J2,50,Pin_50*%
%TO.N,/clock_reset_misc_logic/~{WAIT}*%
X106172000Y-226707000D03*
%TO.P,J2,51,Pin_51*%
%TO.N,/clock_reset_misc_logic/~{INT}*%
X103632000Y-226707000D03*
%TO.P,J2,52,Pin_52*%
%TO.N,/cpu/~{BUSAK}*%
X101092000Y-226707000D03*
%TO.P,J2,53,Pin_53*%
%TO.N,/cpu/~{RD}*%
X98552000Y-226707000D03*
%TO.P,J2,54,Pin_54*%
%TO.N,/cpu/~{MREQ}*%
X96012000Y-226707000D03*
%TO.P,J2,55,Pin_55*%
%TO.N,/cpu/~{IORQ}*%
X93472000Y-226707000D03*
%TO.P,J2,56,Pin_56*%
%TO.N,/io_ports/SND_OUT*%
X90932000Y-226707000D03*
%TO.P,J2,57,Pin_57*%
%TO.N,+12VL*%
X88392000Y-226707000D03*
D25*
%TO.P,J2,58,Pin_58*%
%TO.N,+5V*%
X85598000Y-226707000D03*
D26*
%TO.P,J2,59,Pin_59*%
X83693000Y-226707000D03*
D24*
%TO.P,J2,60,Pin_60*%
%TO.N,-5VL*%
X80772000Y-226707000D03*
%TD*%
D12*
%TO.P,J5,1,1*%
%TO.N,Net-(J5-Pad1)*%
X36978331Y-46405000D03*
D14*
%TO.P,J5,2,2*%
%TO.N,Net-(J5-Pad2)*%
X36978331Y-49175000D03*
%TO.P,J5,3,3*%
%TO.N,Net-(J5-Pad3)*%
X36978331Y-51945000D03*
%TO.P,J5,4,4*%
%TO.N,Net-(J5-Pad4)*%
X36978331Y-54715000D03*
%TO.P,J5,5,5*%
%TO.N,Net-(C98-Pad2)*%
X36978331Y-57485000D03*
%TO.P,J5,6,6*%
%TO.N,Net-(J5-Pad6)*%
X34438331Y-47790000D03*
%TO.P,J5,7,7*%
%TO.N,Net-(J5-Pad7)*%
X34438331Y-50560000D03*
%TO.P,J5,8,8*%
%TO.N,Net-(C99-Pad1)*%
X34438331Y-53330000D03*
%TO.P,J5,9,9*%
%TO.N,Net-(J5-Pad9)*%
X34438331Y-56100000D03*
%TD*%
D15*
%TO.P,U15,1,VBB*%
%TO.N,-5V*%
X372795000Y-24215000D03*
D16*
%TO.P,U15,2,Din*%
%TO.N,/video/AD5*%
X372795000Y-26755000D03*
%TO.P,U15,3,~{WRITE}*%
%TO.N,Net-(U10-Pad3)*%
X372795000Y-29295000D03*
%TO.P,U15,4,~{RAS}*%
%TO.N,Net-(U10-Pad4)*%
X372795000Y-31835000D03*
%TO.P,U15,5,A0*%
%TO.N,/video/AD7*%
X372795000Y-34375000D03*
%TO.P,U15,6,A2*%
%TO.N,/video/AD5*%
X372795000Y-36915000D03*
%TO.P,U15,7,A1*%
%TO.N,/video/AD6*%
X372795000Y-39455000D03*
%TO.P,U15,8,VDD*%
%TO.N,+12V*%
X372795000Y-41995000D03*
%TO.P,U15,9,VCC*%
%TO.N,+5V*%
X380415000Y-41995000D03*
%TO.P,U15,10,A5*%
%TO.N,/video/AD2*%
X380415000Y-39455000D03*
%TO.P,U15,11,A4*%
%TO.N,/video/AD3*%
X380415000Y-36915000D03*
%TO.P,U15,12,A3*%
%TO.N,/video/AD4*%
X380415000Y-34375000D03*
%TO.P,U15,13,A6*%
%TO.N,/video/AD1*%
X380415000Y-31835000D03*
%TO.P,U15,14,Dout*%
%TO.N,Net-(U15-Pad14)*%
X380415000Y-29295000D03*
%TO.P,U15,15,~{CAS}*%
%TO.N,Net-(U10-Pad15)*%
X380415000Y-26755000D03*
%TO.P,U15,16,VSS*%
%TO.N,GNDD*%
X380415000Y-24215000D03*
%TD*%
D12*
%TO.P,C3,1*%
%TO.N,/clock_reset_misc_logic/EXP_RESET*%
X358634775Y-125695000D03*
D14*
%TO.P,C3,2*%
%TO.N,GNDD*%
X360634775Y-125695000D03*
%TD*%
%TO.P,RF_C9,1*%
%TO.N,Net-(RF_C10-Pad2)*%
X-45739000Y-159522000D03*
%TO.P,RF_C9,2*%
%TO.N,GNDD*%
X-40739000Y-159522000D03*
%TD*%
D27*
%TO.P,WJ1,1,A*%
%TO.N,Net-(C70-Pad2)*%
X325405000Y-89995000D03*
D28*
%TO.P,WJ1,2,B*%
%TO.N,Net-(C70-Pad1)*%
X333025000Y-89995000D03*
%TD*%
D14*
%TO.P,RF_C6,1*%
%TO.N,Net-(RF_C6-Pad1)*%
X-58749000Y-172372000D03*
%TO.P,RF_C6,2*%
%TO.N,Net-(RF_C12-Pad2)*%
X-53749000Y-172372000D03*
%TD*%
%TO.P,R11,1*%
%TO.N,Net-(C4-Pad1)*%
X336305000Y-119645000D03*
D13*
%TO.P,R11,2*%
%TO.N,+5V*%
X343925000Y-119645000D03*
%TD*%
D14*
%TO.P,R70,1*%
%TO.N,Net-(C103-Pad1)*%
X-39318000Y-33584331D03*
D13*
%TO.P,R70,2*%
%TO.N,+5V*%
X-31698000Y-33584331D03*
%TD*%
D12*
%TO.P,CR1,1,K*%
%TO.N,/clock_reset_misc_logic/INT*%
X-16948000Y-14434331D03*
D13*
%TO.P,CR1,2,A*%
%TO.N,Net-(C61-Pad1)*%
X-9328000Y-14434331D03*
%TD*%
D14*
%TO.P,R78,1*%
%TO.N,Net-(R77-Pad1)*%
X336255000Y-133995000D03*
D13*
%TO.P,R78,2*%
%TO.N,/clock_reset_misc_logic/EXP_RESET*%
X343875000Y-133995000D03*
%TD*%
D15*
%TO.P,U9,1,~{RAS}*%
%TO.N,Net-(U10-Pad4)*%
X330395000Y-24215000D03*
D16*
%TO.P,U9,2,~{CAS}*%
%TO.N,Net-(U10-Pad15)*%
X330395000Y-26755000D03*
%TO.P,U9,3,AD7*%
%TO.N,/video/AD7*%
X330395000Y-29295000D03*
%TO.P,U9,4,AD6*%
%TO.N,/video/AD6*%
X330395000Y-31835000D03*
%TO.P,U9,5,AD5*%
%TO.N,/video/AD5*%
X330395000Y-34375000D03*
%TO.P,U9,6,AD4*%
%TO.N,/video/AD4*%
X330395000Y-36915000D03*
%TO.P,U9,7,AD3*%
%TO.N,/video/AD3*%
X330395000Y-39455000D03*
%TO.P,U9,8,AD2*%
%TO.N,/video/AD2*%
X330395000Y-41995000D03*
%TO.P,U9,9,AD1*%
%TO.N,/video/AD1*%
X330395000Y-44535000D03*
%TO.P,U9,10,AD0*%
%TO.N,/video/AD0*%
X330395000Y-47075000D03*
%TO.P,U9,11,R/~{W}*%
%TO.N,Net-(U10-Pad3)*%
X330395000Y-49615000D03*
%TO.P,U9,12,VSS*%
%TO.N,GNDD*%
X330395000Y-52155000D03*
%TO.P,U9,13,MODE*%
%TO.N,/cpu/A0*%
X330395000Y-54695000D03*
%TO.P,U9,14,~{CSW}*%
%TO.N,/decoder_logic/~{CSW}*%
X330395000Y-57235000D03*
%TO.P,U9,15,~{CSR}*%
%TO.N,/decoder_logic/~{CSR}*%
X330395000Y-59775000D03*
%TO.P,U9,16,~{INT}*%
%TO.N,/cpu/~{NMI}*%
X330395000Y-62315000D03*
%TO.P,U9,17,CD7*%
%TO.N,/cpu/D0*%
X330395000Y-64855000D03*
%TO.P,U9,18,CD6*%
%TO.N,/cpu/D1*%
X330395000Y-67395000D03*
%TO.P,U9,19,CD5*%
%TO.N,/cpu/D2*%
X330395000Y-69935000D03*
%TO.P,U9,20,CD4*%
%TO.N,/cpu/D3*%
X330395000Y-72475000D03*
%TO.P,U9,21,CD3*%
%TO.N,/cpu/D4*%
X345635000Y-72475000D03*
%TO.P,U9,22,CD2*%
%TO.N,/cpu/D5*%
X345635000Y-69935000D03*
%TO.P,U9,23,CD1*%
%TO.N,/cpu/D6*%
X345635000Y-67395000D03*
%TO.P,U9,24,CD0*%
%TO.N,/cpu/D7*%
X345635000Y-64855000D03*
%TO.P,U9,25,RD7*%
%TO.N,Net-(U11-Pad14)*%
X345635000Y-62315000D03*
%TO.P,U9,26,RD6*%
%TO.N,Net-(U13-Pad14)*%
X345635000Y-59775000D03*
%TO.P,U9,27,RD5*%
%TO.N,Net-(U15-Pad14)*%
X345635000Y-57235000D03*
%TO.P,U9,28,RD4*%
%TO.N,Net-(U17-Pad14)*%
X345635000Y-54695000D03*
%TO.P,U9,29,RD3*%
%TO.N,Net-(U10-Pad14)*%
X345635000Y-52155000D03*
%TO.P,U9,30,RD2*%
%TO.N,Net-(U12-Pad14)*%
X345635000Y-49615000D03*
%TO.P,U9,31,RD1*%
%TO.N,Net-(U14-Pad14)*%
X345635000Y-47075000D03*
%TO.P,U9,32,RD0*%
%TO.N,Net-(U16-Pad14)*%
X345635000Y-44535000D03*
%TO.P,U9,33,VCC*%
%TO.N,+5VD*%
X345635000Y-41995000D03*
%TO.P,U9,34,~{RESET}*%
%TO.N,/io_ports/~{VDP_RESET}*%
X345635000Y-39455000D03*
%TO.P,U9,35,B-Y*%
%TO.N,/rf_mod/B-Y*%
X345635000Y-36915000D03*
%TO.P,U9,36,Y*%
%TO.N,/rf_mod/Y*%
X345635000Y-34375000D03*
%TO.P,U9,37,GROMCLK*%
%TO.N,unconnected-(U9-Pad37)*%
X345635000Y-31835000D03*
%TO.P,U9,38,R-Y*%
%TO.N,/rf_mod/R-Y*%
X345635000Y-29295000D03*
%TO.P,U9,39,XTAL2*%
%TO.N,unconnected-(U9-Pad39)*%
X345635000Y-26755000D03*
%TO.P,U9,40,XTAL1*%
%TO.N,/clock_reset_misc_logic/VDP_CLK*%
X345635000Y-24215000D03*
%TD*%
D14*
%TO.P,RF_R12,1*%
%TO.N,Net-(RF_C7-Pad1)*%
X-89569000Y-178942000D03*
D13*
%TO.P,RF_R12,2*%
%TO.N,Net-(RF_D2-Pad1)*%
X-81949000Y-178942000D03*
%TD*%
D14*
%TO.P,C41,1*%
%TO.N,GNDD*%
X427555000Y-100245000D03*
%TO.P,C41,2*%
%TO.N,-5V*%
X432555000Y-100245000D03*
%TD*%
%TO.P,RF_R10,1*%
%TO.N,VDDF*%
X-66459000Y-152122000D03*
D13*
%TO.P,RF_R10,2*%
%TO.N,/rf_mod/sub_rf_mod/2*%
X-58839000Y-152122000D03*
%TD*%
D14*
%TO.P,RF_C7,1*%
%TO.N,Net-(RF_C7-Pad1)*%
X-66259000Y-164272000D03*
%TO.P,RF_C7,2*%
%TO.N,Net-(RF_C7-Pad2)*%
X-61259000Y-164272000D03*
%TD*%
%TO.P,C66,1*%
%TO.N,/rf_mod/sub_rf_mod/3*%
X372517000Y-168219000D03*
%TO.P,C66,2*%
%TO.N,Net-(C62-Pad1)*%
X377517000Y-168219000D03*
%TD*%
D12*
%TO.P,U2,1,VPP*%
%TO.N,+5V*%
X477755000Y-24215000D03*
D13*
%TO.P,U2,2,A12*%
%TO.N,/cpu/A12*%
X477755000Y-26755000D03*
%TO.P,U2,3,A7*%
%TO.N,/cpu/A7*%
X477755000Y-29295000D03*
%TO.P,U2,4,A6*%
%TO.N,/cpu/A6*%
X477755000Y-31835000D03*
%TO.P,U2,5,A5*%
%TO.N,/cpu/A5*%
X477755000Y-34375000D03*
%TO.P,U2,6,A4*%
%TO.N,/cpu/A4*%
X477755000Y-36915000D03*
%TO.P,U2,7,A3*%
%TO.N,/cpu/A3*%
X477755000Y-39455000D03*
%TO.P,U2,8,A2*%
%TO.N,/cpu/A2*%
X477755000Y-41995000D03*
%TO.P,U2,9,A1*%
%TO.N,/cpu/A1*%
X477755000Y-44535000D03*
%TO.P,U2,10,A0*%
%TO.N,/cpu/A0*%
X477755000Y-47075000D03*
%TO.P,U2,11,D0*%
%TO.N,/cpu/D0*%
X477755000Y-49615000D03*
%TO.P,U2,12,D1*%
%TO.N,/cpu/D1*%
X477755000Y-52155000D03*
%TO.P,U2,13,D2*%
%TO.N,/cpu/D2*%
X477755000Y-54695000D03*
%TO.P,U2,14,GND*%
%TO.N,GNDD*%
X477755000Y-57235000D03*
%TO.P,U2,15,D3*%
%TO.N,/cpu/D3*%
X492995000Y-57235000D03*
%TO.P,U2,16,D4*%
%TO.N,/cpu/D4*%
X492995000Y-54695000D03*
%TO.P,U2,17,D5*%
%TO.N,/cpu/D5*%
X492995000Y-52155000D03*
%TO.P,U2,18,D6*%
%TO.N,/cpu/D6*%
X492995000Y-49615000D03*
%TO.P,U2,19,D7*%
%TO.N,/cpu/D7*%
X492995000Y-47075000D03*
%TO.P,U2,20,~{CE}*%
%TO.N,Net-(JP1-Pad1)*%
X492995000Y-44535000D03*
%TO.P,U2,21,A10*%
%TO.N,/cpu/A10*%
X492995000Y-41995000D03*
%TO.P,U2,22,~{OE}*%
%TO.N,/decoder_logic/~{ROM_ENABLE}*%
X492995000Y-39455000D03*
%TO.P,U2,23,A11*%
%TO.N,Net-(JP2-Pad2)*%
X492995000Y-36915000D03*
%TO.P,U2,24,A9*%
%TO.N,/cpu/A9*%
X492995000Y-34375000D03*
%TO.P,U2,25,A8*%
%TO.N,/cpu/A8*%
X492995000Y-31835000D03*
%TO.P,U2,26,A13*%
%TO.N,+5V*%
X492995000Y-29295000D03*
%TO.P,U2,27,A14*%
X492995000Y-26755000D03*
%TO.P,U2,28,VCC*%
X492995000Y-24215000D03*
%TD*%
D14*
%TO.P,R20,1*%
%TO.N,Net-(J6-Pad9)*%
X-27718000Y-14684331D03*
D13*
%TO.P,R20,2*%
%TO.N,Net-(C19-Pad2)*%
X-20098000Y-14684331D03*
%TD*%
D14*
%TO.P,R15,1*%
%TO.N,+5V*%
X357845000Y-120395000D03*
D13*
%TO.P,R15,2*%
%TO.N,/clock_reset_misc_logic/~{WAIT}*%
X365465000Y-120395000D03*
%TD*%
D14*
%TO.P,C49,1*%
%TO.N,GNDD*%
X427555000Y-96195000D03*
%TO.P,C49,2*%
%TO.N,-5VL*%
X432555000Y-96195000D03*
%TD*%
%TO.P,C46,1*%
%TO.N,GNDD*%
X394535000Y-131555000D03*
%TO.P,C46,2*%
%TO.N,-5C*%
X399535000Y-131555000D03*
%TD*%
%TO.P,R69,1*%
%TO.N,Net-(C102-Pad2)*%
X-39268000Y-26334331D03*
D13*
%TO.P,R69,2*%
%TO.N,Net-(C102-Pad1)*%
X-31648000Y-26334331D03*
%TD*%
D14*
%TO.P,C12,1*%
%TO.N,+5V*%
X-82168000Y-62694331D03*
%TO.P,C12,2*%
%TO.N,GNDD*%
X-77168000Y-62694331D03*
%TD*%
D12*
%TO.P,J6,1,1*%
%TO.N,Net-(J6-Pad1)*%
X36978331Y-138861000D03*
D14*
%TO.P,J6,2,2*%
%TO.N,Net-(J6-Pad2)*%
X36978331Y-141631000D03*
%TO.P,J6,3,3*%
%TO.N,Net-(J6-Pad3)*%
X36978331Y-144401000D03*
%TO.P,J6,4,4*%
%TO.N,Net-(J6-Pad4)*%
X36978331Y-147171000D03*
%TO.P,J6,5,5*%
%TO.N,Net-(C98-Pad2)*%
X36978331Y-149941000D03*
%TO.P,J6,6,6*%
%TO.N,Net-(J6-Pad6)*%
X34438331Y-140246000D03*
%TO.P,J6,7,7*%
%TO.N,Net-(J6-Pad7)*%
X34438331Y-143016000D03*
%TO.P,J6,8,8*%
%TO.N,Net-(C99-Pad1)*%
X34438331Y-145786000D03*
%TO.P,J6,9,9*%
%TO.N,Net-(J6-Pad9)*%
X34438331Y-148556000D03*
%TD*%
%TO.P,R6,1*%
%TO.N,Net-(C1-Pad1)*%
X336305000Y-123695000D03*
D13*
%TO.P,R6,2*%
%TO.N,Net-(R6-Pad2)*%
X343925000Y-123695000D03*
%TD*%
D14*
%TO.P,R14,1*%
%TO.N,/cpu/~{HALT}*%
X441055000Y-24165000D03*
D13*
%TO.P,R14,2*%
%TO.N,+5V*%
X448675000Y-24165000D03*
%TD*%
D20*
%TO.P,Q5,1,E*%
%TO.N,GNDD*%
X-28538000Y-28884331D03*
D21*
%TO.P,Q5,2,B*%
%TO.N,Net-(C104-Pad1)*%
X-25998000Y-26344331D03*
%TO.P,Q5,3,C*%
%TO.N,Net-(C103-Pad1)*%
X-23458000Y-28884331D03*
%TD*%
D14*
%TO.P,C57,1*%
%TO.N,VDDF*%
X360967000Y-164169000D03*
%TO.P,C57,2*%
%TO.N,GNDD*%
X365967000Y-164169000D03*
%TD*%
D29*
%TO.P,L5,1,1*%
%TO.N,Net-(L5-Pad1)*%
X413085000Y-90095000D03*
D30*
%TO.P,L5,2,2*%
%TO.N,+12VL*%
X428325000Y-90095000D03*
%TD*%
D14*
%TO.P,RF_C2,1*%
%TO.N,GNDD*%
X-44719000Y-155472000D03*
%TO.P,RF_C2,2*%
%TO.N,/rf_mod/sub_rf_mod/2*%
X-39719000Y-155472000D03*
%TD*%
D31*
%TO.P,H1,1,1*%
%TO.N,GNDD*%
X52070000Y-214769000D03*
%TD*%
D15*
%TO.P,U19,1,G1*%
%TO.N,/controller/~{CTRL_READ}*%
X-62068000Y-6634331D03*
D16*
%TO.P,U19,2,A0*%
%TO.N,Net-(J5-Pad1)*%
X-62068000Y-9174331D03*
%TO.P,U19,3,A1*%
%TO.N,Net-(J5-Pad4)*%
X-62068000Y-11714331D03*
%TO.P,U19,4,A2*%
%TO.N,Net-(J5-Pad2)*%
X-62068000Y-14254331D03*
%TO.P,U19,5,A3*%
%TO.N,Net-(J5-Pad3)*%
X-62068000Y-16794331D03*
%TO.P,U19,6,A4*%
%TO.N,Net-(C101-Pad2)*%
X-62068000Y-19334331D03*
%TO.P,U19,7,A5*%
%TO.N,Net-(J5-Pad7)*%
X-62068000Y-21874331D03*
%TO.P,U19,8,A6*%
%TO.N,Net-(J5-Pad6)*%
X-62068000Y-24414331D03*
%TO.P,U19,9,A7*%
%TO.N,Net-(C102-Pad2)*%
X-62068000Y-26954331D03*
%TO.P,U19,10,GND*%
%TO.N,GNDD*%
X-62068000Y-29494331D03*
%TO.P,U19,11,Y7*%
%TO.N,/cpu/D7*%
X-54448000Y-29494331D03*
%TO.P,U19,12,Y6*%
%TO.N,/cpu/D6*%
X-54448000Y-26954331D03*
%TO.P,U19,13,Y5*%
%TO.N,/cpu/D5*%
X-54448000Y-24414331D03*
%TO.P,U19,14,Y4*%
%TO.N,/cpu/D4*%
X-54448000Y-21874331D03*
%TO.P,U19,15,Y3*%
%TO.N,/cpu/D3*%
X-54448000Y-19334331D03*
%TO.P,U19,16,Y2*%
%TO.N,/cpu/D2*%
X-54448000Y-16794331D03*
%TO.P,U19,17,Y1*%
%TO.N,/cpu/D1*%
X-54448000Y-14254331D03*
%TO.P,U19,18,Y0*%
%TO.N,/cpu/D0*%
X-54448000Y-11714331D03*
%TO.P,U19,19,G2*%
%TO.N,/cpu/A1*%
X-54448000Y-9174331D03*
%TO.P,U19,20,VCC*%
%TO.N,+5V*%
X-54448000Y-6634331D03*
%TD*%
D31*
%TO.P,H5,1,1*%
%TO.N,GND*%
X117094000Y-159651000D03*
%TD*%
D15*
%TO.P,U5,1,A0*%
%TO.N,/cpu/A13*%
X449295000Y-88895000D03*
D16*
%TO.P,U5,2,A1*%
%TO.N,/cpu/A14*%
X449295000Y-91435000D03*
%TO.P,U5,3,A2*%
%TO.N,/cpu/A15*%
X449295000Y-93975000D03*
%TO.P,U5,4,E1*%
%TO.N,/cpu/~{MREQ}*%
X449295000Y-96515000D03*
%TO.P,U5,5,E2*%
%TO.N,/clock_reset_misc_logic/RFSH*%
X449295000Y-99055000D03*
%TO.P,U5,6,E3*%
%TO.N,/decoder_logic/AUX_DECODE_1*%
X449295000Y-101595000D03*
%TO.P,U5,7,O7*%
%TO.N,/decoder_logic/~{CS_hE000}*%
X449295000Y-104135000D03*
%TO.P,U5,8,GND*%
%TO.N,GNDD*%
X449295000Y-106675000D03*
%TO.P,U5,9,O6*%
%TO.N,/decoder_logic/~{CS_hC000}*%
X456915000Y-106675000D03*
%TO.P,U5,10,O5*%
%TO.N,/decoder_logic/~{CS_hA000}*%
X456915000Y-104135000D03*
%TO.P,U5,11,O4*%
%TO.N,/decoder_logic/~{CS_h8000}*%
X456915000Y-101595000D03*
%TO.P,U5,12,O3*%
%TO.N,/decoder_logic/~{RAM_CS}*%
X456915000Y-99055000D03*
%TO.P,U5,13,O2*%
%TO.N,/decoder_logic/~{CS_h4000}*%
X456915000Y-96515000D03*
%TO.P,U5,14,O1*%
%TO.N,/decoder_logic/~{CS_h2000}*%
X456915000Y-93975000D03*
%TO.P,U5,15,O0*%
%TO.N,/decoder_logic/~{ROM_ENABLE}*%
X456915000Y-91435000D03*
%TO.P,U5,16,VCC*%
%TO.N,+5V*%
X456915000Y-88895000D03*
%TD*%
D14*
%TO.P,R34,1*%
%TO.N,/clock_reset_misc_logic/~{CTRL_READ_2}*%
X368615000Y-111695000D03*
D13*
%TO.P,R34,2*%
%TO.N,+5V*%
X376235000Y-111695000D03*
%TD*%
D22*
%TO.P,L10,1,1*%
%TO.N,VDDF*%
X335027000Y-173169000D03*
D23*
%TO.P,L10,2,2*%
%TO.N,VDDA*%
X342647000Y-173169000D03*
%TD*%
D32*
%TO.P,RF_J1,1*%
%TO.N,N/C*%
X-83075000Y-163535000D03*
D33*
%TO.P,RF_J1,2*%
X-87575000Y-163535000D03*
%TD*%
D14*
%TO.P,R37,1*%
%TO.N,+5V*%
X347075000Y-127745000D03*
D13*
%TO.P,R37,2*%
%TO.N,/clock_reset_misc_logic/~{INT}*%
X354695000Y-127745000D03*
%TD*%
D34*
%TO.P,RF_SW1,*%
%TO.N,*%
X-72769000Y-138822000D03*
X-64569000Y-138822000D03*
D35*
%TO.P,RF_SW1,1,A*%
%TO.N,Net-(RF_C6-Pad1)*%
X-70669000Y-138822000D03*
D36*
%TO.P,RF_SW1,2,B*%
%TO.N,Net-(RF_C12-Pad1)*%
X-68669000Y-138822000D03*
%TO.P,RF_SW1,3,C*%
%TO.N,unconnected-(RF_SW1-Pad3)*%
X-66669000Y-138822000D03*
%TD*%
D14*
%TO.P,C92,1*%
%TO.N,Net-(C91-Pad2)*%
X371215000Y-105045000D03*
%TO.P,C92,2*%
%TO.N,Net-(C90-Pad2)*%
X376215000Y-105045000D03*
%TD*%
%TO.P,R67,1*%
%TO.N,GNDD*%
X-72318000Y-57034331D03*
D13*
%TO.P,R67,2*%
%TO.N,Net-(R65-Pad2)*%
X-64698000Y-57034331D03*
%TD*%
D14*
%TO.P,C67,1*%
%TO.N,Net-(C63-Pad1)*%
X372517000Y-164169000D03*
%TO.P,C67,2*%
%TO.N,/rf_mod/sub_rf_mod/7*%
X377517000Y-164169000D03*
%TD*%
%TO.P,C4,1*%
%TO.N,Net-(C4-Pad1)*%
X368815000Y-115745000D03*
%TO.P,C4,2*%
%TO.N,Net-(C4-Pad2)*%
X373815000Y-115745000D03*
%TD*%
D15*
%TO.P,U7,1*%
%TO.N,/cpu/A1*%
X325105000Y-114645000D03*
D16*
%TO.P,U7,2*%
%TO.N,/clock_reset_misc_logic/~{CTRL_READ_2}*%
X325105000Y-117185000D03*
%TO.P,U7,3*%
%TO.N,Net-(U7-Pad3)*%
X325105000Y-119725000D03*
%TO.P,U7,4*%
%TO.N,/clock_reset_misc_logic/~{WAIT}*%
X325105000Y-122265000D03*
%TO.P,U7,5*%
%TO.N,/clock_reset_misc_logic/AUX_DECODE_2*%
X325105000Y-124805000D03*
%TO.P,U7,6*%
%TO.N,/clock_reset_misc_logic/~{AUD_DECODE_2}*%
X325105000Y-127345000D03*
%TO.P,U7,7,GND*%
%TO.N,GNDD*%
X325105000Y-129885000D03*
%TO.P,U7,8*%
%TO.N,/clock_reset_misc_logic/~{INT}*%
X332725000Y-129885000D03*
%TO.P,U7,9*%
%TO.N,/clock_reset_misc_logic/INT*%
X332725000Y-127345000D03*
%TO.P,U7,10*%
%TO.N,/clock_reset_misc_logic/~{RESET}*%
X332725000Y-124805000D03*
%TO.P,U7,11*%
%TO.N,/clock_reset_misc_logic/RESET*%
X332725000Y-122265000D03*
%TO.P,U7,12*%
X332725000Y-119725000D03*
%TO.P,U7,13*%
%TO.N,Net-(R77-Pad1)*%
X332725000Y-117185000D03*
%TO.P,U7,14,VCC*%
%TO.N,+5V*%
X332725000Y-114645000D03*
%TD*%
D14*
%TO.P,RF_C8,1*%
%TO.N,Net-(RF_C1-Pad1)*%
X-58749000Y-176422000D03*
%TO.P,RF_C8,2*%
%TO.N,GNDD*%
X-53749000Y-176422000D03*
%TD*%
D27*
%TO.P,WJ5,1,A*%
%TO.N,/cpu/A11*%
X478455000Y-62465000D03*
D28*
%TO.P,WJ5,2,B*%
%TO.N,Net-(JP2-Pad2)*%
X486075000Y-62465000D03*
%TD*%
D27*
%TO.P,WJ3,1,A*%
%TO.N,VDDA*%
X393535000Y-89995000D03*
D28*
%TO.P,WJ3,2,B*%
%TO.N,+5V*%
X401155000Y-89995000D03*
%TD*%
D14*
%TO.P,C62,1*%
%TO.N,Net-(C62-Pad1)*%
X364017000Y-180369000D03*
%TO.P,C62,2*%
%TO.N,GNDD*%
X369017000Y-180369000D03*
%TD*%
%TO.P,R41,1*%
%TO.N,Net-(C63-Pad1)*%
X353047000Y-180369000D03*
D13*
%TO.P,R41,2*%
%TO.N,GNDD*%
X360667000Y-180369000D03*
%TD*%
D14*
%TO.P,C70,1*%
%TO.N,Net-(C70-Pad1)*%
X379765000Y-105045000D03*
%TO.P,C70,2*%
%TO.N,Net-(C70-Pad2)*%
X384765000Y-105045000D03*
%TD*%
%TO.P,RF_C1,1*%
%TO.N,Net-(RF_C1-Pad1)*%
X-57709000Y-166752000D03*
%TO.P,RF_C1,2*%
%TO.N,GNDD*%
X-52709000Y-166752000D03*
%TD*%
%TO.P,C65,1*%
%TO.N,Net-(C65-Pad1)*%
X-37568000Y-10634331D03*
%TO.P,C65,2*%
%TO.N,Net-(C104-Pad2)*%
X-32568000Y-10634331D03*
%TD*%
%TO.P,RF_C5,1*%
%TO.N,Net-(RF_C5-Pad1)*%
X-34969000Y-143822000D03*
%TO.P,RF_C5,2*%
%TO.N,/rf_mod/sub_rf_mod/5*%
X-29969000Y-143822000D03*
%TD*%
D15*
%TO.P,U1,1,A11*%
%TO.N,/cpu/A11*%
X422255000Y-24215000D03*
D16*
%TO.P,U1,2,A12*%
%TO.N,/cpu/A12*%
X422255000Y-26755000D03*
%TO.P,U1,3,A13*%
%TO.N,/cpu/A13*%
X422255000Y-29295000D03*
%TO.P,U1,4,A14*%
%TO.N,/cpu/A14*%
X422255000Y-31835000D03*
%TO.P,U1,5,A15*%
%TO.N,/cpu/A15*%
X422255000Y-34375000D03*
%TO.P,U1,6,~{CLK}*%
%TO.N,/clock_reset_misc_logic/~{CLK}*%
X422255000Y-36915000D03*
%TO.P,U1,7,D4*%
%TO.N,/cpu/D4*%
X422255000Y-39455000D03*
%TO.P,U1,8,D3*%
%TO.N,/cpu/D3*%
X422255000Y-41995000D03*
%TO.P,U1,9,D5*%
%TO.N,/cpu/D5*%
X422255000Y-44535000D03*
%TO.P,U1,10,D6*%
%TO.N,/cpu/D6*%
X422255000Y-47075000D03*
%TO.P,U1,11,VCC*%
%TO.N,+5V*%
X422255000Y-49615000D03*
%TO.P,U1,12,D2*%
%TO.N,/cpu/D2*%
X422255000Y-52155000D03*
%TO.P,U1,13,D7*%
%TO.N,/cpu/D7*%
X422255000Y-54695000D03*
%TO.P,U1,14,D0*%
%TO.N,/cpu/D0*%
X422255000Y-57235000D03*
%TO.P,U1,15,D1*%
%TO.N,/cpu/D1*%
X422255000Y-59775000D03*
%TO.P,U1,16,~{INT}*%
%TO.N,/clock_reset_misc_logic/~{INT}*%
X422255000Y-62315000D03*
%TO.P,U1,17,~{NMI}*%
%TO.N,/cpu/~{NMI}*%
X422255000Y-64855000D03*
%TO.P,U1,18,~{HALT}*%
%TO.N,/cpu/~{HALT}*%
X422255000Y-67395000D03*
%TO.P,U1,19,~{MREQ}*%
%TO.N,/cpu/~{MREQ}*%
X422255000Y-69935000D03*
%TO.P,U1,20,~{IORQ}*%
%TO.N,/cpu/~{IORQ}*%
X422255000Y-72475000D03*
%TO.P,U1,21,~{RD}*%
%TO.N,/cpu/~{RD}*%
X437495000Y-72475000D03*
%TO.P,U1,22,~{WR}*%
%TO.N,/cpu/~{WR}*%
X437495000Y-69935000D03*
%TO.P,U1,23,~{BUSACK}*%
%TO.N,/cpu/~{BUSAK}*%
X437495000Y-67395000D03*
%TO.P,U1,24,~{WAIT}*%
%TO.N,/clock_reset_misc_logic/~{WAIT}*%
X437495000Y-64855000D03*
%TO.P,U1,25,~{BUSRQ}*%
%TO.N,/cpu/~{BUSRQ}*%
X437495000Y-62315000D03*
%TO.P,U1,26,~{RESET}*%
%TO.N,/clock_reset_misc_logic/~{RESET}*%
X437495000Y-59775000D03*
%TO.P,U1,27,~{M1}*%
%TO.N,/clock_reset_misc_logic/~{M1}*%
X437495000Y-57235000D03*
%TO.P,U1,28,~{RFSH}*%
%TO.N,/clock_reset_misc_logic/~{RFSH}*%
X437495000Y-54695000D03*
%TO.P,U1,29,GND*%
%TO.N,GNDD*%
X437495000Y-52155000D03*
%TO.P,U1,30,A0*%
%TO.N,/cpu/A0*%
X437495000Y-49615000D03*
%TO.P,U1,31,A1*%
%TO.N,/cpu/A1*%
X437495000Y-47075000D03*
%TO.P,U1,32,A2*%
%TO.N,/cpu/A2*%
X437495000Y-44535000D03*
%TO.P,U1,33,A3*%
%TO.N,/cpu/A3*%
X437495000Y-41995000D03*
%TO.P,U1,34,A4*%
%TO.N,/cpu/A4*%
X437495000Y-39455000D03*
%TO.P,U1,35,A5*%
%TO.N,/cpu/A5*%
X437495000Y-36915000D03*
%TO.P,U1,36,A6*%
%TO.N,/cpu/A6*%
X437495000Y-34375000D03*
%TO.P,U1,37,A7*%
%TO.N,/cpu/A7*%
X437495000Y-31835000D03*
%TO.P,U1,38,A8*%
%TO.N,/cpu/A8*%
X437495000Y-29295000D03*
%TO.P,U1,39,A9*%
%TO.N,/cpu/A9*%
X437495000Y-26755000D03*
%TO.P,U1,40,A10*%
%TO.N,/cpu/A10*%
X437495000Y-24215000D03*
%TD*%
D15*
%TO.P,U4,1,A6*%
%TO.N,/cpu/A6*%
X508155000Y-24215000D03*
D16*
%TO.P,U4,2,A5*%
%TO.N,/cpu/A5*%
X508155000Y-26755000D03*
%TO.P,U4,3,A4*%
%TO.N,/cpu/A4*%
X508155000Y-29295000D03*
%TO.P,U4,4,A3*%
%TO.N,/cpu/A3*%
X508155000Y-31835000D03*
%TO.P,U4,5,A0*%
%TO.N,/cpu/A0*%
X508155000Y-34375000D03*
%TO.P,U4,6,A1*%
%TO.N,/cpu/A1*%
X508155000Y-36915000D03*
%TO.P,U4,7,A2*%
%TO.N,/cpu/A2*%
X508155000Y-39455000D03*
%TO.P,U4,8,~{CS}*%
%TO.N,/decoder_logic/~{RAM_CS}*%
X508155000Y-41995000D03*
%TO.P,U4,9,GND*%
%TO.N,GNDD*%
X508155000Y-44535000D03*
%TO.P,U4,10,~{WE}*%
%TO.N,/cpu/~{WR}*%
X515775000Y-44535000D03*
%TO.P,U4,11,D3*%
%TO.N,/cpu/D7*%
X515775000Y-41995000D03*
%TO.P,U4,12,D2*%
%TO.N,/cpu/D6*%
X515775000Y-39455000D03*
%TO.P,U4,13,D1*%
%TO.N,/cpu/D5*%
X515775000Y-36915000D03*
%TO.P,U4,14,D0*%
%TO.N,/cpu/D4*%
X515775000Y-34375000D03*
%TO.P,U4,15,A9*%
%TO.N,/cpu/A9*%
X515775000Y-31835000D03*
%TO.P,U4,16,A8*%
%TO.N,/cpu/A8*%
X515775000Y-29295000D03*
%TO.P,U4,17,A7*%
%TO.N,/cpu/A7*%
X515775000Y-26755000D03*
%TO.P,U4,18,VCC*%
%TO.N,+5V*%
X515775000Y-24215000D03*
%TD*%
D14*
%TO.P,R13,1*%
%TO.N,Net-(C4-Pad1)*%
X336305000Y-127745000D03*
D13*
%TO.P,R13,2*%
%TO.N,Net-(C4-Pad2)*%
X343925000Y-127745000D03*
%TD*%
D14*
%TO.P,R79,1*%
%TO.N,Net-(Q3-Pad1)*%
X363817000Y-176319000D03*
D13*
%TO.P,R79,2*%
%TO.N,Net-(C68-Pad1)*%
X371437000Y-176319000D03*
%TD*%
D15*
%TO.P,U14,1,VBB*%
%TO.N,-5V*%
X372795000Y-46115000D03*
D16*
%TO.P,U14,2,Din*%
%TO.N,/video/AD1*%
X372795000Y-48655000D03*
%TO.P,U14,3,~{WRITE}*%
%TO.N,Net-(U10-Pad3)*%
X372795000Y-51195000D03*
%TO.P,U14,4,~{RAS}*%
%TO.N,Net-(U10-Pad4)*%
X372795000Y-53735000D03*
%TO.P,U14,5,A0*%
%TO.N,/video/AD7*%
X372795000Y-56275000D03*
%TO.P,U14,6,A2*%
%TO.N,/video/AD5*%
X372795000Y-58815000D03*
%TO.P,U14,7,A1*%
%TO.N,/video/AD6*%
X372795000Y-61355000D03*
%TO.P,U14,8,VDD*%
%TO.N,+12V*%
X372795000Y-63895000D03*
%TO.P,U14,9,VCC*%
%TO.N,+5V*%
X380415000Y-63895000D03*
%TO.P,U14,10,A5*%
%TO.N,/video/AD2*%
X380415000Y-61355000D03*
%TO.P,U14,11,A4*%
%TO.N,/video/AD3*%
X380415000Y-58815000D03*
%TO.P,U14,12,A3*%
%TO.N,/video/AD4*%
X380415000Y-56275000D03*
%TO.P,U14,13,A6*%
%TO.N,/video/AD1*%
X380415000Y-53735000D03*
%TO.P,U14,14,Dout*%
%TO.N,Net-(U14-Pad14)*%
X380415000Y-51195000D03*
%TO.P,U14,15,~{CAS}*%
%TO.N,Net-(U10-Pad15)*%
X380415000Y-48655000D03*
%TO.P,U14,16,VSS*%
%TO.N,GNDD*%
X380415000Y-46115000D03*
%TD*%
D14*
%TO.P,R65,1*%
%TO.N,+5V*%
X-50868000Y-37634331D03*
D13*
%TO.P,R65,2*%
%TO.N,Net-(R65-Pad2)*%
X-43248000Y-37634331D03*
%TD*%
D22*
%TO.P,L4,1,1*%
%TO.N,-5C*%
X414785000Y-97045000D03*
D23*
%TO.P,L4,2,2*%
%TO.N,-5VL*%
X422405000Y-97045000D03*
%TD*%
D14*
%TO.P,RF_R11,1*%
%TO.N,Net-(RF_C7-Pad2)*%
X-38819000Y-134072000D03*
D13*
%TO.P,RF_R11,2*%
%TO.N,/rf_mod/sub_rf_mod/5*%
X-31199000Y-134072000D03*
%TD*%
D14*
%TO.P,C17,1*%
%TO.N,GNDD*%
X-71468000Y-52984331D03*
%TO.P,C17,2*%
%TO.N,Net-(C17-Pad2)*%
X-66468000Y-52984331D03*
%TD*%
%TO.P,R43,1*%
%TO.N,GNDD*%
X350647000Y-188469000D03*
D13*
%TO.P,R43,2*%
%TO.N,/io_ports/EXT_VIDEO_SEL*%
X358267000Y-188469000D03*
%TD*%
D14*
%TO.P,R61,1*%
%TO.N,/clock_reset_misc_logic/SND_CLK*%
X356155000Y-99545000D03*
D13*
%TO.P,R61,2*%
%TO.N,Net-(Q2-Pad3)*%
X363775000Y-99545000D03*
%TD*%
D22*
%TO.P,L7,1,1*%
%TO.N,Net-(C62-Pad1)*%
X341977000Y-180519000D03*
D23*
%TO.P,L7,2,2*%
%TO.N,/rf_mod/R-Y*%
X349597000Y-180519000D03*
%TD*%
D14*
%TO.P,R18,1*%
%TO.N,Net-(C100-Pad1)*%
X353047000Y-176319000D03*
D13*
%TO.P,R18,2*%
%TO.N,/io_ports/SND_OUT*%
X360667000Y-176319000D03*
%TD*%
D14*
%TO.P,RF_C11,1*%
%TO.N,Net-(RF_C11-Pad1)*%
X-34969000Y-147872000D03*
%TO.P,RF_C11,2*%
%TO.N,GNDD*%
X-29969000Y-147872000D03*
%TD*%
D18*
%TO.P,J4B1,1,Pin_1*%
%TO.N,GNDD*%
X-77219000Y-134372000D03*
D19*
%TO.P,J4B1,2,Pin_2*%
%TO.N,/rf_mod/sub_rf_mod/2*%
X-77219000Y-136912000D03*
%TO.P,J4B1,3,Pin_3*%
%TO.N,/rf_mod/sub_rf_mod/3*%
X-77219000Y-139452000D03*
%TO.P,J4B1,4,Pin_4*%
%TO.N,VDDF*%
X-77219000Y-141992000D03*
%TO.P,J4B1,5,Pin_5*%
%TO.N,/rf_mod/sub_rf_mod/5*%
X-77219000Y-144532000D03*
%TO.P,J4B1,6,Pin_6*%
%TO.N,/rf_mod/sub_rf_mod/6*%
X-77219000Y-147072000D03*
%TO.P,J4B1,7,Pin_7*%
%TO.N,/rf_mod/sub_rf_mod/7*%
X-77219000Y-149612000D03*
%TO.P,J4B1,8,Pin_8*%
%TO.N,/rf_mod/sub_rf_mod/8*%
X-77219000Y-152152000D03*
%TD*%
D20*
%TO.P,Q3,1,E*%
%TO.N,Net-(Q3-Pad1)*%
X363777000Y-186469000D03*
D21*
%TO.P,Q3,2,B*%
%TO.N,Net-(C69-Pad1)*%
X366317000Y-183929000D03*
%TO.P,Q3,3,C*%
%TO.N,Net-(Q3-Pad3)*%
X368857000Y-186469000D03*
%TD*%
D14*
%TO.P,R16,1*%
%TO.N,+5V*%
X-51738000Y-75790000D03*
D13*
%TO.P,R16,2*%
%TO.N,/decoder_logic/AUX_DECODE_1*%
X-44118000Y-75790000D03*
%TD*%
D12*
%TO.P,C69,1*%
%TO.N,Net-(C69-Pad1)*%
X359986775Y-193769000D03*
D14*
%TO.P,C69,2*%
%TO.N,Net-(C68-Pad1)*%
X361986775Y-193769000D03*
%TD*%
%TO.P,R24,1*%
%TO.N,+5V*%
X-39268000Y-18734331D03*
D13*
%TO.P,R24,2*%
%TO.N,Net-(C61-Pad1)*%
X-31648000Y-18734331D03*
%TD*%
D14*
%TO.P,R21,1*%
%TO.N,Net-(C98-Pad2)*%
X-50868000Y-45734331D03*
D13*
%TO.P,R21,2*%
%TO.N,-5VL*%
X-43248000Y-45734331D03*
%TD*%
D12*
%TO.P,C106,1*%
%TO.N,+5VD*%
X438194775Y-97445000D03*
D14*
%TO.P,C106,2*%
%TO.N,GNDD*%
X440194775Y-97445000D03*
%TD*%
%TO.P,C64,1*%
%TO.N,Net-(C64-Pad1)*%
X341647000Y-204669000D03*
%TO.P,C64,2*%
%TO.N,GNDD*%
X346647000Y-204669000D03*
%TD*%
D15*
%TO.P,U8,1,~{R}*%
%TO.N,Net-(U22-Pad6)*%
X325105000Y-95245000D03*
D16*
%TO.P,U8,2,D*%
%TO.N,Net-(U8-Pad2)*%
X325105000Y-97785000D03*
%TO.P,U8,3,C*%
%TO.N,Net-(C4-Pad2)*%
X325105000Y-100325000D03*
%TO.P,U8,4,~{S}*%
%TO.N,Net-(R39-Pad1)*%
X325105000Y-102865000D03*
%TO.P,U8,5,Q*%
%TO.N,Net-(U7-Pad3)*%
X325105000Y-105405000D03*
%TO.P,U8,6,~{Q}*%
%TO.N,Net-(U8-Pad2)*%
X325105000Y-107945000D03*
%TO.P,U8,7,GND*%
%TO.N,GNDD*%
X325105000Y-110485000D03*
%TO.P,U8,8,~{Q}*%
%TO.N,Net-(C4-Pad2)*%
X332725000Y-110485000D03*
%TO.P,U8,9,Q*%
%TO.N,Net-(Q2-Pad3)*%
X332725000Y-107945000D03*
%TO.P,U8,10,~{S}*%
%TO.N,+5V*%
X332725000Y-105405000D03*
%TO.P,U8,11,C*%
%TO.N,Net-(C70-Pad1)*%
X332725000Y-102865000D03*
%TO.P,U8,12,D*%
%TO.N,Net-(C4-Pad2)*%
X332725000Y-100325000D03*
%TO.P,U8,13,~{R}*%
%TO.N,+5V*%
X332725000Y-97785000D03*
%TO.P,U8,14,VCC*%
X332725000Y-95245000D03*
%TD*%
D14*
%TO.P,C88,1*%
%TO.N,/io_ports/EXT_SOUND*%
X360967000Y-168219000D03*
%TO.P,C88,2*%
%TO.N,Net-(C100-Pad1)*%
X365967000Y-168219000D03*
%TD*%
%TO.P,RF_C12,1*%
%TO.N,Net-(RF_C12-Pad1)*%
X-66259000Y-168322000D03*
%TO.P,RF_C12,2*%
%TO.N,Net-(RF_C12-Pad2)*%
X-61259000Y-168322000D03*
%TD*%
%TO.P,C63,1*%
%TO.N,Net-(C63-Pad1)*%
X350847000Y-192519000D03*
%TO.P,C63,2*%
%TO.N,GNDD*%
X355847000Y-192519000D03*
%TD*%
D12*
%TO.P,RF_D2,1,K*%
%TO.N,Net-(RF_D2-Pad1)*%
X-73319000Y-133822000D03*
D13*
%TO.P,RF_D2,2,A*%
%TO.N,/rf_mod/sub_rf_mod/2*%
X-63159000Y-133822000D03*
%TD*%
D15*
%TO.P,U23,1*%
%TO.N,/rf_mod/sub_rf_mod/7*%
X328677000Y-186619000D03*
D16*
%TO.P,U23,2*%
%TO.N,/rf_mod/sub_rf_mod/5*%
X328677000Y-189159000D03*
%TO.P,U23,3*%
X328677000Y-191699000D03*
%TO.P,U23,4*%
%TO.N,/rf_mod/sub_rf_mod/3*%
X328677000Y-194239000D03*
%TO.P,U23,5*%
%TO.N,Net-(Q3-Pad3)*%
X328677000Y-196779000D03*
%TO.P,U23,6*%
%TO.N,/io_ports/EXT_VIDEO_SEL*%
X328677000Y-199319000D03*
%TO.P,U23,7,VSS*%
%TO.N,GNDD*%
X328677000Y-201859000D03*
%TO.P,U23,8*%
%TO.N,/rf_mod/sub_rf_mod/6*%
X336297000Y-201859000D03*
%TO.P,U23,9*%
%TO.N,/io_ports/EXT_VIDEO*%
X336297000Y-199319000D03*
%TO.P,U23,10*%
%TO.N,/rf_mod/sub_rf_mod/5*%
X336297000Y-196779000D03*
%TO.P,U23,11*%
%TO.N,Net-(C68-Pad1)*%
X336297000Y-194239000D03*
%TO.P,U23,12*%
%TO.N,Net-(Q3-Pad3)*%
X336297000Y-191699000D03*
%TO.P,U23,13*%
X336297000Y-189159000D03*
%TO.P,U23,14,VDD*%
%TO.N,VDDA*%
X336297000Y-186619000D03*
%TD*%
D14*
%TO.P,RF_R7,1*%
%TO.N,Net-(RF_C10-Pad2)*%
X-55689000Y-148902000D03*
D13*
%TO.P,RF_R7,2*%
%TO.N,GNDD*%
X-48069000Y-148902000D03*
%TD*%
D22*
%TO.P,L2,1,1*%
%TO.N,-5VL*%
X394935000Y-121805000D03*
D23*
%TO.P,L2,2,2*%
%TO.N,-5V*%
X402555000Y-121805000D03*
%TD*%
D14*
%TO.P,R39,1*%
%TO.N,Net-(R39-Pad1)*%
X367705000Y-96945000D03*
D13*
%TO.P,R39,2*%
%TO.N,+5V*%
X375325000Y-96945000D03*
%TD*%
D14*
%TO.P,R22,1*%
%TO.N,Net-(C98-Pad2)*%
X-28498000Y-18734331D03*
D13*
%TO.P,R22,2*%
%TO.N,Net-(R22-Pad2)*%
X-20878000Y-18734331D03*
%TD*%
D15*
%TO.P,U13,1,VBB*%
%TO.N,-5V*%
X361195000Y-46115000D03*
D16*
%TO.P,U13,2,Din*%
%TO.N,/video/AD6*%
X361195000Y-48655000D03*
%TO.P,U13,3,~{WRITE}*%
%TO.N,Net-(U10-Pad3)*%
X361195000Y-51195000D03*
%TO.P,U13,4,~{RAS}*%
%TO.N,Net-(U10-Pad4)*%
X361195000Y-53735000D03*
%TO.P,U13,5,A0*%
%TO.N,/video/AD7*%
X361195000Y-56275000D03*
%TO.P,U13,6,A2*%
%TO.N,/video/AD5*%
X361195000Y-58815000D03*
%TO.P,U13,7,A1*%
%TO.N,/video/AD6*%
X361195000Y-61355000D03*
%TO.P,U13,8,VDD*%
%TO.N,+12V*%
X361195000Y-63895000D03*
%TO.P,U13,9,VCC*%
%TO.N,+5V*%
X368815000Y-63895000D03*
%TO.P,U13,10,A5*%
%TO.N,/video/AD2*%
X368815000Y-61355000D03*
%TO.P,U13,11,A4*%
%TO.N,/video/AD3*%
X368815000Y-58815000D03*
%TO.P,U13,12,A3*%
%TO.N,/video/AD4*%
X368815000Y-56275000D03*
%TO.P,U13,13,A6*%
%TO.N,/video/AD1*%
X368815000Y-53735000D03*
%TO.P,U13,14,Dout*%
%TO.N,Net-(U13-Pad14)*%
X368815000Y-51195000D03*
%TO.P,U13,15,~{CAS}*%
%TO.N,Net-(U10-Pad15)*%
X368815000Y-48655000D03*
%TO.P,U13,16,VSS*%
%TO.N,GNDD*%
X368815000Y-46115000D03*
%TD*%
D14*
%TO.P,R71,1*%
%TO.N,Net-(C104-Pad2)*%
X-50868000Y-41684331D03*
D13*
%TO.P,R71,2*%
%TO.N,Net-(C104-Pad1)*%
X-43248000Y-41684331D03*
%TD*%
D14*
%TO.P,RF_R5,1*%
%TO.N,VDDF*%
X-66459000Y-160222000D03*
D13*
%TO.P,RF_R5,2*%
%TO.N,Net-(RF_C6-Pad1)*%
X-58839000Y-160222000D03*
%TD*%
D14*
%TO.P,R42,1*%
%TO.N,Net-(C64-Pad1)*%
X339877000Y-200619000D03*
D13*
%TO.P,R42,2*%
%TO.N,GNDD*%
X347497000Y-200619000D03*
%TD*%
D22*
%TO.P,L14,1,1*%
%TO.N,Net-(C91-Pad2)*%
X338405000Y-109895000D03*
D23*
%TO.P,L14,2,2*%
%TO.N,Net-(C90-Pad2)*%
X346025000Y-109895000D03*
%TD*%
D12*
%TO.P,RF_D1,1,K*%
%TO.N,VDDF*%
X-60009000Y-133822000D03*
D13*
%TO.P,RF_D1,2,A*%
%TO.N,/rf_mod/sub_rf_mod/5*%
X-49849000Y-133822000D03*
%TD*%
D14*
%TO.P,R12,1*%
%TO.N,+5V*%
X421805000Y-76565000D03*
D13*
%TO.P,R12,2*%
%TO.N,/cpu/~{BUSRQ}*%
X429425000Y-76565000D03*
%TD*%
D14*
%TO.P,R77,1*%
%TO.N,Net-(R77-Pad1)*%
X356155000Y-103595000D03*
D13*
%TO.P,R77,2*%
%TO.N,/clock_reset_misc_logic/~{RESET}*%
X363775000Y-103595000D03*
%TD*%
D15*
%TO.P,U17,1,VBB*%
%TO.N,-5V*%
X349595000Y-24215000D03*
D16*
%TO.P,U17,2,Din*%
%TO.N,/video/AD4*%
X349595000Y-26755000D03*
%TO.P,U17,3,~{WRITE}*%
%TO.N,Net-(U10-Pad3)*%
X349595000Y-29295000D03*
%TO.P,U17,4,~{RAS}*%
%TO.N,Net-(U10-Pad4)*%
X349595000Y-31835000D03*
%TO.P,U17,5,A0*%
%TO.N,/video/AD7*%
X349595000Y-34375000D03*
%TO.P,U17,6,A2*%
%TO.N,/video/AD5*%
X349595000Y-36915000D03*
%TO.P,U17,7,A1*%
%TO.N,/video/AD6*%
X349595000Y-39455000D03*
%TO.P,U17,8,VDD*%
%TO.N,+12V*%
X349595000Y-41995000D03*
%TO.P,U17,9,VCC*%
%TO.N,+5V*%
X357215000Y-41995000D03*
%TO.P,U17,10,A5*%
%TO.N,/video/AD2*%
X357215000Y-39455000D03*
%TO.P,U17,11,A4*%
%TO.N,/video/AD3*%
X357215000Y-36915000D03*
%TO.P,U17,12,A3*%
%TO.N,/video/AD4*%
X357215000Y-34375000D03*
%TO.P,U17,13,A6*%
%TO.N,/video/AD1*%
X357215000Y-31835000D03*
%TO.P,U17,14,Dout*%
%TO.N,Net-(U17-Pad14)*%
X357215000Y-29295000D03*
%TO.P,U17,15,~{CAS}*%
%TO.N,Net-(U10-Pad15)*%
X357215000Y-26755000D03*
%TO.P,U17,16,VSS*%
%TO.N,GNDD*%
X357215000Y-24215000D03*
%TD*%
D14*
%TO.P,RF_R8,1*%
%TO.N,Net-(RF_L2-Pad1)*%
X-66459000Y-156172000D03*
D13*
%TO.P,RF_R8,2*%
%TO.N,Net-(RF_C1-Pad1)*%
X-58839000Y-156172000D03*
%TD*%
D22*
%TO.P,L8,1,1*%
%TO.N,Net-(C63-Pad1)*%
X330377000Y-207619000D03*
D23*
%TO.P,L8,2,2*%
%TO.N,/rf_mod/B-Y*%
X337997000Y-207619000D03*
%TD*%
D14*
%TO.P,C13,1*%
%TO.N,GNDD*%
X326405000Y-133995000D03*
%TO.P,C13,2*%
%TO.N,+5V*%
X331405000Y-133995000D03*
%TD*%
D20*
%TO.P,Q4,1,E*%
%TO.N,GNDD*%
X-17768000Y-20784331D03*
D21*
%TO.P,Q4,2,B*%
%TO.N,Net-(C102-Pad1)*%
X-15228000Y-18244331D03*
%TO.P,Q4,3,C*%
%TO.N,Net-(C101-Pad1)*%
X-12688000Y-20784331D03*
%TD*%
D17*
%TO.P,RF_L3,1,1*%
%TO.N,Net-(RF_C6-Pad1)*%
X-44119000Y-148572000D03*
%TO.P,RF_L3,2,2*%
%TO.N,Net-(RF_C12-Pad2)*%
X-39119000Y-148572000D03*
%TD*%
D14*
%TO.P,RF_C4,1*%
%TO.N,Net-(RF_C3-Pad2)*%
X-38619000Y-138122000D03*
%TO.P,RF_C4,2*%
%TO.N,/rf_mod/sub_rf_mod/8*%
X-33619000Y-138122000D03*
%TD*%
D15*
%TO.P,U16,1,VBB*%
%TO.N,-5V*%
X361195000Y-24215000D03*
D16*
%TO.P,U16,2,Din*%
%TO.N,/video/AD0*%
X361195000Y-26755000D03*
%TO.P,U16,3,~{WRITE}*%
%TO.N,Net-(U10-Pad3)*%
X361195000Y-29295000D03*
%TO.P,U16,4,~{RAS}*%
%TO.N,Net-(U10-Pad4)*%
X361195000Y-31835000D03*
%TO.P,U16,5,A0*%
%TO.N,/video/AD7*%
X361195000Y-34375000D03*
%TO.P,U16,6,A2*%
%TO.N,/video/AD5*%
X361195000Y-36915000D03*
%TO.P,U16,7,A1*%
%TO.N,/video/AD6*%
X361195000Y-39455000D03*
%TO.P,U16,8,VDD*%
%TO.N,+12V*%
X361195000Y-41995000D03*
%TO.P,U16,9,VCC*%
%TO.N,+5V*%
X368815000Y-41995000D03*
%TO.P,U16,10,A5*%
%TO.N,/video/AD2*%
X368815000Y-39455000D03*
%TO.P,U16,11,A4*%
%TO.N,/video/AD3*%
X368815000Y-36915000D03*
%TO.P,U16,12,A3*%
%TO.N,/video/AD4*%
X368815000Y-34375000D03*
%TO.P,U16,13,A6*%
%TO.N,/video/AD1*%
X368815000Y-31835000D03*
%TO.P,U16,14,Dout*%
%TO.N,Net-(U16-Pad14)*%
X368815000Y-29295000D03*
%TO.P,U16,15,~{CAS}*%
%TO.N,Net-(U10-Pad15)*%
X368815000Y-26755000D03*
%TO.P,U16,16,VSS*%
%TO.N,GNDD*%
X368815000Y-24215000D03*
%TD*%
D14*
%TO.P,R23,1*%
%TO.N,Net-(C99-Pad1)*%
X-61618000Y-52984331D03*
D13*
%TO.P,R23,2*%
%TO.N,Net-(R23-Pad2)*%
X-53998000Y-52984331D03*
%TD*%
D14*
%TO.P,R26,1*%
%TO.N,Net-(J2-Pad40)*%
X-34798000Y-64770000D03*
D13*
%TO.P,R26,2*%
%TO.N,/clock_reset_misc_logic/~{CLK}*%
X-27178000Y-64770000D03*
%TD*%
D27*
%TO.P,WJ4,1,A*%
%TO.N,Net-(JP1-Pad1)*%
X496855000Y-49765000D03*
D28*
%TO.P,WJ4,2,B*%
%TO.N,/decoder_logic/~{ROM_ENABLE}*%
X504475000Y-49765000D03*
%TD*%
D22*
%TO.P,L15,1,1*%
%TO.N,Net-(C78-Pad2)*%
X348197000Y-165819000D03*
D23*
%TO.P,L15,2,2*%
%TO.N,/clock_reset_misc_logic/SND_CLK*%
X355817000Y-165819000D03*
%TD*%
D29*
%TO.P,L6,1,1*%
%TO.N,Net-(L6-Pad1)*%
X393235000Y-102795000D03*
D30*
%TO.P,L6,2,2*%
%TO.N,+5V*%
X408475000Y-102795000D03*
%TD*%
D14*
%TO.P,R10,1*%
%TO.N,+5V*%
X336305000Y-115595000D03*
D13*
%TO.P,R10,2*%
%TO.N,/clock_reset_misc_logic/~{RESET}*%
X343925000Y-115595000D03*
%TD*%
D15*
%TO.P,U20,1,D2*%
%TO.N,/cpu/D5*%
X389367000Y-153939000D03*
D16*
%TO.P,U20,2,D1*%
%TO.N,/cpu/D6*%
X389367000Y-156479000D03*
%TO.P,U20,3,D0*%
%TO.N,/cpu/D7*%
X389367000Y-159019000D03*
%TO.P,U20,4,RDY*%
%TO.N,/clock_reset_misc_logic/~{WAIT}*%
X389367000Y-161559000D03*
%TO.P,U20,5,~{WE}*%
%TO.N,/decoder_logic/~{SND_ENABLE}*%
X389367000Y-164099000D03*
%TO.P,U20,6,~{CE}*%
X389367000Y-166639000D03*
%TO.P,U20,7,OUT*%
%TO.N,/io_ports/SND_OUT*%
X389367000Y-169179000D03*
%TO.P,U20,8,GND*%
%TO.N,GNDD*%
X389367000Y-171719000D03*
%TO.P,U20,9,N.C.*%
%TO.N,unconnected-(U20-Pad9)*%
X396987000Y-171719000D03*
%TO.P,U20,10,D7*%
%TO.N,/cpu/D0*%
X396987000Y-169179000D03*
%TO.P,U20,11,D6*%
%TO.N,/cpu/D1*%
X396987000Y-166639000D03*
%TO.P,U20,12,D5*%
%TO.N,/cpu/D2*%
X396987000Y-164099000D03*
%TO.P,U20,13,D4*%
%TO.N,/cpu/D3*%
X396987000Y-161559000D03*
%TO.P,U20,14,CLK*%
%TO.N,/clock_reset_misc_logic/SND_CLK*%
X396987000Y-159019000D03*
%TO.P,U20,15,D3*%
%TO.N,/cpu/D4*%
X396987000Y-156479000D03*
%TO.P,U20,16,VCC*%
%TO.N,+5V*%
X396987000Y-153939000D03*
%TD*%
D14*
%TO.P,RF_C10,1*%
%TO.N,Net-(RF_C10-Pad1)*%
X-67829000Y-180692000D03*
%TO.P,RF_C10,2*%
%TO.N,Net-(RF_C10-Pad2)*%
X-62829000Y-180692000D03*
%TD*%
D17*
%TO.P,RF_L1,1,1*%
%TO.N,Net-(RF_C10-Pad2)*%
X-27249000Y-136922000D03*
%TO.P,RF_L1,2,2*%
%TO.N,Net-(RF_C11-Pad1)*%
X-22249000Y-136922000D03*
%TD*%
D14*
%TO.P,C102,1*%
%TO.N,Net-(C102-Pad1)*%
X-61348000Y-57034331D03*
%TO.P,C102,2*%
%TO.N,Net-(C102-Pad2)*%
X-56348000Y-57034331D03*
%TD*%
%TO.P,C100,1*%
%TO.N,Net-(C100-Pad1)*%
X359347000Y-172269000D03*
%TO.P,C100,2*%
%TO.N,/rf_mod/sub_rf_mod/2*%
X364347000Y-172269000D03*
%TD*%
D15*
%TO.P,U18,1,G1*%
%TO.N,/controller/~{CTRL_READ}*%
X-50468000Y-6634331D03*
D16*
%TO.P,U18,2,A0*%
%TO.N,unconnected-(U18-Pad2)*%
X-50468000Y-9174331D03*
%TO.P,U18,3,A1*%
%TO.N,Net-(J6-Pad6)*%
X-50468000Y-11714331D03*
%TO.P,U18,4,A2*%
%TO.N,Net-(J6-Pad7)*%
X-50468000Y-14254331D03*
%TO.P,U18,5,A3*%
%TO.N,Net-(C103-Pad2)*%
X-50468000Y-16794331D03*
%TO.P,U18,6,A4*%
%TO.N,Net-(J6-Pad3)*%
X-50468000Y-19334331D03*
%TO.P,U18,7,A5*%
%TO.N,Net-(J6-Pad2)*%
X-50468000Y-21874331D03*
%TO.P,U18,8,A6*%
%TO.N,Net-(J6-Pad4)*%
X-50468000Y-24414331D03*
%TO.P,U18,9,A7*%
%TO.N,Net-(J6-Pad1)*%
X-50468000Y-26954331D03*
%TO.P,U18,10,GND*%
%TO.N,GNDD*%
X-50468000Y-29494331D03*
%TO.P,U18,11,Y7*%
%TO.N,/cpu/D0*%
X-42848000Y-29494331D03*
%TO.P,U18,12,Y6*%
%TO.N,/cpu/D1*%
X-42848000Y-26954331D03*
%TO.P,U18,13,Y5*%
%TO.N,/cpu/D2*%
X-42848000Y-24414331D03*
%TO.P,U18,14,Y4*%
%TO.N,/cpu/D3*%
X-42848000Y-21874331D03*
%TO.P,U18,15,Y3*%
%TO.N,/cpu/D4*%
X-42848000Y-19334331D03*
%TO.P,U18,16,Y2*%
%TO.N,/cpu/D5*%
X-42848000Y-16794331D03*
%TO.P,U18,17,Y1*%
%TO.N,/cpu/D6*%
X-42848000Y-14254331D03*
%TO.P,U18,18,Y0*%
%TO.N,/cpu/D7*%
X-42848000Y-11714331D03*
%TO.P,U18,19,G2*%
%TO.N,/clock_reset_misc_logic/~{CTRL_READ_2}*%
X-42848000Y-9174331D03*
%TO.P,U18,20,VCC*%
%TO.N,+5V*%
X-42848000Y-6634331D03*
%TD*%
D14*
%TO.P,R64,1*%
%TO.N,GNDD*%
X357845000Y-112295000D03*
D13*
%TO.P,R64,2*%
%TO.N,Net-(Q2-Pad3)*%
X365465000Y-112295000D03*
%TD*%
D37*
%TO.P,J1,1,Pin_1*%
%TO.N,/cpu/D2*%
X134620000Y-170942000D03*
%TO.P,J1,2,Pin_2*%
%TO.N,/decoder_logic/~{CS_hE000}*%
X134620000Y-175792000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,/cpu/D1*%
X132080000Y-170942000D03*
%TO.P,J1,4,Pin_4*%
%TO.N,/cpu/D3*%
X132080000Y-175792000D03*
%TO.P,J1,5,Pin_5*%
%TO.N,/cpu/D0*%
X129540000Y-170942000D03*
%TO.P,J1,6,Pin_6*%
%TO.N,/cpu/D4*%
X129540000Y-175792000D03*
%TO.P,J1,7,Pin_7*%
%TO.N,/cpu/A0*%
X127000000Y-170942000D03*
%TO.P,J1,8,Pin_8*%
%TO.N,/cpu/D5*%
X127000000Y-175792000D03*
%TO.P,J1,9,Pin_9*%
%TO.N,/cpu/A1*%
X124460000Y-170942000D03*
%TO.P,J1,10,Pin_10*%
%TO.N,/cpu/D6*%
X124460000Y-175792000D03*
%TO.P,J1,11,Pin_11*%
%TO.N,/cpu/A2*%
X121920000Y-170942000D03*
%TO.P,J1,12,Pin_12*%
%TO.N,/cpu/D7*%
X121920000Y-175792000D03*
%TO.P,J1,13,Pin_13*%
%TO.N,GND*%
X119380000Y-170942000D03*
%TO.P,J1,14,Pin_14*%
%TO.N,/cpu/A11*%
X119380000Y-175792000D03*
%TO.P,J1,15,Pin_15*%
%TO.N,/cpu/A3*%
X116840000Y-170942000D03*
%TO.P,J1,16,Pin_16*%
%TO.N,/cpu/A10*%
X116840000Y-175792000D03*
%TO.P,J1,17,Pin_17*%
%TO.N,/cpu/A4*%
X114300000Y-170942000D03*
%TO.P,J1,18,Pin_18*%
%TO.N,/decoder_logic/~{CS_h8000}*%
X114300000Y-175792000D03*
%TO.P,J1,19,Pin_19*%
%TO.N,/cpu/A13*%
X111760000Y-170942000D03*
%TO.P,J1,20,Pin_20*%
%TO.N,/cpu/A14*%
X111760000Y-175792000D03*
%TO.P,J1,21,Pin_21*%
%TO.N,/cpu/A5*%
X109220000Y-170942000D03*
%TO.P,J1,22,Pin_22*%
%TO.N,/decoder_logic/~{CS_hA000}*%
X109220000Y-175792000D03*
%TO.P,J1,23,Pin_23*%
%TO.N,/cpu/A6*%
X106680000Y-170942000D03*
%TO.P,J1,24,Pin_24*%
%TO.N,/cpu/A12*%
X106680000Y-175792000D03*
%TO.P,J1,25,Pin_25*%
%TO.N,/cpu/A7*%
X104140000Y-170942000D03*
%TO.P,J1,26,Pin_26*%
%TO.N,/cpu/A9*%
X104140000Y-175792000D03*
%TO.P,J1,27,Pin_27*%
%TO.N,/decoder_logic/~{CS_hC000}*%
X101600000Y-170942000D03*
%TO.P,J1,28,Pin_28*%
%TO.N,/cpu/A8*%
X101600000Y-175792000D03*
%TO.P,J1,29,Pin_29*%
%TO.N,GNDD*%
X99060000Y-170942000D03*
%TO.P,J1,30,Pin_30*%
%TO.N,+5V*%
X99060000Y-175792000D03*
D38*
%TO.P,J1,MH1*%
%TO.N,N/C*%
X143190000Y-173367000D03*
%TO.P,J1,MH2*%
X90490000Y-173367000D03*
%TD*%
D27*
%TO.P,RF_JP1,1,A*%
%TO.N,Net-(RF_C1-Pad1)*%
X-88869000Y-173742000D03*
D28*
%TO.P,RF_JP1,2,B*%
%TO.N,VDDF*%
X-81249000Y-173742000D03*
%TD*%
D12*
%TO.P,C68,1*%
%TO.N,Net-(C68-Pad1)*%
X333716775Y-180119000D03*
D14*
%TO.P,C68,2*%
%TO.N,Net-(C68-Pad2)*%
X335716775Y-180119000D03*
%TD*%
%TO.P,C78,1*%
%TO.N,/rf_mod/sub_rf_mod/8*%
X347797000Y-171519000D03*
%TO.P,C78,2*%
%TO.N,Net-(C78-Pad2)*%
X352797000Y-171519000D03*
%TD*%
%TO.P,C91,1*%
%TO.N,GNDD*%
X380855000Y-88845000D03*
%TO.P,C91,2*%
%TO.N,Net-(C91-Pad2)*%
X385855000Y-88845000D03*
%TD*%
%TO.P,C47,1*%
%TO.N,GNDD*%
X394535000Y-127505000D03*
%TO.P,C47,2*%
%TO.N,+12C*%
X399535000Y-127505000D03*
%TD*%
D12*
%TO.P,UR26,1,common*%
%TO.N,Net-(R65-Pad2)*%
X-94768000Y-50094331D03*
D13*
%TO.P,UR26,2,R1*%
%TO.N,Net-(J6-Pad1)*%
X-92228000Y-50094331D03*
%TO.P,UR26,3,R2*%
%TO.N,Net-(J6-Pad4)*%
X-89688000Y-50094331D03*
%TO.P,UR26,4,R3*%
%TO.N,Net-(J6-Pad2)*%
X-87148000Y-50094331D03*
%TO.P,UR26,5,R4*%
%TO.N,Net-(J6-Pad3)*%
X-84608000Y-50094331D03*
%TO.P,UR26,6,R5*%
%TO.N,Net-(C103-Pad2)*%
X-82068000Y-50094331D03*
%TO.P,UR26,7,R6*%
%TO.N,Net-(J6-Pad7)*%
X-79528000Y-50094331D03*
%TO.P,UR26,8,R7*%
%TO.N,Net-(J6-Pad6)*%
X-76988000Y-50094331D03*
%TD*%
D14*
%TO.P,R60,1*%
%TO.N,/clock_reset_misc_logic/~{CLK}*%
X360245000Y-107645000D03*
D13*
%TO.P,R60,2*%
%TO.N,Net-(Q2-Pad3)*%
X367865000Y-107645000D03*
%TD*%
D14*
%TO.P,R73,1*%
%TO.N,+5V*%
X329945000Y-76565000D03*
D13*
%TO.P,R73,2*%
%TO.N,/io_ports/~{VDP_RESET}*%
X337565000Y-76565000D03*
%TD*%
D12*
%TO.P,RF_C13,1*%
%TO.N,VDDF*%
X-17509225Y-135322000D03*
D14*
%TO.P,RF_C13,2*%
%TO.N,GNDD*%
X-15509225Y-135322000D03*
%TD*%
D15*
%TO.P,U22,1*%
%TO.N,Net-(C90-Pad2)*%
X344955000Y-88895000D03*
D16*
%TO.P,U22,2*%
%TO.N,Net-(C91-Pad2)*%
X344955000Y-91435000D03*
%TO.P,U22,3*%
X344955000Y-93975000D03*
%TO.P,U22,4*%
%TO.N,/clock_reset_misc_logic/VDP_CLK*%
X344955000Y-96515000D03*
%TO.P,U22,5*%
%TO.N,/clock_reset_misc_logic/~{M1}*%
X344955000Y-99055000D03*
%TO.P,U22,6*%
%TO.N,Net-(U22-Pad6)*%
X344955000Y-101595000D03*
%TO.P,U22,7,GND*%
%TO.N,GNDD*%
X344955000Y-104135000D03*
%TO.P,U22,8*%
%TO.N,Net-(C70-Pad1)*%
X352575000Y-104135000D03*
%TO.P,U22,9*%
%TO.N,Net-(C1-Pad2)*%
X352575000Y-101595000D03*
%TO.P,U22,10*%
%TO.N,Net-(C1-Pad1)*%
X352575000Y-99055000D03*
%TO.P,U22,11*%
%TO.N,Net-(R6-Pad2)*%
X352575000Y-96515000D03*
%TO.P,U22,12*%
%TO.N,/clock_reset_misc_logic/RFSH*%
X352575000Y-93975000D03*
%TO.P,U22,13*%
%TO.N,/clock_reset_misc_logic/~{RFSH}*%
X352575000Y-91435000D03*
%TO.P,U22,14,VCC*%
%TO.N,+5V*%
X352575000Y-88895000D03*
%TD*%
D14*
%TO.P,RF_R9,1*%
%TO.N,Net-(RF_C7-Pad2)*%
X-49589000Y-141672000D03*
D13*
%TO.P,RF_R9,2*%
%TO.N,Net-(RF_C1-Pad1)*%
X-41969000Y-141672000D03*
%TD*%
D21*
%TO.P,Y1,1,1*%
%TO.N,Net-(R6-Pad2)*%
X358605000Y-90145000D03*
%TO.P,Y1,2,2*%
%TO.N,Net-(C70-Pad2)*%
X363485000Y-90145000D03*
%TD*%
D31*
%TO.P,H2,1,1*%
%TO.N,GNDD*%
X38354000Y-30873000D03*
%TD*%
D14*
%TO.P,R49,1*%
%TO.N,Net-(Q3-Pad3)*%
X369197000Y-172269000D03*
D13*
%TO.P,R49,2*%
%TO.N,GNDD*%
X376817000Y-172269000D03*
%TD*%
D14*
%TO.P,RF_R4,1*%
%TO.N,GNDD*%
X-55689000Y-152952000D03*
D13*
%TO.P,RF_R4,2*%
%TO.N,/rf_mod/sub_rf_mod/5*%
X-48069000Y-152952000D03*
%TD*%
D14*
%TO.P,C1,1*%
%TO.N,Net-(C1-Pad1)*%
X357855000Y-95495000D03*
%TO.P,C1,2*%
%TO.N,Net-(C1-Pad2)*%
X362855000Y-95495000D03*
%TD*%
D20*
%TO.P,Q6,1,E*%
%TO.N,Net-(C68-Pad2)*%
X350607000Y-198619000D03*
D21*
%TO.P,Q6,2,B*%
%TO.N,Net-(C64-Pad1)*%
X353147000Y-196079000D03*
%TO.P,Q6,3,C*%
%TO.N,GNDD*%
X355687000Y-198619000D03*
%TD*%
D14*
%TO.P,C103,1*%
%TO.N,Net-(C103-Pad1)*%
X-49168000Y-33584331D03*
%TO.P,C103,2*%
%TO.N,Net-(C103-Pad2)*%
X-44168000Y-33584331D03*
%TD*%
D31*
%TO.P,H4,1,1*%
%TO.N,GNDD*%
X184150000Y-33921000D03*
%TD*%
D14*
%TO.P,R62,1*%
%TO.N,Net-(Q2-Pad3)*%
X357845000Y-116345000D03*
D13*
%TO.P,R62,2*%
%TO.N,Net-(C90-Pad1)*%
X365465000Y-116345000D03*
%TD*%
D14*
%TO.P,RF_R2,1*%
%TO.N,Net-(RF_C5-Pad1)*%
X-49589000Y-137622000D03*
D13*
%TO.P,RF_R2,2*%
%TO.N,/rf_mod/sub_rf_mod/8*%
X-41969000Y-137622000D03*
%TD*%
D14*
%TO.P,R40,1*%
%TO.N,Net-(C62-Pad1)*%
X339877000Y-196569000D03*
D13*
%TO.P,R40,2*%
%TO.N,GNDD*%
X347497000Y-196569000D03*
%TD*%
D14*
%TO.P,R9,1*%
%TO.N,/clock_reset_misc_logic/EXP_RESET*%
X366925000Y-100995000D03*
D13*
%TO.P,R9,2*%
%TO.N,GNDD*%
X374545000Y-100995000D03*
%TD*%
D12*
%TO.P,CR2,1,K*%
%TO.N,/clock_reset_misc_logic/INT*%
X-39268000Y-22534331D03*
D13*
%TO.P,CR2,2,A*%
%TO.N,Net-(C65-Pad1)*%
X-31648000Y-22534331D03*
%TD*%
D14*
%TO.P,R35,1*%
%TO.N,+5V*%
X349475000Y-108245000D03*
D13*
%TO.P,R35,2*%
%TO.N,/clock_reset_misc_logic/~{AUD_DECODE_2}*%
X357095000Y-108245000D03*
%TD*%
D14*
%TO.P,R19,1*%
%TO.N,Net-(J5-Pad9)*%
X-72318000Y-61084331D03*
D13*
%TO.P,R19,2*%
%TO.N,Net-(C17-Pad2)*%
X-64698000Y-61084331D03*
%TD*%
D39*
%TO.P,J0,1,Pin_1*%
%TO.N,GNDD*%
X30375000Y-168443000D03*
D40*
%TO.P,J0,2,Pin_2*%
%TO.N,-5C*%
X30375000Y-172403000D03*
%TO.P,J0,3,Pin_3*%
%TO.N,+12C*%
X30375000Y-176363000D03*
%TO.P,J0,4,Pin_4*%
%TO.N,+5C*%
X30375000Y-180323000D03*
%TD*%
D15*
%TO.P,RF_U1,1,CHROMA_LEAD*%
%TO.N,Net-(RF_C3-Pad1)*%
X-89169000Y-134122000D03*
D16*
%TO.P,RF_U1,2,R-Y*%
%TO.N,/rf_mod/sub_rf_mod/3*%
X-89169000Y-136662000D03*
%TO.P,RF_U1,3,CHROMA_BIAS*%
%TO.N,/rf_mod/sub_rf_mod/5*%
X-89169000Y-139202000D03*
%TO.P,RF_U1,4,B-Y*%
%TO.N,/rf_mod/sub_rf_mod/7*%
X-89169000Y-141742000D03*
%TO.P,RF_U1,5,GND*%
%TO.N,GNDD*%
X-89169000Y-144282000D03*
%TO.P,RF_U1,6,CHB_TANK1*%
%TO.N,Net-(RF_C12-Pad2)*%
X-89169000Y-146822000D03*
%TO.P,RF_U1,7,CHB_TANK2*%
%TO.N,Net-(RF_C6-Pad1)*%
X-89169000Y-149362000D03*
%TO.P,RF_U1,8,CHA_TANK1*%
%TO.N,unconnected-(RF_U1-Pad8)*%
X-89169000Y-151902000D03*
%TO.P,RF_U1,9,CHA_TANK2*%
%TO.N,unconnected-(RF_U1-Pad9)*%
X-89169000Y-154442000D03*
%TO.P,RF_U1,10,CHB_OUTPUT*%
%TO.N,Net-(RF_L2-Pad1)*%
X-81549000Y-154442000D03*
%TO.P,RF_U1,11,CHA_OUTPUT*%
%TO.N,unconnected-(RF_U1-Pad11)*%
X-81549000Y-151902000D03*
%TO.P,RF_U1,12,VIDEO_IN*%
%TO.N,Net-(RF_C7-Pad2)*%
X-81549000Y-149362000D03*
%TO.P,RF_U1,13,CHROMA_SUBCAR*%
%TO.N,/rf_mod/sub_rf_mod/6*%
X-81549000Y-146822000D03*
%TO.P,RF_U1,14,RF_SUPPLY*%
%TO.N,Net-(RF_C1-Pad1)*%
X-81549000Y-144282000D03*
%TO.P,RF_U1,15,SOUND_TANK*%
%TO.N,Net-(RF_D2-Pad1)*%
X-81549000Y-141742000D03*
%TO.P,RF_U1,16,CHROMA_SUPPLY*%
%TO.N,Net-(RF_C1-Pad1)*%
X-81549000Y-139202000D03*
%TO.P,RF_U1,17,CHROMA_OSC*%
%TO.N,unconnected-(RF_U1-Pad17)*%
X-81549000Y-136662000D03*
%TO.P,RF_U1,18,CHROMA_LAG*%
%TO.N,Net-(RF_C5-Pad1)*%
X-81549000Y-134122000D03*
%TD*%
D14*
%TO.P,R55,1*%
%TO.N,/rf_mod/sub_rf_mod/6*%
X339877000Y-188469000D03*
D13*
%TO.P,R55,2*%
%TO.N,Net-(C68-Pad1)*%
X347497000Y-188469000D03*
%TD*%
D14*
%TO.P,C104,1*%
%TO.N,Net-(C104-Pad1)*%
X-28298000Y-22784331D03*
%TO.P,C104,2*%
%TO.N,Net-(C104-Pad2)*%
X-23298000Y-22784331D03*
%TD*%
%TO.P,C10,1*%
%TO.N,+5V*%
X-37568000Y-14684331D03*
%TO.P,C10,2*%
%TO.N,GNDD*%
X-32568000Y-14684331D03*
%TD*%
%TO.P,C61,1*%
%TO.N,Net-(C61-Pad1)*%
X-26018000Y-6584331D03*
%TO.P,C61,2*%
%TO.N,Net-(C102-Pad2)*%
X-21018000Y-6584331D03*
%TD*%
D41*
%TO.P,RF_VL1,1,1*%
%TO.N,Net-(RF_C1-Pad1)*%
X-53373000Y-137807000D03*
%TO.P,RF_VL1,2,2*%
%TO.N,unconnected-(RF_VL1-Pad2)*%
X-56929000Y-137807000D03*
%TO.P,RF_VL1,3,3*%
%TO.N,Net-(RF_D2-Pad1)*%
X-60485000Y-137807000D03*
%TO.P,RF_VL1,4*%
%TO.N,N/C*%
X-60485000Y-144919000D03*
%TO.P,RF_VL1,6*%
X-53373000Y-144919000D03*
%TD*%
D14*
%TO.P,R5,1*%
%TO.N,Net-(C70-Pad1)*%
X347075000Y-119645000D03*
D13*
%TO.P,R5,2*%
%TO.N,Net-(C1-Pad2)*%
X354695000Y-119645000D03*
%TD*%
D31*
%TO.P,H3,1,1*%
%TO.N,GNDD*%
X183642000Y-221373000D03*
%TD*%
D15*
%TO.P,U11,1,VBB*%
%TO.N,-5V*%
X349595000Y-46115000D03*
D16*
%TO.P,U11,2,Din*%
%TO.N,/video/AD7*%
X349595000Y-48655000D03*
%TO.P,U11,3,~{WRITE}*%
%TO.N,Net-(U10-Pad3)*%
X349595000Y-51195000D03*
%TO.P,U11,4,~{RAS}*%
%TO.N,Net-(U10-Pad4)*%
X349595000Y-53735000D03*
%TO.P,U11,5,A0*%
%TO.N,/video/AD7*%
X349595000Y-56275000D03*
%TO.P,U11,6,A2*%
%TO.N,/video/AD5*%
X349595000Y-58815000D03*
%TO.P,U11,7,A1*%
%TO.N,/video/AD6*%
X349595000Y-61355000D03*
%TO.P,U11,8,VDD*%
%TO.N,+12V*%
X349595000Y-63895000D03*
%TO.P,U11,9,VCC*%
%TO.N,+5V*%
X357215000Y-63895000D03*
%TO.P,U11,10,A5*%
%TO.N,/video/AD2*%
X357215000Y-61355000D03*
%TO.P,U11,11,A4*%
%TO.N,/video/AD3*%
X357215000Y-58815000D03*
%TO.P,U11,12,A3*%
%TO.N,/video/AD4*%
X357215000Y-56275000D03*
%TO.P,U11,13,A6*%
%TO.N,/video/AD1*%
X357215000Y-53735000D03*
%TO.P,U11,14,Dout*%
%TO.N,Net-(U11-Pad14)*%
X357215000Y-51195000D03*
%TO.P,U11,15,~{CAS}*%
%TO.N,Net-(U10-Pad15)*%
X357215000Y-48655000D03*
%TO.P,U11,16,VSS*%
%TO.N,GNDD*%
X357215000Y-46115000D03*
%TD*%
D14*
%TO.P,C98,1*%
%TO.N,GNDD*%
X-82168000Y-58644331D03*
%TO.P,C98,2*%
%TO.N,Net-(C98-Pad2)*%
X-77168000Y-58644331D03*
%TD*%
%TO.P,R7,1*%
%TO.N,+5V*%
X347075000Y-123695000D03*
D13*
%TO.P,R7,2*%
%TO.N,/clock_reset_misc_logic/EXP_RESET*%
X354695000Y-123695000D03*
%TD*%
D14*
%TO.P,RF_R6,1*%
%TO.N,Net-(RF_C12-Pad2)*%
X-78799000Y-178942000D03*
D13*
%TO.P,RF_R6,2*%
%TO.N,VDDF*%
X-71179000Y-178942000D03*
%TD*%
D27*
%TO.P,WJ2,1,A*%
%TO.N,+12VL*%
X393535000Y-96345000D03*
D28*
%TO.P,WJ2,2,B*%
%TO.N,VDDA*%
X401155000Y-96345000D03*
%TD*%
D14*
%TO.P,C99,1*%
%TO.N,Net-(C99-Pad1)*%
X-93718000Y-58644331D03*
%TO.P,C99,2*%
%TO.N,GNDD*%
X-88718000Y-58644331D03*
%TD*%
D15*
%TO.P,U12,1,VBB*%
%TO.N,-5V*%
X384395000Y-24215000D03*
D16*
%TO.P,U12,2,Din*%
%TO.N,/video/AD2*%
X384395000Y-26755000D03*
%TO.P,U12,3,~{WRITE}*%
%TO.N,Net-(U10-Pad3)*%
X384395000Y-29295000D03*
%TO.P,U12,4,~{RAS}*%
%TO.N,Net-(U10-Pad4)*%
X384395000Y-31835000D03*
%TO.P,U12,5,A0*%
%TO.N,/video/AD7*%
X384395000Y-34375000D03*
%TO.P,U12,6,A2*%
%TO.N,/video/AD5*%
X384395000Y-36915000D03*
%TO.P,U12,7,A1*%
%TO.N,/video/AD6*%
X384395000Y-39455000D03*
%TO.P,U12,8,VDD*%
%TO.N,+12V*%
X384395000Y-41995000D03*
%TO.P,U12,9,VCC*%
%TO.N,+5V*%
X392015000Y-41995000D03*
%TO.P,U12,10,A5*%
%TO.N,/video/AD2*%
X392015000Y-39455000D03*
%TO.P,U12,11,A4*%
%TO.N,/video/AD3*%
X392015000Y-36915000D03*
%TO.P,U12,12,A3*%
%TO.N,/video/AD4*%
X392015000Y-34375000D03*
%TO.P,U12,13,A6*%
%TO.N,/video/AD1*%
X392015000Y-31835000D03*
%TO.P,U12,14,Dout*%
%TO.N,Net-(U12-Pad14)*%
X392015000Y-29295000D03*
%TO.P,U12,15,~{CAS}*%
%TO.N,Net-(U10-Pad15)*%
X392015000Y-26755000D03*
%TO.P,U12,16,VSS*%
%TO.N,GNDD*%
X392015000Y-24215000D03*
%TD*%
D14*
%TO.P,C50,1*%
%TO.N,GNDD*%
X412285000Y-110095000D03*
%TO.P,C50,2*%
%TO.N,+12VL*%
X417285000Y-110095000D03*
%TD*%
M02*
