#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-26-gb0c57ab1-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2009.vpi";
S_0x562a065d7120 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x562a065d72b0 .scope module, "tb_fib" "tb_fib" 3 1;
 .timescale 0 0;
P_0x562a065cd520 .param/l "CLK_PERIOD" 1 3 21, +C4<00000000000000000000000000001010>;
v0x562a06607730_0 .var "clk", 0 0;
v0x562a06607800_0 .var "fib_in", 7 0;
v0x562a066078d0_0 .net "fib_out", 31 0, v0x562a06606750_0;  1 drivers
v0x562a066079d0_0 .net "rdy_in", 0 0, v0x562a06606c00_0;  1 drivers
v0x562a06607aa0_0 .var "rdy_out", 0 0;
v0x562a06607b90_0 .var "rst_n", 0 0;
v0x562a06607c60_0 .var "vld_in", 0 0;
v0x562a06607d30_0 .net "vld_out", 0 0, v0x562a06606f00_0;  1 drivers
S_0x562a065934e0 .scope module, "Fib" "fib" 3 9, 4 2 0, S_0x562a065d72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "fib_in";
    .port_info 3 /INPUT 1 "vld_in";
    .port_info 4 /INPUT 1 "rdy_out";
    .port_info 5 /OUTPUT 1 "rdy_in";
    .port_info 6 /OUTPUT 32 "fib_out";
    .port_info 7 /OUTPUT 1 "vld_out";
enum0x562a065b9580 .enum2/s (32)
   "RESET" 0,
   "CALC" 1,
   "DONE" 2
 ;
v0x562a065ba010_0 .net "clk", 0 0, v0x562a06607730_0;  1 drivers
v0x562a06606580_0 .var "count", 7 0;
v0x562a06606660_0 .net "fib_in", 7 0, v0x562a06607800_0;  1 drivers
v0x562a06606750_0 .var "fib_out", 31 0;
v0x562a06606830_0 .var "limit", 7 0;
v0x562a06606960_0 .var/2s "next_state", 31 0;
v0x562a06606a40_0 .var/2s "present_state", 31 0;
v0x562a06606b20_0 .var "prev", 31 0;
v0x562a06606c00_0 .var "rdy_in", 0 0;
v0x562a06606cc0_0 .net "rdy_out", 0 0, v0x562a06607aa0_0;  1 drivers
v0x562a06606d80_0 .net "rst_n", 0 0, v0x562a06607b90_0;  1 drivers
v0x562a06606e40_0 .net "vld_in", 0 0, v0x562a06607c60_0;  1 drivers
v0x562a06606f00_0 .var "vld_out", 0 0;
E_0x562a065b9680/0 .event anyedge, v0x562a06606a40_0, v0x562a06606e40_0, v0x562a06606580_0, v0x562a06606830_0;
E_0x562a065b9680/1 .event anyedge, v0x562a06606cc0_0;
E_0x562a065b9680 .event/or E_0x562a065b9680/0, E_0x562a065b9680/1;
E_0x562a065b9520 .event posedge, v0x562a065ba010_0;
S_0x562a066070c0 .scope task, "reset" "reset" 3 47, 3 47 0, S_0x562a065d72b0;
 .timescale 0 0;
TD_tb_fib.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a06607b90_0, 0, 1;
    %fork t_1, S_0x562a06607270;
    %jmp t_0;
    .scope S_0x562a06607270;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a06607450_0, 0, 32;
T_0.0 ; Top of for-loop
    %load/vec4 v0x562a06607450_0;
    %cmpi/s 5, 0, 32;
	  %jmp/0xz T_0.1, 5;
    %wait E_0x562a065b9520;
T_0.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x562a06607450_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x562a06607450_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %end;
    .scope S_0x562a066070c0;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a06607b90_0, 0, 1;
    %end;
S_0x562a06607270 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 49, 3 49 0, S_0x562a066070c0;
 .timescale 0 0;
v0x562a06607450_0 .var/2s "i", 31 0;
S_0x562a06607550 .scope task, "test_base" "test_base" 3 55, 3 55 0, S_0x562a065d72b0;
 .timescale 0 0;
TD_tb_fib.test_base ;
    %fork TD_tb_fib.reset, S_0x562a066070c0;
    %join;
    %load/vec4 v0x562a066079d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.3, 4;
    %jmp T_1.4;
T_1.3 ;
    %vpi_call/w 3 57 "$error", "rdy_in not set by default" {0 0 0};
T_1.4 ;
    %load/vec4 v0x562a066078d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.5, 4;
    %jmp T_1.6;
T_1.5 ;
    %vpi_call/w 3 58 "$error", "fib_out not zero by default" {0 0 0};
T_1.6 ;
    %load/vec4 v0x562a06607d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.7, 4;
    %jmp T_1.8;
T_1.7 ;
    %vpi_call/w 3 59 "$error", "vld_out not zero by default" {0 0 0};
T_1.8 ;
    %end;
    .scope S_0x562a065934e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a06606a40_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562a06606830_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562a06606580_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a06606b20_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_0x562a065934e0;
T_3 ;
    %wait E_0x562a065b9520;
    %load/vec4 v0x562a06606d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562a06606a40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562a06606830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562a06606580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562a06606b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562a06606750_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x562a06606960_0;
    %assign/vec4 v0x562a06606a40_0, 0;
    %load/vec4 v0x562a06606960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562a06606830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562a06606580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562a06606b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562a06606750_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x562a06606a40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x562a06606660_0;
    %assign/vec4 v0x562a06606830_0, 0;
T_3.6 ;
    %load/vec4 v0x562a06606580_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.8, 5;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x562a06606580_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x562a06606750_0, 0;
    %load/vec4 v0x562a06606750_0;
    %assign/vec4 v0x562a06606b20_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x562a06606750_0;
    %load/vec4 v0x562a06606b20_0;
    %add;
    %assign/vec4 v0x562a06606750_0, 0;
    %load/vec4 v0x562a06606750_0;
    %assign/vec4 v0x562a06606b20_0, 0;
T_3.9 ;
    %load/vec4 v0x562a06606580_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x562a06606580_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x562a065934e0;
T_4 ;
Ewait_0 .event/or E_0x562a065b9680, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x562a06606a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a06606c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a06606f00_0, 0, 1;
    %load/vec4 v0x562a06606e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x562a06606960_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a06606960_0, 0, 32;
T_4.5 ;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a06606c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a06606f00_0, 0, 1;
    %load/vec4 v0x562a06606830_0;
    %load/vec4 v0x562a06606580_0;
    %cmp/u;
    %jmp/0xz  T_4.6, 5;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x562a06606960_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x562a06606960_0, 0, 32;
T_4.7 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a06606c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a06606f00_0, 0, 1;
    %load/vec4 v0x562a06606cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562a06606960_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x562a06606960_0, 0, 32;
T_4.9 ;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x562a065d72b0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x562a06607730_0;
    %inv;
    %assign/vec4 v0x562a06607730_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x562a065d72b0;
T_6 ;
    %vpi_call/w 3 30 "$dumpfile", "tb_fib.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x562a065d72b0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562a06607b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a06607c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a06607aa0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562a06607800_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562a06607730_0, 0, 1;
    %vpi_call/w 3 39 "$display", "Testing Base Case..." {0 0 0};
    %fork TD_tb_fib.test_base, S_0x562a06607550;
    %join;
    %vpi_call/w 3 41 "$display", "SUCCESS" {0 0 0};
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_fib.sv";
    "/home/asic/workspace/lab1-rpeters54/rtl/fib.sv";
