## ðŸ“‚ Folder Structure

03 Half Adder

â”‚â”€â”€ HA.v        # Design file

â”‚â”€â”€ HA_TB.v      # Testbench file

|â”€â”€ FA_using_HA # FullAdder using HalfAdder folder

â”‚â”€â”€ README.md   # Documentation

![image alt](https://github.com/VijayBandi-02/Verilog-Codes/blob/6f49ab3ec23c574e552350dd0a0fbd6feaa0662c/Combinational_Circuits/03%20Half_Adder/03%20HA.png)


# ðŸŸ  Half Adder â€“ Verilog 
## ðŸ“Œ Introduction:

A **Half Adder** is a basic combinational circuit that performs the addition of two single-bit binary numbers.
It has **two inputs (A, B)** and **two outputs (Sum, Carry).**

## âš¡ Logic Equations
* **Sum (S) = A âŠ• B**
* **Carry (C) = A â‹… B**

## ðŸ“Š Truth Table
| A | B | Sum | Carry |  
|---|---|-----|--------|  
| 0 | 0 | 0 | 0 |  
| 0 | 1 | 1 | 0 |  
| 1 | 0 | 1 | 0 |  
| 1 | 1 | 0 | 1 |  

## â–¶ How to Run (with ModelSim)
```
step1: "cd {enter the path that file saved}" // with in curly brackets
step2: "vlib work"
step3: "vlog file_name.v" //file name of testbench
step4: "vsim module_name" //module name of Test bench
step5:Â "runÂ -all"
