Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 22 15:46:04 2024
| Host         : LAPTOP-90IBO783 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 5145 |     0 |          0 |    230400 |  2.23 |
|   LUT as Logic             | 4862 |     0 |          0 |    230400 |  2.11 |
|   LUT as Memory            |  283 |     0 |          0 |    101760 |  0.28 |
|     LUT as Distributed RAM |   40 |     0 |            |           |       |
|     LUT as Shift Register  |  243 |     0 |            |           |       |
| CLB Registers              | 7391 |     0 |          0 |    460800 |  1.60 |
|   Register as Flip Flop    | 7391 |     0 |          0 |    460800 |  1.60 |
|   Register as Latch        |    0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                     |  116 |     0 |          0 |     28800 |  0.40 |
| F7 Muxes                   |  156 |     0 |          0 |    115200 |  0.14 |
| F8 Muxes                   |    3 |     0 |          0 |     57600 | <0.01 |
| F9 Muxes                   |    0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 69    |          Yes |           - |        Reset |
| 380   |          Yes |         Set |            - |
| 6909  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1368 |     0 |          0 |     28800 |  4.75 |
|   CLBL                                     |  723 |     0 |            |           |       |
|   CLBM                                     |  645 |     0 |            |           |       |
| LUT as Logic                               | 4862 |     0 |          0 |    230400 |  2.11 |
|   using O5 output only                     |  121 |       |            |           |       |
|   using O6 output only                     | 3625 |       |            |           |       |
|   using O5 and O6                          | 1116 |       |            |           |       |
| LUT as Memory                              |  283 |     0 |          0 |    101760 |  0.28 |
|   LUT as Distributed RAM                   |   40 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    4 |       |            |           |       |
|     using O5 and O6                        |   36 |       |            |           |       |
|   LUT as Shift Register                    |  243 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  200 |       |            |           |       |
|     using O5 and O6                        |   43 |       |            |           |       |
| CLB Registers                              | 7391 |     0 |          0 |    460800 |  1.60 |
|   Register driven from within the CLB      | 3487 |       |            |           |       |
|   Register driven from outside the CLB     | 3904 |       |            |           |       |
|     LUT in front of the register is unused | 3000 |       |            |           |       |
|     LUT in front of the register is used   |  904 |       |            |           |       |
| Unique Control Sets                        |  428 |       |          0 |     57600 |  0.74 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  7.5 |     0 |          0 |       312 |  2.40 |
|   RAMB36/FIFO*    |    2 |     0 |          0 |       312 |  0.64 |
|     RAMB36E2 only |    2 |       |            |           |       |
|   RAMB18          |   11 |     0 |          0 |       624 |  1.76 |
|     RAMB18E2 only |   11 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        96 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   13 |     0 |          0 |      1728 |  0.75 |
|   DSP48E2 only |   13 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       360 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |       144 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |          0 |       544 |  0.74 |
|   BUFGCE             |    3 |     0 |          0 |       208 |  1.44 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       144 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         8 | 12.50 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 6909 |            Register |
| LUT6       | 1898 |                 CLB |
| LUT3       | 1252 |                 CLB |
| LUT5       | 1075 |                 CLB |
| LUT4       |  896 |                 CLB |
| LUT2       |  694 |                 CLB |
| FDSE       |  380 |            Register |
| SRL16E     |  244 |                 CLB |
| LUT1       |  163 |                 CLB |
| MUXF7      |  156 |                 CLB |
| CARRY8     |  116 |                 CLB |
| FDCE       |   69 |            Register |
| RAMD32     |   66 |                 CLB |
| SRLC32E    |   42 |                 CLB |
| FDPE       |   33 |            Register |
| DSP48E2    |   13 |          Arithmetic |
| RAMB18E2   |   11 |            BLOCKRAM |
| RAMS32     |   10 |                 CLB |
| MUXF8      |    3 |                 CLB |
| BUFGCE     |    3 |               Clock |
| RAMB36E2   |    2 |            BLOCKRAM |
| PS8        |    1 |            Advanced |
| MMCME4_ADV |    1 |               Clock |
| BUFG_PS    |    1 |               Clock |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------+------+
|            Ref Name           | Used |
+-------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0  |    1 |
| design_1_xbar_0               |    1 |
| design_1_v_tpg_0_0            |    1 |
| design_1_v_tc_0_0             |    1 |
| design_1_v_axi4s_vid_out_0_0  |    1 |
| design_1_rst_clk_wiz_0_300M_0 |    1 |
| design_1_rst_clk_wiz_0_100M_0 |    1 |
| design_1_clk_wiz_0_0          |    1 |
| design_1_auto_pc_0            |    1 |
| design_1_auto_ds_0            |    1 |
| design_1_auto_cc_0            |    1 |
+-------------------------------+------+


