PACKET3_CE_WRITE	,	V_528
priority_b_cnt	,	V_125
GRBM_STATUS_SE1	,	V_417
GRBM_STATUS_SE0	,	V_416
PACKET3_WRITE_GDS_RAM	,	V_537
PRIORITY_ALWAYS_ON	,	V_138
CP_PACKET_GET_COUNT	,	F_147
PIPE_INTERLEAVE_SIZE	,	F_62
radeon_semaphore_driver_fini	,	F_229
gc_user_shader_array_config	,	V_218
crtc_vblank_int	,	V_683
SOFT_RESET_DB	,	V_424
SI_PM4_UCODE_SIZE	,	V_50
backend_map	,	V_154
dfixed_div	,	F_22
GC_USER_SYS_RB_BACKEND_DISABLE	,	V_275
unlikely	,	F_156
IH_RB_WPTR	,	V_619
other_heads_data_return_time	,	V_103
ring_obj	,	V_757
scratch	,	V_303
DC_LB_MEMORY_CONFIG	,	F_18
radeon_fence	,	V_308
si_irq_init	,	F_169
size	,	V_56
si_disable_interrupt_state	,	F_168
dram_channels	,	V_76
r600_vram_scratch_init	,	F_193
si_ring_ib_execute	,	F_91
PA_SC_LINE_STIPPLE_STATE	,	V_289
TRAIN_DONE_D1	,	V_36
r600_ih_ring_init	,	F_219
TRAIN_DONE_D0	,	V_35
IRQ_NONE	,	V_743
PACKET3_SET_CONFIG_REG_END	,	V_577
MC_SEQ_SUP_CNTL	,	V_26
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_358
ASIC_IS_AVIVO	,	F_210
RADEON_WB_SCRATCH_OFFSET	,	V_376
"disabling GPU acceleration\n"	,	L_104
RREG32	,	F_2
CP_PACKET_GET_TYPE	,	F_146
other_mode	,	V_63
interrupt_cntl	,	V_642
num_tile_pipes	,	V_150
ucode_size	,	V_13
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_472
MULTI_GPU_TILE_SIZE	,	F_66
PAGE_TABLE_DEPTH	,	F_135
a	,	V_78
b	,	V_110
c	,	V_111
dram_efficiency	,	V_74
CP_RB0_CNTL	,	V_380
radeon_mc	,	V_446
MC_SEQ_TRAIN_WAKEUP_CNTL	,	V_34
real_vram_size	,	V_448
i	,	V_12
irq	,	V_678
j	,	V_222
CONTEXT1_IDENTITY_ACCESS_MODE	,	F_133
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_324
CP_RB0_RPTR_ADDR_HI	,	V_386
"IH: D5 vblank\n"	,	L_78
r	,	V_350
CP_RB2_RPTR_ADDR_HI	,	V_402
DACA_AUTODETECT_INT_CONTROL	,	V_634
"force priority to high\n"	,	L_17
max_simds_per_se	,	V_224
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_630
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_627
cgts_tcc_disable	,	V_216
SOFT_RESET_IA	,	V_429
EVENT_TYPE	,	F_86
GRBM_SOFT_RESET	,	V_364
max_texture_channel_caches	,	V_225
IH_WPTR_OVERFLOW_CLEAR	,	V_649
SCRATCH_UMSK	,	V_341
IH_WPTR_WRITEBACK_ENABLE	,	V_650
opcode	,	V_519
grbm_reset	,	V_422
reg	,	V_307
CHIP_TAHITI	,	V_18
num_reg	,	V_304
MC_VM_MX_L1_TLB_CNTL	,	V_468
si_irq_fini	,	F_180
ret	,	V_578
size_af	,	V_450
PACKET3_WRITE_CONST_RAM_OFFSET	,	V_524
CAYMAN_RING_TYPE_CP2_INDEX	,	V_361
PACKET3_SET_CE_DE_COUNTERS	,	V_521
evergreen	,	V_690
"radeon_cp: Failed to register firmware\n"	,	L_3
r600_count_pipe_bits	,	F_48
spin_unlock_irqrestore	,	F_185
PA_SC_FIFO_SIZE	,	V_280
NUM_GPUS_SHIFT	,	V_262
si_asic_reset	,	F_117
MC_SEQ_IO_DEBUG_INDEX	,	V_29
CP_PFP_HALT	,	V_339
size_bf	,	V_451
VM_CONTEXT1_CNTL2	,	V_496
si_pcie_gart_fini	,	F_138
HDP_REG_COHERENCY_FLUSH_CNTL	,	V_430
is_atom_bios	,	V_755
line_time	,	V_92
sc_prim_fifo_size_backend	,	V_230
"Wait for MC idle timedout !\n"	,	L_27
NUM_PIPES	,	F_61
mc_latency	,	V_98
GUI_ACTIVE	,	V_418
le32_to_cpu	,	F_182
DC_HPD2_INT_CONTROL	,	V_637
atom_asic_init	,	F_202
CP_RB2_BASE	,	V_403
d5grph_int	,	V_708
tahiti_io_mc_regs	,	V_19
si_tiling_mode_table_init	,	F_49
radeon_ttm_set_active_vram_size	,	F_94
gtt_end	,	V_455
DC_HPD6_INT_CONTROL	,	V_641
CP_RB1_RPTR	,	V_397
"IH: D1 vblank\n"	,	L_69
MC_ARB_RAMCFG	,	V_237
DC_HPD4_INT_CONTROL	,	V_639
GRBM_STATUS2	,	V_415
lb_size	,	V_115
si_rlc_stop	,	F_163
"si_rlc: Bogus length %zu in firmware \"%s\"\n"	,	L_13
PACKET3_TC_ACTION_ENA	,	V_320
atom_context	,	V_754
"radeon_cp"	,	L_2
VGT_CACHE_INVALIDATION	,	V_285
DRM_DEBUG	,	F_8
family	,	V_17
"Loading %s Microcode\n"	,	L_7
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_486
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_494
VM_L2_CNTL	,	V_473
min_bandwidth	,	V_87
num_gpus	,	V_253
si_cp_resume	,	F_104
pfp_fw	,	V_53
"limiting GTT\n"	,	L_31
cur_pipe	,	V_158
MULTI_GPU_TILE_SIZE_SHIFT	,	V_264
d2grph_int	,	V_705
CP_MEQ_THRESHOLDS	,	V_277
tmp	,	V_64
latency_tolerant_lines	,	V_116
DMIF_ADDR_CONFIG	,	V_271
evergreen_mc_save	,	V_420
VGT_VTX_VECT_EJECT_REG	,	V_499
bytes_per_pixel	,	V_96
CP_ME_CNTL	,	V_335
radeon_bo_create	,	F_161
si_startup	,	F_192
VGA_MEMORY_DISABLE	,	V_432
ddev	,	V_746
radeon_gart_table_vram_unpin	,	F_137
MC_SEQ_SUP_PGM	,	V_32
disable_field_width_per_se	,	V_177
DC_HPD3_INTERRUPT	,	V_731
cp_int_cntl2	,	V_658
cp_int_cntl1	,	V_657
PACKET3_SET_CONFIG_REG_START	,	V_317
PACKET3_COND_WRITE	,	V_575
INTERRUPT_CNTL2	,	V_643
IRQ_HANDLED	,	V_751
active_time	,	V_94
si_get_disable_mask_per_asic	,	F_47
save_restore_obj	,	V_592
DRM_INFO	,	F_13
vsc	,	V_97
CP_RB1_BASE	,	V_396
save	,	V_421
src_width	,	V_93
RLC_LB_CNTR_MAX	,	V_603
VBLANK_STATUS	,	V_713
NUM_GPUS	,	F_65
cgts_user_tcc_disable	,	V_220
drm_handle_vblank	,	F_187
CP_RB0_RPTR	,	V_390
current_sclk	,	V_130
CP_PFP_UCODE_DATA	,	V_343
"si_irq_process start: rptr %d, wptr %d\n"	,	L_68
ROW_SIZE_SHIFT	,	V_266
multi_gpu_tile_size	,	V_254
si_init	,	F_207
"(%d) create RLC sr bo failed\n"	,	L_46
ENABLE_L1_TLB	,	V_469
last_backend_enabled	,	V_174
sw_int	,	V_681
err	,	V_47
gc_user_rb_backend_disable	,	V_219
"odd number of pipes!\n"	,	L_18
rlc	,	V_591
si_vm_packet3_ce_check	,	F_142
SOFT_RESET_PA	,	V_366
ROQ_IB1_START	,	F_68
PACKET3_INDIRECT_BUFFER_CONST	,	V_330
PACKET3_SET_CONTEXT_REG	,	V_360
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_35
num_tile_mode_states	,	V_179
TILE_SPLIT	,	F_53
CHANSIZE_MASK	,	V_460
"failed initializing CP fences (%d).\n"	,	L_93
si_disable_interrupts	,	F_167
PACKET3_DRAW_INDEX_OFFSET_2	,	V_556
"IH: HPD1\n"	,	L_82
CHANSIZE_OVERRIDE	,	V_459
HDP_NONSURFACE_INFO	,	V_441
rmb	,	F_186
si_vm_tlb_flush	,	F_153
msi_enabled	,	V_654
ADDR_SURF_THIN_MICRO_TILING	,	V_204
mode	,	V_62
VGT_INDEX_TYPE	,	V_503
PACKET3_NUM_INSTANCES	,	V_553
cp_int_cntl	,	V_656
radeon_fence_driver_start_ring	,	F_195
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_437
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_202
vram_is_ddr	,	V_458
"IH: D2 vline\n"	,	L_73
TCC_DISABLE_MASK	,	V_246
"(%d) pin RLC sr bo failed\n"	,	L_47
LB_D6_VBLANK_INTERRUPT	,	V_726
SOFT_RESET_SPI	,	V_368
crtc_htotal	,	V_127
si_fence_ring_emit	,	F_83
shader_engine_tile_size	,	V_252
PIPE_INTERLEAVE_SIZE_SHIFT	,	V_258
CP_CE_UCODE_DATA	,	V_345
si_vm_unbind	,	F_152
si_rlc_resume	,	F_165
gb_backend_map	,	V_215
lb_partitions	,	V_114
BUF_SWAP_32BIT	,	V_379
radeon_ib_pool_start	,	F_198
accel_working	,	V_753
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_98
"si_irq_set: hpd 2\n"	,	L_61
latency	,	V_105
NUM_SHADER_ENGINES	,	F_63
IH_RB_CNTL	,	V_614
SOFT_RESET_SC	,	V_426
PACKET3_SET_CONTEXT_REG_INDIRECT	,	V_565
running	,	V_9
idx_value	,	V_530
SQC_CACHES	,	V_510
visible_vram_size	,	V_337
"radeon/%s_pfp.bin"	,	L_8
pkt	,	V_518
mem_row_size_in_kb	,	V_183
GC_USER_RB_BACKEND_DISABLE	,	V_240
LB_D3_VBLANK_INTERRUPT	,	V_720
pfp_req_size	,	V_41
DC_HPD1_INT_CONTROL	,	V_635
radeon_crtc_handle_flip	,	F_189
mc_shared_chmap	,	V_213
MICRO_TILE_MODE	,	F_51
PACKET3_DISPATCH_INDIRECT	,	V_535
DC_HPD5_INT_CONTROL	,	V_640
si_ib_parse	,	F_145
si_vm_packet3_compute_check	,	F_144
radeon_ib	,	V_326
SOFT_RESET_TA	,	V_428
CP_PERFMON_CNTL	,	V_282
SOFT_RESET_TC	,	V_427
sc_earlyz_tile_fifo_size	,	V_232
"Invalid register 0x%x in CS\n"	,	L_36
disp_int_cont5	,	V_701
SOFT_RESET_SX	,	V_369
disp_int_cont3	,	V_697
disp_int_cont4	,	V_699
disp_int_cont2	,	V_695
"radeon: failed testing IB (%d) on CP ring 1\n"	,	L_96
CP_RB1_RPTR_ADDR_HI	,	V_395
"limiting VRAM\n"	,	L_33
IS_ERR	,	F_10
"radeon: cp failed to lock ring (%d).\n"	,	L_20
ADDR_SURF_TILE_SPLIT_256B	,	V_196
si_fini	,	F_226
ring	,	V_311
PACKET3_WAIT_ON_DE_COUNTER	,	V_527
return_efficiency	,	V_81
ih_cntl	,	V_611
stat_regs	,	V_689
dce6_average_bandwidth_vs_dram_bandwidth_for_display	,	F_33
FB_READ_EN	,	V_235
rmx_type	,	V_134
disable_mask_per_se	,	V_175
PACKET3	,	F_85
PA_SU_LINE_STIPPLE_VALUE	,	V_508
RADEON_GPU_PAGE_SIZE	,	V_378
RADEON_WB_CP_RPTR_OFFSET	,	V_385
start_reg	,	V_531
radeon_update_bandwidth_info	,	F_126
yclk	,	V_75
mc_fw	,	V_15
worst_chunk_return_time	,	V_100
SC_HIZ_TILE_FIFO_SIZE	,	F_75
FB_WRITE_EN	,	V_236
si_mc_load_microcode	,	F_3
r100_ib_fini	,	F_224
max_backends_per_se	,	V_167
VM_CONTEXT0_CNTL	,	V_489
radeon_wb_disable	,	F_206
NOOFCOLS_MASK	,	V_250
"IH: HPD3\n"	,	L_84
IH_RB_RPTR	,	V_618
VBLANK_ACK	,	V_714
BACKEND_DISABLE_MASK	,	V_243
d3grph_int	,	V_706
BUG	,	F_12
radeon_surface_init	,	F_213
be32_to_cpup	,	F_5
HDP_NONSURFACE_BASE	,	V_440
NUM_SHADER_ENGINES_SHIFT	,	V_260
PACKET3_INCREMENT_DE_COUNTER	,	V_568
r100_gpu_lockup_update	,	F_109
bandwidth	,	V_77
RLC_ENABLE	,	V_599
"radeon: MC ucode required for NI+.\n"	,	L_105
NUM_PIPES_SHIFT	,	V_256
NOOFCOLS_SHIFT	,	V_251
fw_data	,	V_8
dce6_wm_params	,	V_72
r600_pcie_gart_init	,	F_220
si_cp_start	,	F_96
"si_irq_set: vblank 4\n"	,	L_58
shader_engine	,	V_170
PACKET3_TCL1_ACTION_ENA	,	V_319
VGT_TF_MEMORY_BASE	,	V_507
si_vm_fini	,	F_150
PACKET3_DUMP_CONST_RAM	,	V_525
split_equal_to_row_size	,	V_182
verde_io_mc_regs	,	V_25
radeon_bo_init	,	F_216
priority_b_mark	,	V_122
RADEON_CP_PACKET2	,	V_752
mdelay	,	F_105
CP_RB1_WPTR	,	V_392
blackout	,	V_10
radeon_ring	,	V_310
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_24
VGT_PRIMITIVE_TYPE	,	V_502
blank_time	,	V_95
CC_GC_SHADER_ARRAY_CONFIG	,	V_239
IH_CNTL	,	V_612
swizzle_pipe	,	V_159
rlc_chip_name	,	V_40
r600_ih_ring_alloc	,	F_170
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_435
INVALIDATE_L2_CACHE	,	V_479
dce6_get_dmif_bytes_per_request	,	F_27
ADDR_SURF_TILE_SPLIT_128B	,	V_195
WARN	,	F_176
radeon_bo_unpin	,	F_157
GB_ADDR_CONFIG	,	V_270
NUM_PIPES_MASK	,	V_255
ES_AND_GS_AUTO	,	V_287
full	,	V_79
PACKET3_DRAW_INDEX_IMMD	,	V_552
"(%d) create RLC c bo failed\n"	,	L_48
WREG32	,	F_4
gpu_addr	,	V_314
TA_CNTL_AUX	,	V_516
"IH ring buffer overflow (0x%08X, %d, %d)\n"	,	L_67
VGT_NUM_INDICES	,	V_504
LB_D4_VBLANK_INTERRUPT	,	V_722
VM_L2_CNTL2	,	V_477
VM_L2_CNTL3	,	V_480
VGT_NUM_INSTANCES	,	V_281
si_vm_packet3_gfx_check	,	F_143
si_irq_suspend	,	F_179
PACKET3_OCCLUSION_QUERY	,	V_540
me_req_size	,	V_42
LB_D1_VLINE_INTERRUPT	,	V_715
clear_state_obj	,	V_593
"si_irq_set: hpd 5\n"	,	L_64
MC_VM_AGP_TOP	,	V_444
"Invalid CE packet3: 0x%x\n"	,	L_37
SI_MAX_BACKENDS_MASK	,	V_172
HDP_FLUSH_INVALIDATE_CACHE	,	V_299
PACKET3_ME_WRITE	,	V_571
ptr	,	V_579
__BIG_ENDIAN	,	F_92
FORCE_EOV_MAX_CLK_CNT	,	F_77
PACKET3_INCREMENT_CE_COUNTER	,	V_526
me_fw	,	V_57
GRBM_STATUS	,	V_414
DC_HPD4_INTERRUPT	,	V_732
dummy_page	,	V_487
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_50
DRM_MODE_FLAG_INTERLACE	,	V_133
end_reg	,	V_532
"IH: HPD5\n"	,	L_86
GC_USER_SHADER_ARRAY_CONFIG	,	V_241
"GPU not posted. posting now...\n"	,	L_101
"si_irq_set: sw int cp1\n"	,	L_52
current_mclk	,	V_129
platform_device_register_simple	,	F_9
CLIP_VTX_REORDER_ENA	,	V_302
PRIORITY_B_CNT	,	V_144
si_mc_program	,	F_118
PACKET3_PREAMBLE_CNTL	,	V_355
"Failed to load MC firmware!\n"	,	L_91
numchan	,	V_457
this_backend_enabled	,	V_169
mc_arb_ramcfg	,	V_214
wptr	,	V_382
VGT_GS_VERTEX_REUSE	,	V_288
SHADER_ENGINE_TILE_SIZE	,	F_64
si_gpu_init	,	F_58
disp_int	,	V_691
DC_LB_MEMORY_SPLIT	,	V_67
"si_irq_set: vblank 2\n"	,	L_56
evergreen_get_number_of_dram_channels	,	F_37
PRIORITY_OFF	,	V_124
si_mc_init	,	F_123
SOFT_RESET_GDS	,	V_425
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_464
PAGE_SIZE	,	V_594
"si startup failed on resume\n"	,	L_98
TAHITI_IO_MC_REGS_SIZE	,	V_21
PACKET_TYPE2	,	V_582
PACKET_TYPE3	,	V_583
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_631
PACKET_TYPE0	,	V_581
flags	,	V_132
LB_D2_VLINE_INTERRUPT	,	V_719
DPG_PIPE_LATENCY_CONTROL	,	V_142
"vm manager initialization failed (%d).\n"	,	L_103
enabled	,	V_66
ARRAY_2D_TILED_THIN1	,	V_187
ptr_mask	,	V_736
num_crtc	,	V_147
DC_HPD5_INTERRUPT	,	V_733
"Non-PM4 ring %d !\n"	,	L_42
"IH: D6 vline\n"	,	L_81
"Invalid GFX packet3: 0x%x\n"	,	L_39
ADDR_SURF_BANK_HEIGHT_1	,	V_199
ADDR_SURF_BANK_HEIGHT_2	,	V_198
ADDR_SURF_BANK_HEIGHT_4	,	V_193
SI_RLC_UCODE_SIZE	,	V_52
rb_bufsz	,	V_363
INTERRUPT_CNTL	,	V_644
NUM_CLIP_SEQ	,	F_81
CE_PARTITION_BASE	,	V_353
VGA_HDP_CONTROL	,	V_431
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_481
PACKET3_ALLOC_GDS	,	V_536
CB_PERFCOUNTER2_SELECT0	,	V_294
ENABLE_INTR	,	V_615
CB_PERFCOUNTER2_SELECT1	,	V_295
DATA_SEL	,	F_89
si_pcie_gart_tlb_flush	,	F_127
SI_MAX_BACKENDS	,	V_168
"\n"	,	L_1
restart_ih	,	V_745
SI_MC_UCODE_SIZE	,	V_20
EVENT_INDEX	,	F_87
CP_SEM_WAIT_TIMER	,	V_370
si_vm_init	,	F_149
GRBM_GFX_INDEX	,	V_498
CG_MULT_THERMAL_STATUS	,	V_5
RLC_LB_CNTL	,	V_602
disp_int_cont	,	V_693
CP_QUEUE_THRESHOLDS	,	V_276
r600_ring_init	,	F_218
lockup	,	V_412
GRPH_PFLIP_INT_CLEAR	,	V_711
"IH: GUI idle\n"	,	L_89
radeon_ib_pool_suspend	,	F_204
CP_RB1_CNTL	,	V_391
priority_a_cnt	,	V_123
TCC_DISABLE_SHIFT	,	V_247
latency_hiding	,	V_117
mem_max_burst_length_bytes	,	V_249
nvm	,	V_585
DISP_INTERRUPT_STATUS	,	V_692
PRIORITY_A_CNT	,	V_143
SPI_CONFIG_CNTL_1	,	V_279
radeon_ring_write	,	F_84
PACKET3_DRAW_INDIRECT_MULTI	,	V_550
radeon_bo_unref	,	F_159
max_tile_pipes	,	V_165
clear_state_gpu_addr	,	V_597
grbm_int_cntl	,	V_671
CP_RB0_BASE	,	V_388
DC_HPD6_INTERRUPT	,	V_734
radeon_get_clock_info	,	F_214
gb_addr_config	,	V_212
PACKET3_SET_SH_REG	,	V_566
SPI_STATIC_THREAD_MGMT_3	,	V_513
SPI_STATIC_THREAD_MGMT_1	,	V_511
shutdown	,	V_742
SPI_STATIC_THREAD_MGMT_2	,	V_512
MULTI_GPU_TILE_SIZE_MASK	,	V_263
L2_CACHE_BIGK_FRAGMENT_SIZE	,	F_134
disp_clk_request_efficiency	,	V_83
dce6_available_bandwidth	,	F_30
rlc_fw	,	V_59
radeon_bo_fini	,	F_231
grbm_status	,	V_407
GRPH_INT_STATUS	,	V_704
radeon_vm_manager_init	,	F_222
dce6_latency_watermark	,	F_32
si_irq_set	,	F_175
rlc_req_size	,	V_44
radeon_bo_reserve	,	F_155
r600_vram_scratch_fini	,	F_227
addr	,	V_312
SOFT_RESET_VGT	,	V_367
PACKET3_SET_PREDICATION	,	V_541
idle_queue	,	V_749
VGT_HS_OFFCHIP_PARAM	,	V_506
SX_DEBUG_1	,	V_278
PACKET3_CONTEXT_CONTROL	,	V_548
VGT_ESGS_RING_SIZE	,	V_500
temp	,	V_3
src_id	,	V_737
SOFT_RESET_CP	,	V_365
RLC_UCODE_DATA	,	V_610
NOOFCHAN_MASK	,	V_70
dce6_average_bandwidth_vs_available_bandwidth	,	F_34
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_484
MACRO_TILE_ASPECT	,	F_57
NUM_GPUS_MASK	,	V_261
RLC_SAVE_AND_RESTORE_BASE	,	V_605
PACKET3_SH_ICACHE_ACTION_ENA	,	V_322
SOFT_RESET_CB	,	V_423
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_476
lb_fill_bw	,	V_107
si_gpu_soft_reset	,	F_111
vram_end	,	V_436
radeon_card_posted	,	F_212
upper_32_bits	,	F_88
b1	,	V_85
INVALIDATE_ALL_L1_TLBS	,	V_478
ce_req_size	,	V_43
b2	,	V_86
"(%d) reserve RLC sr bo failed\n"	,	L_44
VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_495
ROW_SIZE_MASK	,	V_265
vtaps	,	V_112
dev	,	V_54
ih_rb_cntl	,	V_613
radeon_gart_table_vram_free	,	F_139
SPI_CONFIG_CNTL	,	V_515
IH_RB_BASE	,	V_647
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_482
"VRAM: %lluM 0x%016llX - 0x%016llX (%lluM used)\n"	,	L_30
latency_watermark_b	,	V_120
latency_watermark_a	,	V_119
"IB initialization failed (%d).\n"	,	L_102
fence_drv	,	V_313
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_491
si_vm_reg_valid	,	F_141
crtc_offset	,	V_68
si_cp_enable	,	F_93
EFFECTIVE_L2_QUEUE_SIZE	,	F_132
"IH: D3 vblank\n"	,	L_74
backend_per_se	,	V_171
LB_D3_VLINE_INTERRUPT	,	V_721
LB_D6_VLINE_INTERRUPT	,	V_727
GRPH_INT_CONTROL	,	V_633
MC_VM_FB_LOCATION	,	V_439
bios	,	V_756
INT_SEL	,	F_90
backend_disable_mask_per_asic	,	V_152
FORCE_EOV_MAX_REZ_CNT	,	F_78
si_pcie_gart_enable	,	F_128
"radeon: failed testing IB (%d) on CP ring 0\n"	,	L_95
"radeon/%s_mc.bin"	,	L_14
CACHE_INVALIDATION	,	F_79
mc_vram_size	,	V_447
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_470
hpd	,	V_686
seq	,	V_325
ROW_SIZE	,	F_67
si_suspend	,	F_203
ce_fw	,	V_58
PACKET3_ATOMIC_GDS	,	V_538
PACKET3_ATOMIC	,	V_539
pci_resource_len	,	F_125
rptr_reg	,	V_419
PACKET3_DRAW_INDEX_INDIRECT_MULTI	,	V_558
LB_D5_VBLANK_INTERRUPT	,	V_724
SI_CE_UCODE_SIZE	,	V_51
radeon_fence_process	,	F_190
radeon_ib_test	,	F_199
VC_AND_TC	,	V_286
platform_device	,	V_37
config	,	V_163
DRM_DEBUG_KMS	,	F_38
radeon_vm_manager_fini	,	F_225
BANK_WIDTH	,	F_55
MEQ2_START	,	F_71
"Card not posted and no BIOS - ignoring\n"	,	L_100
"TAHITI"	,	L_4
RADEON_WB_CP2_RPTR_OFFSET	,	V_401
PACKET3_DRAW_INDEX_2	,	V_547
one_reg_wr	,	V_580
dce6_bandwidth_update	,	F_42
"  GRBM_STATUS2=0x%08X\n"	,	L_23
ADDR_SURF_8_BANK	,	V_207
CP_RB2_WPTR	,	V_399
CB_PERFCOUNTER3_SELECT0	,	V_296
radeon_gart_table_vram_pin	,	F_130
CB_PERFCOUNTER3_SELECT1	,	V_297
CHIP_ARUBA	,	V_136
radeon_gart_fini	,	F_140
CNTX_EMPTY_INT_ENABLE	,	V_622
count	,	V_574
CP_CE_HALT	,	V_340
gart	,	V_466
r100_gpu_lockup	,	V_411
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_25
platform_device_unregister	,	F_15
max_pipes_per_simd	,	V_223
is_const_ib	,	V_329
DRM_ERROR	,	F_46
hsc	,	V_139
CGTS_TCC_DISABLE	,	V_274
crtcs	,	V_149
RADEON_GEM_DOMAIN_VRAM	,	V_595
PACKET3_COPY_DW	,	V_576
HDP_ADDR_CONFIG	,	V_272
CC_SYS_RB_BACKEND_DISABLE	,	V_273
"IH: D3 vline\n"	,	L_75
ADDR_SURF_16_BANK	,	V_191
"si_irq_set: sw int gfx\n"	,	L_51
mode1	,	V_146
mode0	,	V_145
"si_irq_set: vblank 0\n"	,	L_54
radeon_gem_fini	,	F_228
CP_COHER_CNTL2	,	V_316
AUTO_INVLD_EN	,	F_80
VM_CONTEXT1_PAGE_TABLE_END_ADDR	,	V_493
sx_debug_1	,	V_217
CB_PERFCOUNTER0_SELECT1	,	V_291
CB_PERFCOUNTER0_SELECT0	,	V_290
SQ_CONFIG	,	V_283
si_gpu_is_lockup	,	F_108
sc_prim_fifo_size_frontend	,	V_229
si_vm_bind	,	F_151
mc_req_size	,	V_45
NOOFBANK_MASK	,	V_268
PACKET3_BASE_INDEX	,	F_99
"Expecting atombios for cayman GPU\n"	,	L_99
fw_name	,	V_46
"bad PACKET3_SET_CONFIG_REG\n"	,	L_38
CHIP_VERDE	,	V_24
crtc_hdisplay	,	V_131
rptr	,	V_389
MC_SEQ_IO_DEBUG_DATA	,	V_30
"(%d) pin RLC c bo failed\n"	,	L_49
vm_id	,	V_333
dce6_check_latency_hiding	,	F_35
max_hw_contexts	,	V_228
"radeon: failed testing IB (%d) on CP ring 2\n"	,	L_97
ib	,	V_327
si_enable_interrupts	,	F_166
lock	,	V_744
si_pcie_gart_disable	,	F_136
PACKET3_SH_KCACHE_ACTION_ENA	,	V_321
id	,	V_589
CP_RB2_RPTR_ADDR	,	V_400
CP_PACKET3_GET_OPCODE	,	F_148
RADEON_RING_TYPE_GFX_INDEX	,	V_349
ENABLE_L2_CACHE	,	V_474
ih	,	V_617
PACKET3_WAIT_ON_AVAIL_BUFFER	,	V_570
DC_HPDx_INT_ACK	,	V_729
BANK_HEIGHT	,	F_56
vram_width	,	V_461
CGTS_USER_TCC_DISABLE	,	V_242
PACKET3_EVENT_WRITE_EOP	,	V_323
radeon_vm_manager_suspend	,	F_205
gb_tile_moden	,	V_181
RPTR_REARM	,	V_655
dram_bandwidth	,	V_88
si_irq_process	,	F_183
gui_idle	,	V_687
CP_ME_HALT	,	V_338
enabled_backends_mask	,	V_155
ROQ_IB2_START	,	F_69
PACKET3_EVENT_WRITE_EOS	,	V_564
CONFIG_MEMSIZE	,	V_463
hdp_host_path_cntl	,	V_221
SCRATCH_REG0	,	V_306
radeon_ring_test	,	F_107
DC_HPD2_INTERRUPT	,	V_730
max_gs_threads	,	V_227
MC_VM_AGP_BASE	,	V_443
ring_size	,	V_377
"VERDE"	,	L_6
si_cp_load_microcode	,	F_95
RUN_MASK	,	V_27
ALIGN	,	F_45
VBLANK_INT_MASK	,	V_685
PA_SC_FORCE_EOV_MAX_CNTS	,	V_284
evergreen_fix_pci_max_read_req_size	,	F_60
HDP_NONSURFACE_SIZE	,	V_442
"limiting VRAM to PCI aperture size\n"	,	L_29
"si_irq_set: hpd 1\n"	,	L_60
radeon_fence_driver_init	,	F_215
"Unhandled interrupt: %d %d\n"	,	L_71
reg_offset	,	V_180
"si_mc: Bogus length %zu in firmware \"%s\"\n"	,	L_15
crtc6	,	V_664
length_dw	,	V_332
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_433
GRBM_CNTL	,	V_233
CP_ME_RAM_DATA	,	V_347
ADDR_SURF_TILE_SPLIT_2KB	,	V_185
crtc1	,	V_659
crtc2	,	V_660
crtc3	,	V_661
regs_size	,	V_14
crtc4	,	V_662
crtc5	,	V_663
RADEON_WB_CP1_RPTR_OFFSET	,	V_394
wake_up	,	F_188
CP_RB2_CNTL	,	V_398
gtt_base_align	,	V_452
CC_RB_BACKEND_DISABLE	,	V_238
size_t	,	T_3
io_mc_regs	,	V_11
ARRAY_MODE	,	F_50
grph1	,	V_672
grph2	,	V_673
grph3	,	V_674
pdev	,	V_38
grph4	,	V_675
grph5	,	V_676
grph6	,	V_677
u32	,	T_1
mc	,	V_336
DC_HPDx_INT_POLARITY	,	V_636
IH_RB_ENABLE	,	V_616
si_default_state	,	V_357
radeon_crtc	,	V_60
"si_irq_set: hpd 3\n"	,	L_62
PACKET3_SET_SH_REG_OFFSET	,	V_567
"gui idle\n"	,	L_66
data_return_bandwidth	,	V_89
RMX_OFF	,	V_135
si_init_microcode	,	F_7
CP_PFP_UCODE_ADDR	,	V_342
IH_REQ_NONSNOOP_EN	,	V_646
num_texture_channel_caches	,	V_248
dce6_dmif_request_bandwidth	,	F_28
SC_EARLYZ_TILE_FIFO_SIZE	,	F_76
spin_lock_irqsave	,	F_184
priority_a_mark	,	V_121
IH_DUMMY_RD_OVERRIDE	,	V_645
header	,	V_328
max_src_lines_per_dst_line	,	V_106
gtt_start	,	V_454
num_heads	,	V_104
pitcairn_io_mc_regs	,	V_23
d1grph_int	,	V_703
dc_latency	,	V_102
ADDR_SURF_P8_32x32_8x16	,	V_189
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_632
cc_rb_backend_disable	,	V_210
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_629
dfixed_mul	,	F_23
ADDR_SURF_DEPTH_MICRO_TILING	,	V_188
request_firmware	,	F_14
reg_base	,	V_305
PA_SC_ENHANCE	,	V_509
radeon_fence_driver_fini	,	F_230
HDP_HOST_PATH_CNTL	,	V_300
"radeon/%s_rlc.bin"	,	L_12
si_resume	,	F_201
PACKET3_ME_INITIALIZE	,	V_351
bpp	,	V_91
"IH: D5 vline\n"	,	L_79
ADDR_SURF_TILE_SPLIT_4KB	,	V_186
GRBM_READ_TIMEOUT	,	F_59
CP_CE_UCODE_ADDR	,	V_344
BACKEND_DISABLE_SHIFT	,	V_244
dev_warn	,	F_115
si_rlc_init	,	F_160
DC_HPD1_INTERRUPT	,	V_728
u64	,	T_5
VM_INVALIDATE_REQUEST	,	V_465
radeon_ib_pool_init	,	F_221
force_no_swizzle	,	V_162
CP_ME_RAM_WADDR	,	V_346
"  GRBM_STATUS=0x%08X\n"	,	L_22
R600_WB_IH_WPTR_OFFSET	,	V_652
disp_clk	,	V_84
pm	,	V_128
fence	,	V_309
"si_irq_set: hpd 4\n"	,	L_63
GB_TILE_MODE0	,	V_208
aper_size	,	V_449
PIPE_INTERLEAVE_SIZE_MASK	,	V_257
PACKET3_INDEX_BUFFER_SIZE	,	V_533
"si_cp: Failed to load firmware \"%s\"\n"	,	L_16
radeon_ring_fini	,	F_103
LATENCY_LOW_WATERMARK	,	F_40
vram_start	,	V_434
"Unknown packet type %d !\n"	,	L_43
PACKET3_COMPUTE	,	F_101
disable_mask_per_asic	,	V_178
"IH: D4 vblank\n"	,	L_76
PACKET3_COPY_DATA	,	V_572
src_data	,	V_738
max_disable_mask_per_se	,	V_176
srbm_status	,	V_406
"IH: HPD2\n"	,	L_83
vblank_sync	,	V_747
num_shader_engines	,	V_153
uint8_t	,	V_173
VGT_TF_RING_SIZE	,	V_505
CB_PERFCOUNTER1_SELECT0	,	V_292
CB_PERFCOUNTER1_SELECT1	,	V_293
"radeon/%s_me.bin"	,	L_10
CP_DEBUG	,	V_373
"(%d) reserve RLC c bo failed\n"	,	L_45
RLC_MC_CNTL	,	V_607
ring_index	,	V_740
PACKET3_NOP	,	V_520
PACKET3_INDIRECT_BUFFER	,	V_331
PACKET3_EVENT_WRITE	,	V_563
__be32	,	T_2
BIF_FB_EN	,	V_234
radeon_bo_pin	,	F_162
"IH: D2 vblank\n"	,	L_72
"Failed to init rlc BOs!\n"	,	L_92
RLC_UCODE_ADDR	,	V_609
min	,	F_29
num_backends_per_asic	,	V_151
MC_VM_AGP_BOT	,	V_445
rdev	,	V_2
si	,	V_164
si_cp_fini	,	F_102
VLINE_STATUS	,	V_716
interlaced	,	V_113
RLC_UCODE_CNTL	,	V_608
d6grph_int	,	V_709
dmif_req_bandwidth	,	V_90
radeon_atombios_fini	,	F_232
"IH: CP EOP\n"	,	L_88
si_get_tile_pipe_to_backend_map	,	F_44
si_rlc_start	,	F_164
"GPU softreset \n"	,	L_21
PACKET3_WAIT_REG_MEM	,	V_560
radeon_cs_packet	,	V_517
ADDR_SURF_P4_8x16	,	V_209
"  GRBM_SOFT_RESET=0x%08X\n"	,	L_28
chip_name	,	V_39
ADDR_SURF_BANK_WIDTH_2	,	V_205
disp_priority	,	V_137
ADDR_SURF_BANK_WIDTH_1	,	V_192
PACKET3_SET_CONFIG_REG	,	V_315
NUM_SHADER_ENGINES_MASK	,	V_259
ring_id	,	V_739
NOOFBANK_SHIFT	,	V_269
radeon_ring_lock	,	F_97
PACKET3_DISPATCH_DIRECT	,	V_534
radeon_device	,	V_1
PA_CL_ENHANCE	,	V_301
pflip	,	V_684
CP_RB2_RPTR	,	V_404
MC_SHARED_CHMAP	,	V_69
evergreen_mc_stop	,	F_113
hotplug_work	,	V_750
RLC_RL_BASE	,	V_600
radeon_vm_manager_start	,	F_200
num_backends_per_se	,	V_157
ARRAY_1D_TILED_THIN1	,	V_197
SI_MAX_PIPES	,	V_160
si_rlc_fini	,	F_154
drm_display_mode	,	V_61
PACKET3_MEM_WRITE	,	V_561
radeon_ring_init	,	F_197
vram_base_offset	,	V_586
LB_D1_VBLANK_INTERRUPT	,	V_712
max_gprs	,	V_226
DC_HPDx_INT_EN	,	V_680
"Invalid Compute packet3: 0x%x\n"	,	L_40
"  SRBM_STATUS=0x%08X\n"	,	L_26
ADDR_SURF_MACRO_ASPECT_2	,	V_194
ADDR_SURF_MACRO_ASPECT_1	,	V_200
ADDR_SURF_MACRO_ASPECT_4	,	V_206
mode_info	,	V_148
dce6_data_return_bandwidth	,	F_26
enabled_backends_count	,	V_156
dmif_size	,	V_109
GUI_IDLE_INT_ENABLE	,	V_688
vm	,	V_588
ADDR_SURF_TILE_SPLIT_1KB	,	V_184
grbm_status2	,	V_408
ADDR_SURF_TILE_SPLIT_64B	,	V_190
idx	,	V_529
CAYMAN_RING_TYPE_CP1_INDEX	,	V_362
radeon_wb_fini	,	F_223
installed	,	V_679
"PITCAIRN"	,	L_5
NUM_BANKS	,	F_54
MC_SHARED_BLACKOUT_CNTL	,	V_28
dce6_program_watermarks	,	F_36
ENABLE_CONTEXT	,	V_490
RLC_LB_CNTR_INIT	,	V_604
PACKET3_DRAW_INDIRECT	,	V_544
GRPH_PFLIP_INT_OCCURRED	,	V_710
queue_hotplug	,	V_741
printk	,	F_11
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_475
PACKET3_DRAW_INDEX_AUTO	,	V_551
radeon_irq_kms_init	,	F_217
wb	,	V_375
PACKET3_WRITE_DATA	,	V_573
"si_irq_set: sw int cp2\n"	,	L_53
RB_NO_UPDATE	,	V_387
dev_err	,	F_129
"si_irq_set: vblank 5\n"	,	L_59
"IH: D6 vblank\n"	,	L_80
wm	,	V_73
tile_config	,	V_267
CNTX_BUSY_INT_ENABLE	,	V_621
si_get_ih_wptr	,	F_181
PACKET3_PFP_SYNC_ME	,	V_562
"GTT: %lluM 0x%016llX - 0x%016llX\n"	,	L_32
VGT_GSVS_RING_SIZE	,	V_501
PACKET3_STRMOUT_BUFFER_UPDATE	,	V_555
PRIORITY_MARK_MASK	,	V_140
disp_dram_allocation	,	V_80
VTX_DONE_DELAY	,	F_72
PACKET3_WAIT_ON_CE_COUNTER	,	V_569
"IH: HPD4\n"	,	L_85
"radeon: IH init failed (%d).\n"	,	L_94
release_firmware	,	F_16
VM_CONTEXT0_CNTL2	,	V_488
LB_D4_VLINE_INTERRUPT	,	V_723
rv515_vga_render_disable	,	F_119
radeon_mc_wait_for_idle	,	F_114
PACKET3_MPEG_INDEX	,	V_559
si_get_temp	,	F_1
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_371
si_vram_location	,	F_120
CP_RB1_RPTR_ADDR	,	V_393
save_restore_gpu_addr	,	V_596
CP_RB_WPTR_DELAY	,	V_372
RB_OVERFLOW	,	V_735
ARRAY_LINEAR_ALIGNED	,	V_201
base	,	V_65
SI_PFP_UCODE_SIZE	,	V_49
LATENCY_WATERMARK_MASK	,	F_39
HDP_MISC_CNTL	,	V_298
dev_info	,	F_112
CTF_TEMP_MASK	,	V_6
dfixed_trunc	,	F_24
"IH: D4 vline\n"	,	L_77
PACKET3_CLEAR_STATE	,	V_359
radeon_wb_init	,	F_194
PACKET3_DRAW_INDEX_MULTI_ELEMENT	,	V_557
r600_ih_ring_fini	,	F_171
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_483
IH_RB_WPTR_ADDR_HI	,	V_653
MC_WRREQ_CREDIT	,	F_172
actual_temp	,	V_4
enable	,	V_334
PACKET3_COND_EXEC	,	V_542
PACKET3_SURFACE_SYNC	,	V_318
RLC_CLEAR_STATE_RESTORE_BASE	,	V_606
"No VRAM object for PCIE GART.\n"	,	L_34
PACKET3_WRITE_CONST_RAM	,	V_523
DISP_INTERRUPT_STATUS_CONTINUE2	,	V_696
si_gtt_location	,	F_121
DISP_INTERRUPT_STATUS_CONTINUE3	,	V_698
DISP_INTERRUPT_STATUS_CONTINUE4	,	V_700
DISP_INTERRUPT_STATUS_CONTINUE5	,	V_702
aper_base	,	V_462
VM_CONTEXT1_PAGE_TABLE_START_ADDR	,	V_492
PACKET3_LOAD_CONST_RAM	,	V_522
PACKET3_INDEX_BASE	,	V_546
dce6_dram_bandwidth	,	F_20
radeon_ring_unlock_commit	,	F_100
RB_RPTR_WR_ENA	,	V_381
chansize	,	V_456
grbm_status_se1	,	V_410
grbm_status_se0	,	V_409
SRBM_STATUS	,	V_413
radeon_irq_kms_fini	,	F_196
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_628
CTF_TEMP_SHIFT	,	V_7
usec_timeout	,	V_33
LB_D5_VLINE_INTERRUPT	,	V_725
"si_irq_set: hpd 6\n"	,	L_65
radeon_vm	,	V_587
kfree	,	F_233
r100_gpu_cp_is_lockup	,	F_110
cursor_line_pair_return_time	,	V_101
PIPE_CONFIG	,	F_52
CP_RB0_RPTR_ADDR	,	V_384
INT_MASK	,	V_626
"si_irq_set: vblank 1\n"	,	L_55
out	,	V_55
LB_D2_VBLANK_INTERRUPT	,	V_718
radeon_update_display_priority	,	F_43
ENABLE_ADVANCED_DRIVER_MODEL	,	V_471
gtt_size	,	V_453
si_vram_gtt_location	,	F_122
SPI_PS_MAX_WAVE_ID	,	V_514
"unknown asic: 0x%x\n"	,	L_19
"Packet0 not allowed!\n"	,	L_41
max_shader_engines	,	V_166
evergreen_mc_resume	,	F_116
pt_gpu_addr	,	V_590
VLINE_ACK	,	V_717
hpd1	,	V_665
MC_WR_CLEAN_CNT	,	F_173
hpd2	,	V_666
hpd3	,	V_667
DPG_PIPE_ARBITRATION_CONTROL3	,	V_141
hpd4	,	V_668
hpd5	,	V_669
"si_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_9
cc_gc_shader_array_config	,	V_211
hpd6	,	V_670
SC_BACKEND_PRIM_FIFO_SIZE	,	F_74
dce6_average_bandwidth	,	F_31
EINVAL	,	V_16
robj	,	V_467
RLC_CNTL	,	V_598
CP_RB0_WPTR	,	V_383
vm_manager	,	V_584
MEQ1_START	,	F_70
IH_WPTR_OVERFLOW_ENABLE	,	V_648
udelay	,	F_6
NOOFCHAN_SHIFT	,	V_71
arb_control3	,	V_126
si_scratch_init	,	F_82
GRBM_INT_CNTL	,	V_625
SCRATCH_ADDR	,	V_374
data	,	V_31
table_addr	,	V_485
radeon_gem_init	,	F_208
"si_irq_set: vblank 3\n"	,	L_57
"IH: D1 vline\n"	,	L_70
d4grph_int	,	V_707
si_irq_disable	,	F_178
IH_RB_WPTR_ADDR_LO	,	V_651
SI_MAX_BACKENDS_PER_SE_MASK	,	V_245
CP_ME_RAM_RADDR	,	V_348
RLC_RL_SIZE	,	V_601
ADDR_SURF_TILE_SPLIT_512B	,	V_203
PACKET3_SET_BASE	,	V_352
"radeon/%s_ce.bin"	,	L_11
pci_resource_start	,	F_124
PACKET3_DRAW_INDEX_INDIRECT	,	V_545
vram_scratch	,	V_438
CP_INT_CNTL_RING2	,	V_624
si_irq_ack	,	F_177
dfixed_const	,	F_21
radeon_gart_restore	,	F_131
"IH: HPD6\n"	,	L_87
VM_CONTEXT1_CNTL	,	V_497
available_bandwidth	,	V_99
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_356
schedule_work	,	F_191
PACKET3_PRED_EXEC	,	V_543
CP_INT_CNTL_RING0	,	V_620
DISP_INTERRUPT_STATUS_CONTINUE	,	V_694
CP_INT_CNTL_RING1	,	V_623
sc_hiz_tile_fifo_size	,	V_231
PACKET3_DRAW_INDEX_MULTI_AUTO	,	V_554
"Failed to load firmware!\n"	,	L_90
cur_backend	,	V_161
radeon_get_bios	,	F_209
SC_FRONTEND_PRIM_FIFO_SIZE	,	F_73
PACKET3_INDEX_TYPE	,	V_549
ready	,	V_405
radeon_atombios_init	,	F_211
drm_order	,	F_106
DC_HPD3_INT_CONTROL	,	V_638
TIME_STAMP_INT_ENABLE	,	V_682
si_get_number_of_dram_channels	,	F_19
pixel_period	,	V_118
line_fill_time	,	V_108
CHIP_PITCAIRN	,	V_22
dce6_dram_bandwidth_for_display	,	F_25
dce6_line_buffer_adjust	,	F_17
MC_VMID	,	F_174
si_default_size	,	V_354
vblank_queue	,	V_748
radeon_bo_unreserve	,	F_158
KERN_ERR	,	V_48
LATENCY_HIGH_WATERMARK	,	F_41
sclk	,	V_82
fixed20_12	,	T_4
