{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449575778581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449575778589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 12:56:18 2015 " "Processing started: Tue Dec 08 12:56:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449575778589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449575778589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm_led -c pwm_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm_led -c pwm_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449575778589 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449575779261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/pwm/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/pwm/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-logic " "Found design unit 1: pwm-logic" {  } { { "../PWM/pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/PWM/pwm.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449575795485 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../PWM/pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/PWM/pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449575795485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449575795485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/segment7/segment7.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/segment7/segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7-digit_single " "Found design unit 1: segment7-digit_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449575795489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 segment7-add_counter_single " "Found design unit 2: segment7-add_counter_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449575795489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 segment7-sub_counter_single " "Found design unit 3: segment7-sub_counter_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 243 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449575795489 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449575795489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449575795489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/quad_segment7/quad_segment7.vhd 6 1 " "Found 6 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/quad_segment7/quad_segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quad_segment7-digit_quad " "Found design unit 1: quad_segment7-digit_quad" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449575795493 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 quad_segment7-counter_quad " "Found design unit 2: quad_segment7-counter_quad" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449575795493 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 digit_quad_cfg " "Found design unit 3: digit_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449575795493 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 add_counter_quad_cfg " "Found design unit 4: add_counter_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449575795493 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sub_counter_quad_cfg " "Found design unit 5: sub_counter_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449575795493 ""} { "Info" "ISGN_ENTITY_NAME" "1 quad_segment7 " "Found entity 1: quad_segment7" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449575795493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449575795493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_led.vhd 3 1 " "Found 3 design units, including 1 entities, in source file pwm_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_led-Behavioral " "Found design unit 1: pwm_led-Behavioral" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449575795497 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Behavioral_cfg " "Found design unit 2: Behavioral_cfg" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 249 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449575795497 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_led " "Found entity 1: pwm_led" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449575795497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449575795497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_led " "Elaborating entity \"pwm_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449575795553 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_value pwm_led.vhd(156) " "VHDL Process Statement warning at pwm_led.vhd(156): signal \"led_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795558 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_value pwm_led.vhd(162) " "VHDL Process Statement warning at pwm_led.vhd(162): signal \"led_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795558 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_value pwm_led.vhd(168) " "VHDL Process Statement warning at pwm_led.vhd(168): signal \"led_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795558 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_value pwm_led.vhd(174) " "VHDL Process Statement warning at pwm_led.vhd(174): signal \"led_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795558 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_value pwm_led.vhd(180) " "VHDL Process Statement warning at pwm_led.vhd(180): signal \"led_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795558 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_value pwm_led.vhd(186) " "VHDL Process Statement warning at pwm_led.vhd(186): signal \"led_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795558 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_value pwm_led.vhd(192) " "VHDL Process Statement warning at pwm_led.vhd(192): signal \"led_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795559 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_value pwm_led.vhd(198) " "VHDL Process Statement warning at pwm_led.vhd(198): signal \"led_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795559 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_value pwm_led.vhd(204) " "VHDL Process Statement warning at pwm_led.vhd(204): signal \"led_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795559 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_value pwm_led.vhd(210) " "VHDL Process Statement warning at pwm_led.vhd(210): signal \"led_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795559 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "duty_value_0 pwm_led.vhd(216) " "VHDL Process Statement warning at pwm_led.vhd(216): signal \"duty_value_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795559 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "duty_value_1 pwm_led.vhd(217) " "VHDL Process Statement warning at pwm_led.vhd(217): signal \"duty_value_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795559 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "duty_value_2 pwm_led.vhd(218) " "VHDL Process Statement warning at pwm_led.vhd(218): signal \"duty_value_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795559 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "duty_value_3 pwm_led.vhd(219) " "VHDL Process Statement warning at pwm_led.vhd(219): signal \"duty_value_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795560 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "duty_value_4 pwm_led.vhd(220) " "VHDL Process Statement warning at pwm_led.vhd(220): signal \"duty_value_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795560 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "duty_value_5 pwm_led.vhd(222) " "VHDL Process Statement warning at pwm_led.vhd(222): signal \"duty_value_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795560 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "duty_value_6 pwm_led.vhd(223) " "VHDL Process Statement warning at pwm_led.vhd(223): signal \"duty_value_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795560 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "duty_value_7 pwm_led.vhd(224) " "VHDL Process Statement warning at pwm_led.vhd(224): signal \"duty_value_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795560 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "duty_value_8 pwm_led.vhd(225) " "VHDL Process Statement warning at pwm_led.vhd(225): signal \"duty_value_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795560 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "duty_value_9 pwm_led.vhd(226) " "VHDL Process Statement warning at pwm_led.vhd(226): signal \"duty_value_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795560 "|pwm_led"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "led_value pwm_led.vhd(228) " "VHDL Process Statement warning at pwm_led.vhd(228): signal \"led_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1449575795560 "|pwm_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:pwm_0 " "Elaborating entity \"pwm\" for hierarchy \"pwm:pwm_0\"" {  } { { "pwm_led.vhd" "pwm_0" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449575795594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "quad_segment7 quad_segment7:quad_segment7_1 C:digit_quad_cfg " "Elaborating entity \"quad_segment7\" using architecture \"C:digit_quad_cfg\" for hierarchy \"quad_segment7:quad_segment7_1\"" {  } { { "pwm_led.vhd" "quad_segment7_1" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 244 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449575795607 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cout quad_segment7.vhd(10) " "Using initial value X (don't care) for net \"cout\" at quad_segment7.vhd(10)" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449575795609 "|pwm_led|quad_segment7:quad_segment7_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "segment7 quad_segment7:quad_segment7_1\|segment7:LSB_segment7 A:digit_single " "Elaborating entity \"segment7\" using architecture \"A:digit_single\" for hierarchy \"quad_segment7:quad_segment7_1\|segment7:LSB_segment7\"" {  } { { "../quad_segment7/quad_segment7.vhd" "LSB_segment7" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 109 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449575795611 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cout segment7.vhd(10) " "Using initial value X (don't care) for net \"cout\" at segment7.vhd(10)" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449575795612 "|pwm_led|quad_segment7:quad_segment7_1|segment7:LSB_segment7"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX31 GND " "Pin \"HEX31\" is stuck at GND" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449575799049 "|pwm_led|HEX31"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX32 GND " "Pin \"HEX32\" is stuck at GND" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449575799049 "|pwm_led|HEX32"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX36 VCC " "Pin \"HEX36\" is stuck at VCC" {  } { { "pwm_led.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/pwm_led/pwm_led.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449575799049 "|pwm_led|HEX36"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449575799049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449575799232 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449575800715 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449575800715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "919 " "Implemented 919 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449575800947 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449575800947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "866 " "Implemented 866 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449575800947 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1449575800947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449575800947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "791 " "Peak virtual memory: 791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449575801000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 12:56:40 2015 " "Processing ended: Tue Dec 08 12:56:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449575801000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449575801000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449575801000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449575801000 ""}
