<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\remake\impl\gwsynthesis\remake.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\BaiduSyncdisk\TongjiRubbishBin\ISP\FPGA_ISP\remake\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 27 18:50:06 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>33333</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>23458</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>92</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>576</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>23</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk50m</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk50m_ibuf/I </td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>camera_pclk_ibuf/I </td>
</tr>
<tr>
<td>camera_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>camera_PLL_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>6.742</td>
<td>148.333
<td>0.000</td>
<td>3.371</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>1.348</td>
<td>741.667
<td>0.000</td>
<td>0.674</td>
<td>clk50m_ibuf/I</td>
<td>clk50m</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk50m</td>
<td>50.000(MHz)</td>
<td>127.877(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>camera_pclk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">9.252(MHz)</td>
<td>88</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>278.697(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>400.000(MHz)</td>
<td>2016.130(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>148.333(MHz)</td>
<td style="color: #FF0000;" class = "error">53.328(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">71.930(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of camera_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk50m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Setup</td>
<td>-1906.340</td>
<td>64</td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>-727.937</td>
<td>181</td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-177.570</td>
<td>87</td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-98.088</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_R_0_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.034</td>
<td>107.990</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-97.905</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_B_0_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>-0.013</td>
<td>107.854</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-96.031</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_R_1_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.054</td>
<td>105.914</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-95.642</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_B_1_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>-0.018</td>
<td>105.596</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-90.496</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_R_2_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.038</td>
<td>100.394</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-89.689</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_B_2_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>-0.018</td>
<td>99.642</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-86.181</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_R_3_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.019</td>
<td>96.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-84.650</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_B_3_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>-0.018</td>
<td>94.604</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-78.904</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_R_4_s2/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.038</td>
<td>88.803</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-78.382</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_B_4_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>-0.018</td>
<td>88.336</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-73.970</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_B_5_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>-0.018</td>
<td>83.924</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-72.814</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_R_5_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.019</td>
<td>82.731</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-68.013</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_B_6_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>-0.008</td>
<td>77.958</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-67.718</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_R_6_s2/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.023</td>
<td>77.631</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-63.233</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_B_7_s2/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>-0.003</td>
<td>73.172</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-60.802</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_R_7_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.036</td>
<td>70.703</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-56.496</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_B_8_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>-0.008</td>
<td>66.440</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-54.079</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_R_8_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.019</td>
<td>63.996</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-48.078</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_B_9_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>-0.008</td>
<td>58.022</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-46.130</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_R_9_s2/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.050</td>
<td>56.016</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-41.942</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_B_10_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.026</td>
<td>51.852</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-41.614</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_R_10_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.042</td>
<td>51.509</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-35.784</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_B_11_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.026</td>
<td>45.694</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-35.136</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_R_11_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.054</td>
<td>45.019</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-29.981</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
<td>isp_inst/awb_top_inst/gain_B_12_s0/D</td>
<td>camera_pclk:[R]</td>
<td>camera_pclk:[R]</td>
<td>10.000</td>
<td>0.017</td>
<td>39.900</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.885</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.429</td>
<td>0.580</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.835</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.423</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.822</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.409</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.820</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.408</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.815</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.403</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.814</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.402</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.810</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.398</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.810</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.398</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.706</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.414</td>
<td>0.719</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.685</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_9_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_9_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.403</td>
<td>0.729</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.679</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.397</td>
<td>0.729</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.255</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_6_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.842</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.255</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_7_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.842</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.242</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_5_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.842</td>
<td>0.611</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.242</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.842</td>
<td>0.611</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.145</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_3_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.826</td>
<td>0.692</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.142</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_2_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.826</td>
<td>0.695</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.140</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_0_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.845</td>
<td>0.716</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.112</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_1_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.820</td>
<td>0.719</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.111</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.826</td>
<td>0.726</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.047</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.460</td>
<td>2.448</td>
</tr>
<tr>
<td>22</td>
<td>0.024</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.459</td>
<td>2.517</td>
</tr>
<tr>
<td>23</td>
<td>0.091</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_69_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/DI[33]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.319</td>
</tr>
<tr>
<td>24</td>
<td>0.156</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_20_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[20]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.397</td>
</tr>
<tr>
<td>25</td>
<td>0.170</td>
<td>isp_mode_1_s0/Q</td>
<td>isp_inst/out_data_G_1_s0/D</td>
<td>clk50m:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.863</td>
<td>1.069</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.882</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.506</td>
<td>4.104</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.872</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.506</td>
<td>4.094</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.872</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.506</td>
<td>4.094</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.863</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.506</td>
<td>4.085</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.483</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.506</td>
<td>4.041</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.483</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.506</td>
<td>4.041</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.480</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.506</td>
<td>4.038</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.478</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.506</td>
<td>4.036</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.478</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>0.506</td>
<td>4.036</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.256</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.128</td>
<td>4.104</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.247</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.128</td>
<td>4.094</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.247</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.128</td>
<td>4.094</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.237</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.128</td>
<td>4.085</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.858</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.128</td>
<td>4.041</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.858</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.128</td>
<td>4.041</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.855</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.128</td>
<td>4.038</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.852</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>0.128</td>
<td>4.036</td>
</tr>
<tr>
<td>18</td>
<td>2.606</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.758</td>
<td>4.104</td>
</tr>
<tr>
<td>19</td>
<td>2.606</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.767</td>
<td>4.094</td>
</tr>
<tr>
<td>20</td>
<td>2.617</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.756</td>
<td>4.094</td>
</tr>
<tr>
<td>21</td>
<td>2.624</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.758</td>
<td>4.085</td>
</tr>
<tr>
<td>22</td>
<td>3.047</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.724</td>
<td>4.041</td>
</tr>
<tr>
<td>23</td>
<td>3.047</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.724</td>
<td>4.041</td>
</tr>
<tr>
<td>24</td>
<td>3.047</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.726</td>
<td>4.038</td>
</tr>
<tr>
<td>25</td>
<td>3.048</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.729</td>
<td>4.036</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.636</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0/PRESET</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-2.658</td>
<td>0.924</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.636</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0/PRESET</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-2.658</td>
<td>0.924</td>
</tr>
<tr>
<td>3</td>
<td>0.839</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.489</td>
<td>1.516</td>
</tr>
<tr>
<td>4</td>
<td>0.961</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.489</td>
<td>1.639</td>
</tr>
<tr>
<td>5</td>
<td>1.156</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>-0.674</td>
<td>-0.848</td>
<td>1.516</td>
</tr>
<tr>
<td>6</td>
<td>1.279</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>-0.674</td>
<td>-0.848</td>
<td>1.639</td>
</tr>
<tr>
<td>7</td>
<td>1.281</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.489</td>
<td>1.959</td>
</tr>
<tr>
<td>8</td>
<td>1.356</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.386</td>
<td>1.930</td>
</tr>
<tr>
<td>9</td>
<td>1.379</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>1.516</td>
</tr>
<tr>
<td>10</td>
<td>1.390</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.386</td>
<td>1.964</td>
</tr>
<tr>
<td>11</td>
<td>1.410</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.386</td>
<td>1.984</td>
</tr>
<tr>
<td>12</td>
<td>1.414</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.386</td>
<td>1.988</td>
</tr>
<tr>
<td>13</td>
<td>1.505</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>1.639</td>
</tr>
<tr>
<td>14</td>
<td>1.599</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>-0.674</td>
<td>-0.848</td>
<td>1.959</td>
</tr>
<tr>
<td>15</td>
<td>1.724</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>1.930</td>
</tr>
<tr>
<td>16</td>
<td>1.758</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>1.964</td>
</tr>
<tr>
<td>17</td>
<td>1.778</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>1.984</td>
</tr>
<tr>
<td>18</td>
<td>1.782</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>1.988</td>
</tr>
<tr>
<td>19</td>
<td>1.840</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.034</td>
<td>1.959</td>
</tr>
<tr>
<td>20</td>
<td>2.332</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.662</td>
<td>1.930</td>
</tr>
<tr>
<td>21</td>
<td>2.366</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.662</td>
<td>1.964</td>
</tr>
<tr>
<td>22</td>
<td>2.386</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.662</td>
<td>1.984</td>
</tr>
<tr>
<td>23</td>
<td>4.219</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>2.477</td>
<td>1.930</td>
</tr>
<tr>
<td>24</td>
<td>4.245</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>2.450</td>
<td>1.984</td>
</tr>
<tr>
<td>25</td>
<td>4.249</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>2.473</td>
<td>1.964</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.200</td>
<td>2.200</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s</td>
</tr>
<tr>
<td>2</td>
<td>1.200</td>
<td>2.200</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s</td>
</tr>
<tr>
<td>3</td>
<td>1.204</td>
<td>2.204</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>1.204</td>
<td>2.204</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s</td>
</tr>
<tr>
<td>5</td>
<td>1.204</td>
<td>2.204</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s</td>
</tr>
<tr>
<td>6</td>
<td>1.204</td>
<td>2.204</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s</td>
</tr>
<tr>
<td>7</td>
<td>1.204</td>
<td>2.204</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s</td>
</tr>
<tr>
<td>8</td>
<td>1.208</td>
<td>2.208</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s</td>
</tr>
<tr>
<td>9</td>
<td>1.241</td>
<td>2.241</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>1.241</td>
<td>2.241</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-98.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.327</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_R_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.424</td>
<td>6.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[1][A]</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/CLK</td>
</tr>
<tr>
<td>7.807</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R41C118[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
</tr>
<tr>
<td>9.088</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C122[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s75/I1</td>
</tr>
<tr>
<td>9.667</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s75/F</td>
</tr>
<tr>
<td>10.221</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C128[0][B]</td>
<td>isp_inst/awb_top_inst/n324_s36/I2</td>
</tr>
<tr>
<td>10.788</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s36/F</td>
</tr>
<tr>
<td>11.759</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s108/I2</td>
</tr>
<tr>
<td>12.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s108/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][A]</td>
<td>isp_inst/awb_top_inst/n21_s87/I1</td>
</tr>
<tr>
<td>12.897</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s87/F</td>
</tr>
<tr>
<td>13.593</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C124[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s88/I0</td>
</tr>
<tr>
<td>13.882</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R49C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s88/F</td>
</tr>
<tr>
<td>14.686</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td>isp_inst/awb_top_inst/n21_s122/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s122/F</td>
</tr>
<tr>
<td>15.432</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s115/I1</td>
</tr>
<tr>
<td>16.011</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s115/F</td>
</tr>
<tr>
<td>16.394</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C124[3][A]</td>
<td>isp_inst/awb_top_inst/n21_s103/I2</td>
</tr>
<tr>
<td>16.968</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s103/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s120/I0</td>
</tr>
<tr>
<td>17.933</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C123[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s120/F</td>
</tr>
<tr>
<td>18.317</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td>isp_inst/awb_top_inst/n20_s121/I3</td>
</tr>
<tr>
<td>18.896</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s121/F</td>
</tr>
<tr>
<td>19.282</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s89/I2</td>
</tr>
<tr>
<td>19.861</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s89/F</td>
</tr>
<tr>
<td>20.434</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s117/I0</td>
</tr>
<tr>
<td>21.013</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s117/F</td>
</tr>
<tr>
<td>21.644</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C126[3][A]</td>
<td>isp_inst/awb_top_inst/n20_s118/I2</td>
</tr>
<tr>
<td>22.192</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C126[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s118/F</td>
</tr>
<tr>
<td>22.824</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[3][B]</td>
<td>isp_inst/awb_top_inst/n20_s113/I1</td>
</tr>
<tr>
<td>23.281</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C129[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s113/F</td>
</tr>
<tr>
<td>23.832</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C125[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s94/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R50C125[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s94/F</td>
</tr>
<tr>
<td>25.006</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[1][A]</td>
<td>isp_inst/awb_top_inst/n20_s102/I1</td>
</tr>
<tr>
<td>25.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s102/F</td>
</tr>
<tr>
<td>26.343</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s90/I0</td>
</tr>
<tr>
<td>26.851</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s90/F</td>
</tr>
<tr>
<td>27.004</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s76/I1</td>
</tr>
<tr>
<td>27.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C127[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s76/F</td>
</tr>
<tr>
<td>28.744</td>
<td>1.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s71/I0</td>
</tr>
<tr>
<td>29.033</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C130[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s71/F</td>
</tr>
<tr>
<td>29.427</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s76/I2</td>
</tr>
<tr>
<td>30.006</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C129[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s76/F</td>
</tr>
<tr>
<td>30.394</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s63/I1</td>
</tr>
<tr>
<td>30.973</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R47C130[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s63/F</td>
</tr>
<tr>
<td>31.438</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s55/I0</td>
</tr>
<tr>
<td>31.946</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s55/F</td>
</tr>
<tr>
<td>32.909</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s52/I0</td>
</tr>
<tr>
<td>33.488</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R45C129[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s52/F</td>
</tr>
<tr>
<td>34.456</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[1][B]</td>
<td>isp_inst/awb_top_inst/n22_s56/I0</td>
</tr>
<tr>
<td>34.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s56/F</td>
</tr>
<tr>
<td>35.926</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C125[0][A]</td>
<td>isp_inst/awb_top_inst/n22_s39/I2</td>
</tr>
<tr>
<td>36.493</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s39/F</td>
</tr>
<tr>
<td>37.196</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C129[3][A]</td>
<td>isp_inst/awb_top_inst/n22_s28/I2</td>
</tr>
<tr>
<td>37.514</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s28/F</td>
</tr>
<tr>
<td>38.774</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s113/I2</td>
</tr>
<tr>
<td>39.063</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s113/F</td>
</tr>
<tr>
<td>39.447</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s93/I2</td>
</tr>
<tr>
<td>40.026</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s93/F</td>
</tr>
<tr>
<td>40.388</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C124[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s82/I0</td>
</tr>
<tr>
<td>40.967</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R48C124[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s82/F</td>
</tr>
<tr>
<td>41.892</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s76/I0</td>
</tr>
<tr>
<td>42.471</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s76/F</td>
</tr>
<tr>
<td>43.734</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C119[3][B]</td>
<td>isp_inst/awb_top_inst/n23_s74/I0</td>
</tr>
<tr>
<td>44.053</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R51C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s74/F</td>
</tr>
<tr>
<td>45.327</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C128[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s79/I0</td>
</tr>
<tr>
<td>45.894</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R43C128[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s79/F</td>
</tr>
<tr>
<td>46.764</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[2][A]</td>
<td>isp_inst/awb_top_inst/n24_s62/I3</td>
</tr>
<tr>
<td>47.272</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s62/F</td>
</tr>
<tr>
<td>47.426</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s52/I2</td>
</tr>
<tr>
<td>48.004</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s52/F</td>
</tr>
<tr>
<td>48.759</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s49/I0</td>
</tr>
<tr>
<td>49.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s49/F</td>
</tr>
<tr>
<td>50.086</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s48/I0</td>
</tr>
<tr>
<td>50.653</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s48/F</td>
</tr>
<tr>
<td>51.783</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C123[0][A]</td>
<td>isp_inst/awb_top_inst/n25_s83/I2</td>
</tr>
<tr>
<td>52.291</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s83/F</td>
</tr>
<tr>
<td>53.216</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[1][A]</td>
<td>isp_inst/awb_top_inst/n25_s70/I3</td>
</tr>
<tr>
<td>53.794</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s70/F</td>
</tr>
<tr>
<td>54.551</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s62/I0</td>
</tr>
<tr>
<td>55.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s62/F</td>
</tr>
<tr>
<td>55.063</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[0][B]</td>
<td>isp_inst/awb_top_inst/n25_s59/I0</td>
</tr>
<tr>
<td>55.571</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s59/F</td>
</tr>
<tr>
<td>56.744</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s58/I0</td>
</tr>
<tr>
<td>57.252</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R44C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s58/F</td>
</tr>
<tr>
<td>58.179</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C123[0][A]</td>
<td>isp_inst/awb_top_inst/n26_s42/I2</td>
</tr>
<tr>
<td>58.468</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s42/F</td>
</tr>
<tr>
<td>59.596</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C126[2][B]</td>
<td>isp_inst/awb_top_inst/n26_s27/I0</td>
</tr>
<tr>
<td>60.163</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R43C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s27/F</td>
</tr>
<tr>
<td>60.758</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C122[1][B]</td>
<td>isp_inst/awb_top_inst/n26_s21/I0</td>
</tr>
<tr>
<td>61.266</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R43C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s21/F</td>
</tr>
<tr>
<td>62.407</td>
<td>1.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C120[2][A]</td>
<td>isp_inst/awb_top_inst/n26_s19/I0</td>
</tr>
<tr>
<td>62.914</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C120[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s19/F</td>
</tr>
<tr>
<td>64.093</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C123[0][B]</td>
<td>isp_inst/awb_top_inst/n26_s87/I1</td>
</tr>
<tr>
<td>64.661</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s87/F</td>
</tr>
<tr>
<td>65.449</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C123[1][B]</td>
<td>isp_inst/awb_top_inst/n27_s73/I0</td>
</tr>
<tr>
<td>66.017</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R48C123[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s73/F</td>
</tr>
<tr>
<td>66.938</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C124[3][A]</td>
<td>isp_inst/awb_top_inst/n27_s61/I1</td>
</tr>
<tr>
<td>67.257</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R42C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s61/F</td>
</tr>
<tr>
<td>68.154</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C118[1][B]</td>
<td>isp_inst/awb_top_inst/n27_s57/I0</td>
</tr>
<tr>
<td>68.443</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C118[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s57/F</td>
</tr>
<tr>
<td>69.346</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C116[2][B]</td>
<td>isp_inst/awb_top_inst/n324_s76/I0</td>
</tr>
<tr>
<td>69.853</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C116[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s76/F</td>
</tr>
<tr>
<td>70.688</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C122[2][A]</td>
<td>isp_inst/awb_top_inst/n324_s48/I0</td>
</tr>
<tr>
<td>71.196</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C122[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s48/F</td>
</tr>
<tr>
<td>72.114</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][B]</td>
<td>isp_inst/awb_top_inst/n324_s119/I2</td>
</tr>
<tr>
<td>72.682</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s119/F</td>
</tr>
<tr>
<td>73.066</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[3][A]</td>
<td>isp_inst/awb_top_inst/n324_s9/I1</td>
</tr>
<tr>
<td>73.522</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s9/F</td>
</tr>
<tr>
<td>75.114</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td>isp_inst/awb_top_inst/n325_s78/I1</td>
</tr>
<tr>
<td>75.693</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R50C111[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s78/F</td>
</tr>
<tr>
<td>75.873</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][A]</td>
<td>isp_inst/awb_top_inst/n324_s1/I1</td>
</tr>
<tr>
<td>76.162</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R51C111[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s1/F</td>
</tr>
<tr>
<td>77.771</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C124[2][B]</td>
<td>isp_inst/awb_top_inst/n325_s40/I2</td>
</tr>
<tr>
<td>78.349</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s40/F</td>
</tr>
<tr>
<td>79.858</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[2][B]</td>
<td>isp_inst/awb_top_inst/n325_s16/I0</td>
</tr>
<tr>
<td>80.366</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C113[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s16/F</td>
</tr>
<tr>
<td>80.368</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[1][A]</td>
<td>isp_inst/awb_top_inst/n325_s5/I2</td>
</tr>
<tr>
<td>80.947</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R49C113[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s5/F</td>
</tr>
<tr>
<td>82.057</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C109[0][A]</td>
<td>isp_inst/awb_top_inst/n325_s2/I1</td>
</tr>
<tr>
<td>82.624</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R44C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s2/F</td>
</tr>
<tr>
<td>83.559</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C109[1][A]</td>
<td>isp_inst/awb_top_inst/n326_s49/I0</td>
</tr>
<tr>
<td>84.138</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R49C109[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s49/F</td>
</tr>
<tr>
<td>85.152</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C112[0][B]</td>
<td>isp_inst/awb_top_inst/n326_s28/I2</td>
</tr>
<tr>
<td>85.659</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C112[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s28/F</td>
</tr>
<tr>
<td>86.381</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C109[0][A]</td>
<td>isp_inst/awb_top_inst/n326_s8/I3</td>
</tr>
<tr>
<td>86.888</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s8/F</td>
</tr>
<tr>
<td>87.307</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C111[0][A]</td>
<td>isp_inst/awb_top_inst/n326_s2/I3</td>
</tr>
<tr>
<td>87.886</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R44C111[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s2/F</td>
</tr>
<tr>
<td>88.822</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C112[0][A]</td>
<td>isp_inst/awb_top_inst/n326_s1/I0</td>
</tr>
<tr>
<td>89.111</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R53C112[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s1/F</td>
</tr>
<tr>
<td>89.829</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[0][B]</td>
<td>isp_inst/awb_top_inst/n327_s35/I3</td>
</tr>
<tr>
<td>90.408</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C117[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s35/F</td>
</tr>
<tr>
<td>90.792</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C115[1][A]</td>
<td>isp_inst/awb_top_inst/n327_s15/I0</td>
</tr>
<tr>
<td>91.299</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C115[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s15/F</td>
</tr>
<tr>
<td>92.041</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C114[3][A]</td>
<td>isp_inst/awb_top_inst/n327_s5/I1</td>
</tr>
<tr>
<td>92.497</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R50C114[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s5/F</td>
</tr>
<tr>
<td>93.434</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C112[3][A]</td>
<td>isp_inst/awb_top_inst/n327_s2/I1</td>
</tr>
<tr>
<td>93.726</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R42C112[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s2/F</td>
</tr>
<tr>
<td>95.041</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C115[0][B]</td>
<td>isp_inst/awb_top_inst/n328_s47/I0</td>
</tr>
<tr>
<td>95.329</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C115[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n328_s47/F</td>
</tr>
<tr>
<td>97.237</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C110[2][B]</td>
<td>isp_inst/awb_top_inst/n328_s72/I1</td>
</tr>
<tr>
<td>97.526</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R47C110[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n328_s72/F</td>
</tr>
<tr>
<td>98.279</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C110[3][B]</td>
<td>isp_inst/awb_top_inst/n328_s4/I1</td>
</tr>
<tr>
<td>98.827</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C110[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n328_s4/F</td>
</tr>
<tr>
<td>99.211</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C110[1][B]</td>
<td>isp_inst/awb_top_inst/n328_s2/I0</td>
</tr>
<tr>
<td>99.778</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R41C110[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n328_s2/F</td>
</tr>
<tr>
<td>100.941</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C111[3][A]</td>
<td>isp_inst/awb_top_inst/n329_s52/I0</td>
</tr>
<tr>
<td>101.397</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C111[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n329_s52/F</td>
</tr>
<tr>
<td>101.781</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C113[0][B]</td>
<td>isp_inst/awb_top_inst/n329_s26/I2</td>
</tr>
<tr>
<td>102.348</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C113[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n329_s26/F</td>
</tr>
<tr>
<td>103.287</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C113[3][B]</td>
<td>isp_inst/awb_top_inst/n329_s97/I0</td>
</tr>
<tr>
<td>103.743</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R43C113[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n329_s97/F</td>
</tr>
<tr>
<td>104.132</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C114[0][A]</td>
<td>isp_inst/awb_top_inst/n329_s3/I1</td>
</tr>
<tr>
<td>104.711</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C114[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n329_s3/F</td>
</tr>
<tr>
<td>104.888</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C115[0][A]</td>
<td>isp_inst/awb_top_inst/n329_s1/I1</td>
</tr>
<tr>
<td>105.396</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R42C115[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n329_s1/F</td>
</tr>
<tr>
<td>106.703</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C112[1][A]</td>
<td>isp_inst/awb_top_inst/n330_s43/I0</td>
</tr>
<tr>
<td>107.211</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C112[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n330_s43/F</td>
</tr>
<tr>
<td>107.573</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[0][B]</td>
<td>isp_inst/awb_top_inst/n330_s23/I1</td>
</tr>
<tr>
<td>108.141</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C112[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n330_s23/F</td>
</tr>
<tr>
<td>108.313</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C113[2][A]</td>
<td>isp_inst/awb_top_inst/n330_s9/I0</td>
</tr>
<tr>
<td>108.892</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R51C113[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n330_s9/F</td>
</tr>
<tr>
<td>110.059</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C116[2][A]</td>
<td>isp_inst/awb_top_inst/n330_s3/I0</td>
</tr>
<tr>
<td>110.348</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C116[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n330_s3/F</td>
</tr>
<tr>
<td>110.734</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C116[1][A]</td>
<td>isp_inst/awb_top_inst/n330_s1/I1</td>
</tr>
<tr>
<td>111.302</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R45C116[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n330_s1/F</td>
</tr>
<tr>
<td>111.887</td>
<td>0.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C118[2][B]</td>
<td>isp_inst/awb_top_inst/n331_s38/I0</td>
</tr>
<tr>
<td>112.466</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C118[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n331_s38/F</td>
</tr>
<tr>
<td>113.368</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C118[1][B]</td>
<td>isp_inst/awb_top_inst/n331_s24/I2</td>
</tr>
<tr>
<td>113.876</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C118[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n331_s24/F</td>
</tr>
<tr>
<td>113.878</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C118[2][A]</td>
<td>isp_inst/awb_top_inst/n331_s8/I2</td>
</tr>
<tr>
<td>114.446</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C118[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n331_s8/F</td>
</tr>
<tr>
<td>114.448</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C118[3][A]</td>
<td>isp_inst/awb_top_inst/n331_s2/I2</td>
</tr>
<tr>
<td>114.904</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C118[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n331_s2/F</td>
</tr>
<tr>
<td>114.907</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C118[1][A]</td>
<td>isp_inst/awb_top_inst/n331_s1/I0</td>
</tr>
<tr>
<td>115.414</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C118[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n331_s1/F</td>
</tr>
<tr>
<td>115.414</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C118[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_R_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.391</td>
<td>6.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C118[1][A]</td>
<td>isp_inst/awb_top_inst/gain_R_0_s0/CLK</td>
</tr>
<tr>
<td>17.327</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C118[1][A]</td>
<td>isp_inst/awb_top_inst/gain_R_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>88</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.193%; route: 6.742, 90.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 43.949, 40.697%; route: 63.659, 58.949%; tC2Q: 0.382, 0.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.235%; route: 6.708, 90.765%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-97.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.363</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_B_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.414</td>
<td>6.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C117[0][B]</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/CLK</td>
</tr>
<tr>
<td>7.797</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R63C117[0][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
</tr>
<tr>
<td>9.394</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C120[0][A]</td>
<td>isp_inst/awb_top_inst/n45_s99/I1</td>
</tr>
<tr>
<td>9.962</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R57C120[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s99/F</td>
</tr>
<tr>
<td>11.144</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C125[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s133/I1</td>
</tr>
<tr>
<td>11.712</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s133/F</td>
</tr>
<tr>
<td>12.466</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s187/I3</td>
</tr>
<tr>
<td>13.039</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s187/F</td>
</tr>
<tr>
<td>13.734</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[0][B]</td>
<td>isp_inst/awb_top_inst/n44_s211/I3</td>
</tr>
<tr>
<td>14.313</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s211/F</td>
</tr>
<tr>
<td>14.467</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s221/I2</td>
</tr>
<tr>
<td>15.014</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s221/F</td>
</tr>
<tr>
<td>15.187</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s202/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s202/F</td>
</tr>
<tr>
<td>16.078</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s185/I2</td>
</tr>
<tr>
<td>16.652</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C126[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s185/F</td>
</tr>
<tr>
<td>16.659</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s209/I1</td>
</tr>
<tr>
<td>17.238</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s209/F</td>
</tr>
<tr>
<td>17.828</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C122[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s191/I2</td>
</tr>
<tr>
<td>18.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s191/F</td>
</tr>
<tr>
<td>18.959</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s174/I2</td>
</tr>
<tr>
<td>19.467</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s174/F</td>
</tr>
<tr>
<td>19.889</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C126[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s142/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s142/F</td>
</tr>
<tr>
<td>20.912</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s171/I1</td>
</tr>
<tr>
<td>21.231</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R58C127[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s171/F</td>
</tr>
<tr>
<td>22.173</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s136/I1</td>
</tr>
<tr>
<td>22.752</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R63C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s136/F</td>
</tr>
<tr>
<td>23.471</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C120[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s103/I3</td>
</tr>
<tr>
<td>24.038</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R65C120[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s103/F</td>
</tr>
<tr>
<td>25.163</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s82/I0</td>
</tr>
<tr>
<td>25.452</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C122[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s82/F</td>
</tr>
<tr>
<td>25.836</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s125/I3</td>
</tr>
<tr>
<td>26.124</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s125/F</td>
</tr>
<tr>
<td>26.696</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s98/I3</td>
</tr>
<tr>
<td>27.152</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s98/F</td>
</tr>
<tr>
<td>27.332</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s108/I1</td>
</tr>
<tr>
<td>27.899</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s108/F</td>
</tr>
<tr>
<td>28.464</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s90/I1</td>
</tr>
<tr>
<td>29.032</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s90/F</td>
</tr>
<tr>
<td>29.778</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td>isp_inst/awb_top_inst/n44_s75/I2</td>
</tr>
<tr>
<td>30.346</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s75/F</td>
</tr>
<tr>
<td>30.348</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s70/I3</td>
</tr>
<tr>
<td>30.856</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C119[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s70/F</td>
</tr>
<tr>
<td>31.641</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C122[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s75/I0</td>
</tr>
<tr>
<td>32.148</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C122[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s75/F</td>
</tr>
<tr>
<td>32.323</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s62/I3</td>
</tr>
<tr>
<td>32.891</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C121[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s62/F</td>
</tr>
<tr>
<td>33.462</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s55/I0</td>
</tr>
<tr>
<td>34.036</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C119[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s55/F</td>
</tr>
<tr>
<td>34.568</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C121[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s52/I0</td>
</tr>
<tr>
<td>35.142</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C121[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s52/F</td>
</tr>
<tr>
<td>35.953</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s51/I0</td>
</tr>
<tr>
<td>36.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R58C120[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s51/F</td>
</tr>
<tr>
<td>37.181</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s30/I0</td>
</tr>
<tr>
<td>37.688</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s30/F</td>
</tr>
<tr>
<td>38.751</td>
<td>1.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td>isp_inst/awb_top_inst/n46_s29/I0</td>
</tr>
<tr>
<td>39.298</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s29/F</td>
</tr>
<tr>
<td>39.301</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[2][B]</td>
<td>isp_inst/awb_top_inst/n46_s24/I3</td>
</tr>
<tr>
<td>39.879</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R63C128[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s24/F</td>
</tr>
<tr>
<td>40.612</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s85/I0</td>
</tr>
<tr>
<td>41.119</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C124[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s85/F</td>
</tr>
<tr>
<td>42.268</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C129[3][A]</td>
<td>isp_inst/awb_top_inst/n47_s97/I1</td>
</tr>
<tr>
<td>42.842</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s97/F</td>
</tr>
<tr>
<td>43.228</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[1][A]</td>
<td>isp_inst/awb_top_inst/n47_s82/I3</td>
</tr>
<tr>
<td>43.736</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C129[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s82/F</td>
</tr>
<tr>
<td>43.911</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s106/I0</td>
</tr>
<tr>
<td>44.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s106/F</td>
</tr>
<tr>
<td>44.914</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s93/I0</td>
</tr>
<tr>
<td>45.482</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C129[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s93/F</td>
</tr>
<tr>
<td>46.619</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s73/I2</td>
</tr>
<tr>
<td>47.198</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s73/F</td>
</tr>
<tr>
<td>48.119</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s57/I1</td>
</tr>
<tr>
<td>48.627</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s57/F</td>
</tr>
<tr>
<td>49.092</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[2][B]</td>
<td>isp_inst/awb_top_inst/n49_s105/I0</td>
</tr>
<tr>
<td>49.659</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R56C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s105/F</td>
</tr>
<tr>
<td>50.199</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td>isp_inst/awb_top_inst/n49_s99/I0</td>
</tr>
<tr>
<td>50.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s99/F</td>
</tr>
<tr>
<td>51.211</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td>isp_inst/awb_top_inst/n49_s78/I3</td>
</tr>
<tr>
<td>51.667</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C125[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s78/F</td>
</tr>
<tr>
<td>53.088</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s63/I2</td>
</tr>
<tr>
<td>53.377</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C130[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s63/F</td>
</tr>
<tr>
<td>54.542</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s59/I0</td>
</tr>
<tr>
<td>55.121</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R58C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s59/F</td>
</tr>
<tr>
<td>55.553</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C124[2][A]</td>
<td>isp_inst/awb_top_inst/n49_s58/I0</td>
</tr>
<tr>
<td>56.121</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R58C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s58/F</td>
</tr>
<tr>
<td>58.294</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s63/I0</td>
</tr>
<tr>
<td>58.842</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C130[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s63/F</td>
</tr>
<tr>
<td>60.009</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td>isp_inst/awb_top_inst/n50_s42/I3</td>
</tr>
<tr>
<td>60.517</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s42/F</td>
</tr>
<tr>
<td>60.519</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[1][B]</td>
<td>isp_inst/awb_top_inst/n50_s26/I3</td>
</tr>
<tr>
<td>61.027</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s26/F</td>
</tr>
<tr>
<td>61.816</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s19/I0</td>
</tr>
<tr>
<td>62.363</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s19/F</td>
</tr>
<tr>
<td>64.319</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>isp_inst/awb_top_inst/n51_s109/I2</td>
</tr>
<tr>
<td>64.887</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s109/F</td>
</tr>
<tr>
<td>64.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s89/I0</td>
</tr>
<tr>
<td>65.457</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s89/F</td>
</tr>
<tr>
<td>66.837</td>
<td>1.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[1][B]</td>
<td>isp_inst/awb_top_inst/n51_s73/I0</td>
</tr>
<tr>
<td>67.404</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s73/F</td>
</tr>
<tr>
<td>67.796</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C125[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s61/I3</td>
</tr>
<tr>
<td>68.363</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s61/F</td>
</tr>
<tr>
<td>68.541</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C124[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s57/I1</td>
</tr>
<tr>
<td>69.119</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R67C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s57/F</td>
</tr>
<tr>
<td>70.232</td>
<td>1.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C126[1][A]</td>
<td>isp_inst/awb_top_inst/n51_s56/I0</td>
</tr>
<tr>
<td>70.739</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C126[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s56/F</td>
</tr>
<tr>
<td>72.209</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C119[0][B]</td>
<td>isp_inst/awb_top_inst/n348_s45/I1</td>
</tr>
<tr>
<td>72.788</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C119[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s45/F</td>
</tr>
<tr>
<td>73.898</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C113[2][A]</td>
<td>isp_inst/awb_top_inst/n348_s21/I2</td>
</tr>
<tr>
<td>74.466</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C113[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s21/F</td>
</tr>
<tr>
<td>74.849</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C114[0][A]</td>
<td>isp_inst/awb_top_inst/n348_s9/I1</td>
</tr>
<tr>
<td>75.428</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C114[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s9/F</td>
</tr>
<tr>
<td>76.138</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C119[2][B]</td>
<td>isp_inst/awb_top_inst/n348_s3/I2</td>
</tr>
<tr>
<td>76.427</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R66C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s3/F</td>
</tr>
<tr>
<td>78.602</td>
<td>2.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C114[0][A]</td>
<td>isp_inst/awb_top_inst/n349_s37/I1</td>
</tr>
<tr>
<td>79.181</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R65C114[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s37/F</td>
</tr>
<tr>
<td>80.689</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[1][A]</td>
<td>isp_inst/awb_top_inst/n349_s38/I1</td>
</tr>
<tr>
<td>81.268</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C109[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s38/F</td>
</tr>
<tr>
<td>81.482</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C109[2][B]</td>
<td>isp_inst/awb_top_inst/n349_s15/I2</td>
</tr>
<tr>
<td>81.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C109[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s15/F</td>
</tr>
<tr>
<td>82.661</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C112[2][B]</td>
<td>isp_inst/awb_top_inst/n349_s5/I0</td>
</tr>
<tr>
<td>83.239</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s5/F</td>
</tr>
<tr>
<td>83.412</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C111[0][B]</td>
<td>isp_inst/awb_top_inst/n349_s1/I3</td>
</tr>
<tr>
<td>83.701</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R63C111[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s1/F</td>
</tr>
<tr>
<td>84.677</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C115[1][B]</td>
<td>isp_inst/awb_top_inst/n350_s36/I2</td>
</tr>
<tr>
<td>85.244</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C115[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s36/F</td>
</tr>
<tr>
<td>86.418</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C112[2][B]</td>
<td>isp_inst/awb_top_inst/n350_s16/I2</td>
</tr>
<tr>
<td>86.986</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s16/F</td>
</tr>
<tr>
<td>87.372</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C112[2][B]</td>
<td>isp_inst/awb_top_inst/n350_s7/I0</td>
</tr>
<tr>
<td>87.661</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R68C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s7/F</td>
</tr>
<tr>
<td>89.139</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C110[0][B]</td>
<td>isp_inst/awb_top_inst/n350_s3/I0</td>
</tr>
<tr>
<td>89.647</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R65C110[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s3/F</td>
</tr>
<tr>
<td>89.862</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C109[0][A]</td>
<td>isp_inst/awb_top_inst/n350_s101/I3</td>
</tr>
<tr>
<td>90.151</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R65C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s101/F</td>
</tr>
<tr>
<td>91.369</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C111[1][B]</td>
<td>isp_inst/awb_top_inst/n351_s32/I0</td>
</tr>
<tr>
<td>91.937</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C111[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s32/F</td>
</tr>
<tr>
<td>92.366</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[3][B]</td>
<td>isp_inst/awb_top_inst/n351_s15/I1</td>
</tr>
<tr>
<td>92.939</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C109[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s15/F</td>
</tr>
<tr>
<td>93.119</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][A]</td>
<td>isp_inst/awb_top_inst/n351_s5/I0</td>
</tr>
<tr>
<td>93.698</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s5/F</td>
</tr>
<tr>
<td>94.096</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[3][B]</td>
<td>isp_inst/awb_top_inst/n351_s1/I3</td>
</tr>
<tr>
<td>94.643</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R59C110[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s1/F</td>
</tr>
<tr>
<td>96.706</td>
<td>2.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[0][B]</td>
<td>isp_inst/awb_top_inst/n352_s35/I0</td>
</tr>
<tr>
<td>97.273</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R66C114[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s35/F</td>
</tr>
<tr>
<td>98.604</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C113[0][A]</td>
<td>isp_inst/awb_top_inst/n352_s18/I1</td>
</tr>
<tr>
<td>99.183</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C113[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s18/F</td>
</tr>
<tr>
<td>99.399</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C113[1][B]</td>
<td>isp_inst/awb_top_inst/n352_s6/I1</td>
</tr>
<tr>
<td>99.688</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R58C113[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s6/F</td>
</tr>
<tr>
<td>99.868</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C113[0][B]</td>
<td>isp_inst/awb_top_inst/n352_s2/I0</td>
</tr>
<tr>
<td>100.447</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C113[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s2/F</td>
</tr>
<tr>
<td>100.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C111[2][B]</td>
<td>isp_inst/awb_top_inst/n352_s1/I0</td>
</tr>
<tr>
<td>101.336</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R58C111[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s1/F</td>
</tr>
<tr>
<td>101.929</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C113[3][B]</td>
<td>isp_inst/awb_top_inst/n353_s53/I0</td>
</tr>
<tr>
<td>102.386</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C113[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n353_s53/F</td>
</tr>
<tr>
<td>103.132</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C117[0][A]</td>
<td>isp_inst/awb_top_inst/n353_s26/I3</td>
</tr>
<tr>
<td>103.699</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C117[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n353_s26/F</td>
</tr>
<tr>
<td>104.091</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C115[1][A]</td>
<td>isp_inst/awb_top_inst/n353_s9/I1</td>
</tr>
<tr>
<td>104.669</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C115[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n353_s9/F</td>
</tr>
<tr>
<td>104.842</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C115[3][B]</td>
<td>isp_inst/awb_top_inst/n353_s2/I3</td>
</tr>
<tr>
<td>105.389</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C115[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n353_s2/F</td>
</tr>
<tr>
<td>105.982</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C112[0][A]</td>
<td>isp_inst/awb_top_inst/n353_s1/I0</td>
</tr>
<tr>
<td>106.549</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R58C112[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n353_s1/F</td>
</tr>
<tr>
<td>107.963</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C117[1][B]</td>
<td>isp_inst/awb_top_inst/n354_s35/I0</td>
</tr>
<tr>
<td>108.531</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C117[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n354_s35/F</td>
</tr>
<tr>
<td>109.066</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C116[1][B]</td>
<td>isp_inst/awb_top_inst/n354_s20/I0</td>
</tr>
<tr>
<td>109.644</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C116[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n354_s20/F</td>
</tr>
<tr>
<td>109.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C116[3][A]</td>
<td>isp_inst/awb_top_inst/n354_s6/I1</td>
</tr>
<tr>
<td>110.223</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C116[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n354_s6/F</td>
</tr>
<tr>
<td>110.607</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C115[3][A]</td>
<td>isp_inst/awb_top_inst/n354_s2/I2</td>
</tr>
<tr>
<td>111.154</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R57C115[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n354_s2/F</td>
</tr>
<tr>
<td>111.162</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C115[1][B]</td>
<td>isp_inst/awb_top_inst/n355_s29/I0</td>
</tr>
<tr>
<td>111.669</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C115[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n355_s29/F</td>
</tr>
<tr>
<td>112.473</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C118[1][B]</td>
<td>isp_inst/awb_top_inst/n355_s32/I1</td>
</tr>
<tr>
<td>113.041</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C118[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n355_s32/F</td>
</tr>
<tr>
<td>113.192</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C118[2][B]</td>
<td>isp_inst/awb_top_inst/n355_s14/I0</td>
</tr>
<tr>
<td>113.771</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C118[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n355_s14/F</td>
</tr>
<tr>
<td>113.943</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C118[3][A]</td>
<td>isp_inst/awb_top_inst/n355_s4/I1</td>
</tr>
<tr>
<td>114.517</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C118[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n355_s4/F</td>
</tr>
<tr>
<td>114.689</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C118[0][A]</td>
<td>isp_inst/awb_top_inst/n355_s1/I2</td>
</tr>
<tr>
<td>115.268</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C118[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n355_s1/F</td>
</tr>
<tr>
<td>115.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C118[0][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_B_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.427</td>
<td>6.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C118[0][A]</td>
<td>isp_inst/awb_top_inst/gain_B_0_s0/CLK</td>
</tr>
<tr>
<td>17.363</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C118[0][A]</td>
<td>isp_inst/awb_top_inst/gain_B_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>90</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.205%; route: 6.732, 90.795%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 46.379, 43.002%; route: 61.093, 56.644%; tC2Q: 0.382, 0.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.190%; route: 6.744, 90.810%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-96.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>113.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_R_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.424</td>
<td>6.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[1][A]</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/CLK</td>
</tr>
<tr>
<td>7.807</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R41C118[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
</tr>
<tr>
<td>9.088</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C122[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s75/I1</td>
</tr>
<tr>
<td>9.667</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s75/F</td>
</tr>
<tr>
<td>10.221</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C128[0][B]</td>
<td>isp_inst/awb_top_inst/n324_s36/I2</td>
</tr>
<tr>
<td>10.788</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s36/F</td>
</tr>
<tr>
<td>11.759</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s108/I2</td>
</tr>
<tr>
<td>12.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s108/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][A]</td>
<td>isp_inst/awb_top_inst/n21_s87/I1</td>
</tr>
<tr>
<td>12.897</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s87/F</td>
</tr>
<tr>
<td>13.593</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C124[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s88/I0</td>
</tr>
<tr>
<td>13.882</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R49C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s88/F</td>
</tr>
<tr>
<td>14.686</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td>isp_inst/awb_top_inst/n21_s122/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s122/F</td>
</tr>
<tr>
<td>15.432</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s115/I1</td>
</tr>
<tr>
<td>16.011</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s115/F</td>
</tr>
<tr>
<td>16.394</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C124[3][A]</td>
<td>isp_inst/awb_top_inst/n21_s103/I2</td>
</tr>
<tr>
<td>16.968</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s103/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s120/I0</td>
</tr>
<tr>
<td>17.933</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C123[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s120/F</td>
</tr>
<tr>
<td>18.317</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td>isp_inst/awb_top_inst/n20_s121/I3</td>
</tr>
<tr>
<td>18.896</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s121/F</td>
</tr>
<tr>
<td>19.282</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s89/I2</td>
</tr>
<tr>
<td>19.861</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s89/F</td>
</tr>
<tr>
<td>20.434</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s117/I0</td>
</tr>
<tr>
<td>21.013</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s117/F</td>
</tr>
<tr>
<td>21.644</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C126[3][A]</td>
<td>isp_inst/awb_top_inst/n20_s118/I2</td>
</tr>
<tr>
<td>22.192</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C126[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s118/F</td>
</tr>
<tr>
<td>22.824</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[3][B]</td>
<td>isp_inst/awb_top_inst/n20_s113/I1</td>
</tr>
<tr>
<td>23.281</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C129[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s113/F</td>
</tr>
<tr>
<td>23.832</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C125[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s94/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R50C125[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s94/F</td>
</tr>
<tr>
<td>25.006</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[1][A]</td>
<td>isp_inst/awb_top_inst/n20_s102/I1</td>
</tr>
<tr>
<td>25.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s102/F</td>
</tr>
<tr>
<td>26.343</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s90/I0</td>
</tr>
<tr>
<td>26.851</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s90/F</td>
</tr>
<tr>
<td>27.004</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s76/I1</td>
</tr>
<tr>
<td>27.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C127[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s76/F</td>
</tr>
<tr>
<td>28.744</td>
<td>1.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s71/I0</td>
</tr>
<tr>
<td>29.033</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C130[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s71/F</td>
</tr>
<tr>
<td>29.427</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s76/I2</td>
</tr>
<tr>
<td>30.006</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C129[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s76/F</td>
</tr>
<tr>
<td>30.394</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s63/I1</td>
</tr>
<tr>
<td>30.973</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R47C130[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s63/F</td>
</tr>
<tr>
<td>31.438</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s55/I0</td>
</tr>
<tr>
<td>31.946</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s55/F</td>
</tr>
<tr>
<td>32.909</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s52/I0</td>
</tr>
<tr>
<td>33.488</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R45C129[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s52/F</td>
</tr>
<tr>
<td>34.456</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[1][B]</td>
<td>isp_inst/awb_top_inst/n22_s56/I0</td>
</tr>
<tr>
<td>34.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s56/F</td>
</tr>
<tr>
<td>35.926</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C125[0][A]</td>
<td>isp_inst/awb_top_inst/n22_s39/I2</td>
</tr>
<tr>
<td>36.493</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s39/F</td>
</tr>
<tr>
<td>37.196</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C129[3][A]</td>
<td>isp_inst/awb_top_inst/n22_s28/I2</td>
</tr>
<tr>
<td>37.514</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s28/F</td>
</tr>
<tr>
<td>38.774</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s113/I2</td>
</tr>
<tr>
<td>39.063</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s113/F</td>
</tr>
<tr>
<td>39.447</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s93/I2</td>
</tr>
<tr>
<td>40.026</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s93/F</td>
</tr>
<tr>
<td>40.388</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C124[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s82/I0</td>
</tr>
<tr>
<td>40.967</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R48C124[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s82/F</td>
</tr>
<tr>
<td>41.892</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s76/I0</td>
</tr>
<tr>
<td>42.471</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s76/F</td>
</tr>
<tr>
<td>43.734</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C119[3][B]</td>
<td>isp_inst/awb_top_inst/n23_s74/I0</td>
</tr>
<tr>
<td>44.053</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R51C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s74/F</td>
</tr>
<tr>
<td>45.327</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C128[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s79/I0</td>
</tr>
<tr>
<td>45.894</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R43C128[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s79/F</td>
</tr>
<tr>
<td>46.764</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[2][A]</td>
<td>isp_inst/awb_top_inst/n24_s62/I3</td>
</tr>
<tr>
<td>47.272</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s62/F</td>
</tr>
<tr>
<td>47.426</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s52/I2</td>
</tr>
<tr>
<td>48.004</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s52/F</td>
</tr>
<tr>
<td>48.759</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s49/I0</td>
</tr>
<tr>
<td>49.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s49/F</td>
</tr>
<tr>
<td>50.086</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s48/I0</td>
</tr>
<tr>
<td>50.653</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s48/F</td>
</tr>
<tr>
<td>51.783</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C123[0][A]</td>
<td>isp_inst/awb_top_inst/n25_s83/I2</td>
</tr>
<tr>
<td>52.291</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s83/F</td>
</tr>
<tr>
<td>53.216</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[1][A]</td>
<td>isp_inst/awb_top_inst/n25_s70/I3</td>
</tr>
<tr>
<td>53.794</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s70/F</td>
</tr>
<tr>
<td>54.551</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s62/I0</td>
</tr>
<tr>
<td>55.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s62/F</td>
</tr>
<tr>
<td>55.063</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[0][B]</td>
<td>isp_inst/awb_top_inst/n25_s59/I0</td>
</tr>
<tr>
<td>55.571</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s59/F</td>
</tr>
<tr>
<td>56.744</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s58/I0</td>
</tr>
<tr>
<td>57.252</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R44C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s58/F</td>
</tr>
<tr>
<td>58.179</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C123[0][A]</td>
<td>isp_inst/awb_top_inst/n26_s42/I2</td>
</tr>
<tr>
<td>58.468</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s42/F</td>
</tr>
<tr>
<td>59.596</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C126[2][B]</td>
<td>isp_inst/awb_top_inst/n26_s27/I0</td>
</tr>
<tr>
<td>60.163</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R43C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s27/F</td>
</tr>
<tr>
<td>60.758</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C122[1][B]</td>
<td>isp_inst/awb_top_inst/n26_s21/I0</td>
</tr>
<tr>
<td>61.266</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R43C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s21/F</td>
</tr>
<tr>
<td>62.407</td>
<td>1.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C120[2][A]</td>
<td>isp_inst/awb_top_inst/n26_s19/I0</td>
</tr>
<tr>
<td>62.914</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C120[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s19/F</td>
</tr>
<tr>
<td>64.093</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C123[0][B]</td>
<td>isp_inst/awb_top_inst/n26_s87/I1</td>
</tr>
<tr>
<td>64.661</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s87/F</td>
</tr>
<tr>
<td>65.449</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C123[1][B]</td>
<td>isp_inst/awb_top_inst/n27_s73/I0</td>
</tr>
<tr>
<td>66.017</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R48C123[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s73/F</td>
</tr>
<tr>
<td>66.938</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C124[3][A]</td>
<td>isp_inst/awb_top_inst/n27_s61/I1</td>
</tr>
<tr>
<td>67.257</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R42C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s61/F</td>
</tr>
<tr>
<td>68.154</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C118[1][B]</td>
<td>isp_inst/awb_top_inst/n27_s57/I0</td>
</tr>
<tr>
<td>68.443</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C118[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s57/F</td>
</tr>
<tr>
<td>69.346</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C116[2][B]</td>
<td>isp_inst/awb_top_inst/n324_s76/I0</td>
</tr>
<tr>
<td>69.853</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C116[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s76/F</td>
</tr>
<tr>
<td>70.688</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C122[2][A]</td>
<td>isp_inst/awb_top_inst/n324_s48/I0</td>
</tr>
<tr>
<td>71.196</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C122[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s48/F</td>
</tr>
<tr>
<td>72.114</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][B]</td>
<td>isp_inst/awb_top_inst/n324_s119/I2</td>
</tr>
<tr>
<td>72.682</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s119/F</td>
</tr>
<tr>
<td>73.066</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[3][A]</td>
<td>isp_inst/awb_top_inst/n324_s9/I1</td>
</tr>
<tr>
<td>73.522</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s9/F</td>
</tr>
<tr>
<td>75.114</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td>isp_inst/awb_top_inst/n325_s78/I1</td>
</tr>
<tr>
<td>75.693</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R50C111[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s78/F</td>
</tr>
<tr>
<td>75.873</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][A]</td>
<td>isp_inst/awb_top_inst/n324_s1/I1</td>
</tr>
<tr>
<td>76.162</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R51C111[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s1/F</td>
</tr>
<tr>
<td>77.771</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C124[2][B]</td>
<td>isp_inst/awb_top_inst/n325_s40/I2</td>
</tr>
<tr>
<td>78.349</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s40/F</td>
</tr>
<tr>
<td>79.858</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[2][B]</td>
<td>isp_inst/awb_top_inst/n325_s16/I0</td>
</tr>
<tr>
<td>80.366</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C113[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s16/F</td>
</tr>
<tr>
<td>80.368</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[1][A]</td>
<td>isp_inst/awb_top_inst/n325_s5/I2</td>
</tr>
<tr>
<td>80.947</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R49C113[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s5/F</td>
</tr>
<tr>
<td>82.057</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C109[0][A]</td>
<td>isp_inst/awb_top_inst/n325_s2/I1</td>
</tr>
<tr>
<td>82.624</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R44C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s2/F</td>
</tr>
<tr>
<td>83.559</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C109[1][A]</td>
<td>isp_inst/awb_top_inst/n326_s49/I0</td>
</tr>
<tr>
<td>84.138</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R49C109[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s49/F</td>
</tr>
<tr>
<td>85.152</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C112[0][B]</td>
<td>isp_inst/awb_top_inst/n326_s28/I2</td>
</tr>
<tr>
<td>85.659</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C112[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s28/F</td>
</tr>
<tr>
<td>86.381</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C109[0][A]</td>
<td>isp_inst/awb_top_inst/n326_s8/I3</td>
</tr>
<tr>
<td>86.888</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s8/F</td>
</tr>
<tr>
<td>87.307</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C111[0][A]</td>
<td>isp_inst/awb_top_inst/n326_s2/I3</td>
</tr>
<tr>
<td>87.886</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R44C111[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s2/F</td>
</tr>
<tr>
<td>88.822</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C112[0][A]</td>
<td>isp_inst/awb_top_inst/n326_s1/I0</td>
</tr>
<tr>
<td>89.111</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R53C112[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s1/F</td>
</tr>
<tr>
<td>89.829</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[0][B]</td>
<td>isp_inst/awb_top_inst/n327_s35/I3</td>
</tr>
<tr>
<td>90.408</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C117[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s35/F</td>
</tr>
<tr>
<td>90.792</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C115[1][A]</td>
<td>isp_inst/awb_top_inst/n327_s15/I0</td>
</tr>
<tr>
<td>91.299</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C115[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s15/F</td>
</tr>
<tr>
<td>92.041</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C114[3][A]</td>
<td>isp_inst/awb_top_inst/n327_s5/I1</td>
</tr>
<tr>
<td>92.497</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R50C114[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s5/F</td>
</tr>
<tr>
<td>93.434</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C112[3][A]</td>
<td>isp_inst/awb_top_inst/n327_s2/I1</td>
</tr>
<tr>
<td>93.726</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R42C112[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s2/F</td>
</tr>
<tr>
<td>95.041</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C115[0][B]</td>
<td>isp_inst/awb_top_inst/n328_s47/I0</td>
</tr>
<tr>
<td>95.329</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C115[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n328_s47/F</td>
</tr>
<tr>
<td>97.237</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C110[2][B]</td>
<td>isp_inst/awb_top_inst/n328_s72/I1</td>
</tr>
<tr>
<td>97.526</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R47C110[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n328_s72/F</td>
</tr>
<tr>
<td>98.279</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C110[3][B]</td>
<td>isp_inst/awb_top_inst/n328_s4/I1</td>
</tr>
<tr>
<td>98.827</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C110[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n328_s4/F</td>
</tr>
<tr>
<td>99.211</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C110[1][B]</td>
<td>isp_inst/awb_top_inst/n328_s2/I0</td>
</tr>
<tr>
<td>99.778</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R41C110[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n328_s2/F</td>
</tr>
<tr>
<td>100.941</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C111[3][A]</td>
<td>isp_inst/awb_top_inst/n329_s52/I0</td>
</tr>
<tr>
<td>101.397</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C111[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n329_s52/F</td>
</tr>
<tr>
<td>101.781</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C113[0][B]</td>
<td>isp_inst/awb_top_inst/n329_s26/I2</td>
</tr>
<tr>
<td>102.348</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C113[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n329_s26/F</td>
</tr>
<tr>
<td>103.287</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C113[3][B]</td>
<td>isp_inst/awb_top_inst/n329_s97/I0</td>
</tr>
<tr>
<td>103.743</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R43C113[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n329_s97/F</td>
</tr>
<tr>
<td>104.132</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C114[0][A]</td>
<td>isp_inst/awb_top_inst/n329_s3/I1</td>
</tr>
<tr>
<td>104.711</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C114[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n329_s3/F</td>
</tr>
<tr>
<td>104.888</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C115[0][A]</td>
<td>isp_inst/awb_top_inst/n329_s1/I1</td>
</tr>
<tr>
<td>105.396</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R42C115[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n329_s1/F</td>
</tr>
<tr>
<td>106.703</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C112[1][A]</td>
<td>isp_inst/awb_top_inst/n330_s43/I0</td>
</tr>
<tr>
<td>107.211</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C112[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n330_s43/F</td>
</tr>
<tr>
<td>107.573</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C112[0][B]</td>
<td>isp_inst/awb_top_inst/n330_s23/I1</td>
</tr>
<tr>
<td>108.141</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C112[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n330_s23/F</td>
</tr>
<tr>
<td>108.313</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C113[2][A]</td>
<td>isp_inst/awb_top_inst/n330_s9/I0</td>
</tr>
<tr>
<td>108.892</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R51C113[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n330_s9/F</td>
</tr>
<tr>
<td>110.059</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C116[2][A]</td>
<td>isp_inst/awb_top_inst/n330_s3/I0</td>
</tr>
<tr>
<td>110.348</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C116[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n330_s3/F</td>
</tr>
<tr>
<td>110.734</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C116[1][A]</td>
<td>isp_inst/awb_top_inst/n330_s1/I1</td>
</tr>
<tr>
<td>111.302</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R45C116[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n330_s1/F</td>
</tr>
<tr>
<td>113.338</td>
<td>2.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C119[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_R_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.371</td>
<td>6.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C119[1][A]</td>
<td>isp_inst/awb_top_inst/gain_R_1_s0/CLK</td>
</tr>
<tr>
<td>17.307</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C119[1][A]</td>
<td>isp_inst/awb_top_inst/gain_R_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.054</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>83</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.193%; route: 6.742, 90.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 41.331, 39.023%; route: 64.200, 60.615%; tC2Q: 0.382, 0.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.260%; route: 6.688, 90.740%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-95.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>113.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.368</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_B_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.414</td>
<td>6.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C117[0][B]</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/CLK</td>
</tr>
<tr>
<td>7.797</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R63C117[0][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
</tr>
<tr>
<td>9.394</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C120[0][A]</td>
<td>isp_inst/awb_top_inst/n45_s99/I1</td>
</tr>
<tr>
<td>9.962</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R57C120[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s99/F</td>
</tr>
<tr>
<td>11.144</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C125[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s133/I1</td>
</tr>
<tr>
<td>11.712</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s133/F</td>
</tr>
<tr>
<td>12.466</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s187/I3</td>
</tr>
<tr>
<td>13.039</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s187/F</td>
</tr>
<tr>
<td>13.734</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[0][B]</td>
<td>isp_inst/awb_top_inst/n44_s211/I3</td>
</tr>
<tr>
<td>14.313</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s211/F</td>
</tr>
<tr>
<td>14.467</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s221/I2</td>
</tr>
<tr>
<td>15.014</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s221/F</td>
</tr>
<tr>
<td>15.187</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s202/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s202/F</td>
</tr>
<tr>
<td>16.078</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s185/I2</td>
</tr>
<tr>
<td>16.652</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C126[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s185/F</td>
</tr>
<tr>
<td>16.659</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s209/I1</td>
</tr>
<tr>
<td>17.238</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s209/F</td>
</tr>
<tr>
<td>17.828</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C122[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s191/I2</td>
</tr>
<tr>
<td>18.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s191/F</td>
</tr>
<tr>
<td>18.959</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s174/I2</td>
</tr>
<tr>
<td>19.467</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s174/F</td>
</tr>
<tr>
<td>19.889</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C126[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s142/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s142/F</td>
</tr>
<tr>
<td>20.912</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s171/I1</td>
</tr>
<tr>
<td>21.231</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R58C127[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s171/F</td>
</tr>
<tr>
<td>22.173</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s136/I1</td>
</tr>
<tr>
<td>22.752</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R63C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s136/F</td>
</tr>
<tr>
<td>23.471</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C120[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s103/I3</td>
</tr>
<tr>
<td>24.038</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R65C120[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s103/F</td>
</tr>
<tr>
<td>25.163</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s82/I0</td>
</tr>
<tr>
<td>25.452</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C122[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s82/F</td>
</tr>
<tr>
<td>25.836</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s125/I3</td>
</tr>
<tr>
<td>26.124</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s125/F</td>
</tr>
<tr>
<td>26.696</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s98/I3</td>
</tr>
<tr>
<td>27.152</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s98/F</td>
</tr>
<tr>
<td>27.332</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s108/I1</td>
</tr>
<tr>
<td>27.899</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s108/F</td>
</tr>
<tr>
<td>28.464</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s90/I1</td>
</tr>
<tr>
<td>29.032</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s90/F</td>
</tr>
<tr>
<td>29.778</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td>isp_inst/awb_top_inst/n44_s75/I2</td>
</tr>
<tr>
<td>30.346</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s75/F</td>
</tr>
<tr>
<td>30.348</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s70/I3</td>
</tr>
<tr>
<td>30.856</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C119[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s70/F</td>
</tr>
<tr>
<td>31.641</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C122[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s75/I0</td>
</tr>
<tr>
<td>32.148</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C122[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s75/F</td>
</tr>
<tr>
<td>32.323</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s62/I3</td>
</tr>
<tr>
<td>32.891</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C121[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s62/F</td>
</tr>
<tr>
<td>33.462</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s55/I0</td>
</tr>
<tr>
<td>34.036</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C119[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s55/F</td>
</tr>
<tr>
<td>34.568</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C121[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s52/I0</td>
</tr>
<tr>
<td>35.142</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C121[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s52/F</td>
</tr>
<tr>
<td>35.953</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s51/I0</td>
</tr>
<tr>
<td>36.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R58C120[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s51/F</td>
</tr>
<tr>
<td>37.181</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s30/I0</td>
</tr>
<tr>
<td>37.688</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s30/F</td>
</tr>
<tr>
<td>38.751</td>
<td>1.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td>isp_inst/awb_top_inst/n46_s29/I0</td>
</tr>
<tr>
<td>39.298</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s29/F</td>
</tr>
<tr>
<td>39.301</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[2][B]</td>
<td>isp_inst/awb_top_inst/n46_s24/I3</td>
</tr>
<tr>
<td>39.879</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R63C128[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s24/F</td>
</tr>
<tr>
<td>40.612</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s85/I0</td>
</tr>
<tr>
<td>41.119</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C124[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s85/F</td>
</tr>
<tr>
<td>42.268</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C129[3][A]</td>
<td>isp_inst/awb_top_inst/n47_s97/I1</td>
</tr>
<tr>
<td>42.842</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s97/F</td>
</tr>
<tr>
<td>43.228</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[1][A]</td>
<td>isp_inst/awb_top_inst/n47_s82/I3</td>
</tr>
<tr>
<td>43.736</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C129[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s82/F</td>
</tr>
<tr>
<td>43.911</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s106/I0</td>
</tr>
<tr>
<td>44.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s106/F</td>
</tr>
<tr>
<td>44.914</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s93/I0</td>
</tr>
<tr>
<td>45.482</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C129[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s93/F</td>
</tr>
<tr>
<td>46.619</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s73/I2</td>
</tr>
<tr>
<td>47.198</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s73/F</td>
</tr>
<tr>
<td>48.119</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s57/I1</td>
</tr>
<tr>
<td>48.627</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s57/F</td>
</tr>
<tr>
<td>49.092</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[2][B]</td>
<td>isp_inst/awb_top_inst/n49_s105/I0</td>
</tr>
<tr>
<td>49.659</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R56C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s105/F</td>
</tr>
<tr>
<td>50.199</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td>isp_inst/awb_top_inst/n49_s99/I0</td>
</tr>
<tr>
<td>50.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s99/F</td>
</tr>
<tr>
<td>51.211</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td>isp_inst/awb_top_inst/n49_s78/I3</td>
</tr>
<tr>
<td>51.667</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C125[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s78/F</td>
</tr>
<tr>
<td>53.088</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s63/I2</td>
</tr>
<tr>
<td>53.377</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C130[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s63/F</td>
</tr>
<tr>
<td>54.542</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s59/I0</td>
</tr>
<tr>
<td>55.121</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R58C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s59/F</td>
</tr>
<tr>
<td>55.553</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C124[2][A]</td>
<td>isp_inst/awb_top_inst/n49_s58/I0</td>
</tr>
<tr>
<td>56.121</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R58C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s58/F</td>
</tr>
<tr>
<td>58.294</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s63/I0</td>
</tr>
<tr>
<td>58.842</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C130[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s63/F</td>
</tr>
<tr>
<td>60.009</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td>isp_inst/awb_top_inst/n50_s42/I3</td>
</tr>
<tr>
<td>60.517</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s42/F</td>
</tr>
<tr>
<td>60.519</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[1][B]</td>
<td>isp_inst/awb_top_inst/n50_s26/I3</td>
</tr>
<tr>
<td>61.027</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s26/F</td>
</tr>
<tr>
<td>61.816</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s19/I0</td>
</tr>
<tr>
<td>62.363</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s19/F</td>
</tr>
<tr>
<td>64.319</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>isp_inst/awb_top_inst/n51_s109/I2</td>
</tr>
<tr>
<td>64.887</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s109/F</td>
</tr>
<tr>
<td>64.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s89/I0</td>
</tr>
<tr>
<td>65.457</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s89/F</td>
</tr>
<tr>
<td>66.837</td>
<td>1.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[1][B]</td>
<td>isp_inst/awb_top_inst/n51_s73/I0</td>
</tr>
<tr>
<td>67.404</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s73/F</td>
</tr>
<tr>
<td>67.796</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C125[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s61/I3</td>
</tr>
<tr>
<td>68.363</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s61/F</td>
</tr>
<tr>
<td>68.541</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C124[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s57/I1</td>
</tr>
<tr>
<td>69.119</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R67C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s57/F</td>
</tr>
<tr>
<td>70.232</td>
<td>1.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C126[1][A]</td>
<td>isp_inst/awb_top_inst/n51_s56/I0</td>
</tr>
<tr>
<td>70.739</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C126[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s56/F</td>
</tr>
<tr>
<td>72.209</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C119[0][B]</td>
<td>isp_inst/awb_top_inst/n348_s45/I1</td>
</tr>
<tr>
<td>72.788</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C119[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s45/F</td>
</tr>
<tr>
<td>73.898</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C113[2][A]</td>
<td>isp_inst/awb_top_inst/n348_s21/I2</td>
</tr>
<tr>
<td>74.466</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C113[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s21/F</td>
</tr>
<tr>
<td>74.849</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C114[0][A]</td>
<td>isp_inst/awb_top_inst/n348_s9/I1</td>
</tr>
<tr>
<td>75.428</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C114[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s9/F</td>
</tr>
<tr>
<td>76.138</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C119[2][B]</td>
<td>isp_inst/awb_top_inst/n348_s3/I2</td>
</tr>
<tr>
<td>76.427</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R66C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s3/F</td>
</tr>
<tr>
<td>78.602</td>
<td>2.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C114[0][A]</td>
<td>isp_inst/awb_top_inst/n349_s37/I1</td>
</tr>
<tr>
<td>79.181</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R65C114[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s37/F</td>
</tr>
<tr>
<td>80.689</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[1][A]</td>
<td>isp_inst/awb_top_inst/n349_s38/I1</td>
</tr>
<tr>
<td>81.268</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C109[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s38/F</td>
</tr>
<tr>
<td>81.482</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C109[2][B]</td>
<td>isp_inst/awb_top_inst/n349_s15/I2</td>
</tr>
<tr>
<td>81.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C109[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s15/F</td>
</tr>
<tr>
<td>82.661</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C112[2][B]</td>
<td>isp_inst/awb_top_inst/n349_s5/I0</td>
</tr>
<tr>
<td>83.239</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s5/F</td>
</tr>
<tr>
<td>83.412</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C111[0][B]</td>
<td>isp_inst/awb_top_inst/n349_s1/I3</td>
</tr>
<tr>
<td>83.701</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R63C111[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s1/F</td>
</tr>
<tr>
<td>84.677</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C115[1][B]</td>
<td>isp_inst/awb_top_inst/n350_s36/I2</td>
</tr>
<tr>
<td>85.244</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C115[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s36/F</td>
</tr>
<tr>
<td>86.418</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C112[2][B]</td>
<td>isp_inst/awb_top_inst/n350_s16/I2</td>
</tr>
<tr>
<td>86.986</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s16/F</td>
</tr>
<tr>
<td>87.372</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C112[2][B]</td>
<td>isp_inst/awb_top_inst/n350_s7/I0</td>
</tr>
<tr>
<td>87.661</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R68C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s7/F</td>
</tr>
<tr>
<td>89.139</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C110[0][B]</td>
<td>isp_inst/awb_top_inst/n350_s3/I0</td>
</tr>
<tr>
<td>89.647</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R65C110[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s3/F</td>
</tr>
<tr>
<td>89.862</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C109[0][A]</td>
<td>isp_inst/awb_top_inst/n350_s101/I3</td>
</tr>
<tr>
<td>90.151</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R65C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s101/F</td>
</tr>
<tr>
<td>91.369</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C111[1][B]</td>
<td>isp_inst/awb_top_inst/n351_s32/I0</td>
</tr>
<tr>
<td>91.937</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C111[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s32/F</td>
</tr>
<tr>
<td>92.366</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[3][B]</td>
<td>isp_inst/awb_top_inst/n351_s15/I1</td>
</tr>
<tr>
<td>92.939</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C109[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s15/F</td>
</tr>
<tr>
<td>93.119</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][A]</td>
<td>isp_inst/awb_top_inst/n351_s5/I0</td>
</tr>
<tr>
<td>93.698</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s5/F</td>
</tr>
<tr>
<td>94.096</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[3][B]</td>
<td>isp_inst/awb_top_inst/n351_s1/I3</td>
</tr>
<tr>
<td>94.643</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R59C110[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s1/F</td>
</tr>
<tr>
<td>96.706</td>
<td>2.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[0][B]</td>
<td>isp_inst/awb_top_inst/n352_s35/I0</td>
</tr>
<tr>
<td>97.273</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R66C114[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s35/F</td>
</tr>
<tr>
<td>98.604</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C113[0][A]</td>
<td>isp_inst/awb_top_inst/n352_s18/I1</td>
</tr>
<tr>
<td>99.183</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C113[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s18/F</td>
</tr>
<tr>
<td>99.399</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C113[1][B]</td>
<td>isp_inst/awb_top_inst/n352_s6/I1</td>
</tr>
<tr>
<td>99.688</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R58C113[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s6/F</td>
</tr>
<tr>
<td>99.868</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C113[0][B]</td>
<td>isp_inst/awb_top_inst/n352_s2/I0</td>
</tr>
<tr>
<td>100.447</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C113[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s2/F</td>
</tr>
<tr>
<td>100.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C111[2][B]</td>
<td>isp_inst/awb_top_inst/n352_s1/I0</td>
</tr>
<tr>
<td>101.336</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R58C111[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s1/F</td>
</tr>
<tr>
<td>101.929</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C113[3][B]</td>
<td>isp_inst/awb_top_inst/n353_s53/I0</td>
</tr>
<tr>
<td>102.386</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C113[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n353_s53/F</td>
</tr>
<tr>
<td>103.132</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C117[0][A]</td>
<td>isp_inst/awb_top_inst/n353_s26/I3</td>
</tr>
<tr>
<td>103.699</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C117[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n353_s26/F</td>
</tr>
<tr>
<td>104.091</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C115[1][A]</td>
<td>isp_inst/awb_top_inst/n353_s9/I1</td>
</tr>
<tr>
<td>104.669</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C115[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n353_s9/F</td>
</tr>
<tr>
<td>104.842</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C115[3][B]</td>
<td>isp_inst/awb_top_inst/n353_s2/I3</td>
</tr>
<tr>
<td>105.389</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C115[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n353_s2/F</td>
</tr>
<tr>
<td>105.982</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C112[0][A]</td>
<td>isp_inst/awb_top_inst/n353_s1/I0</td>
</tr>
<tr>
<td>106.549</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R58C112[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n353_s1/F</td>
</tr>
<tr>
<td>107.963</td>
<td>1.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C117[1][B]</td>
<td>isp_inst/awb_top_inst/n354_s35/I0</td>
</tr>
<tr>
<td>108.531</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R59C117[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n354_s35/F</td>
</tr>
<tr>
<td>109.066</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C116[1][B]</td>
<td>isp_inst/awb_top_inst/n354_s20/I0</td>
</tr>
<tr>
<td>109.644</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C116[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n354_s20/F</td>
</tr>
<tr>
<td>109.649</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C116[3][A]</td>
<td>isp_inst/awb_top_inst/n354_s6/I1</td>
</tr>
<tr>
<td>110.223</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C116[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n354_s6/F</td>
</tr>
<tr>
<td>110.607</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C115[3][A]</td>
<td>isp_inst/awb_top_inst/n354_s2/I2</td>
</tr>
<tr>
<td>111.154</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R57C115[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n354_s2/F</td>
</tr>
<tr>
<td>111.162</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C115[2][B]</td>
<td>isp_inst/awb_top_inst/n354_s76/I0</td>
</tr>
<tr>
<td>111.669</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R57C115[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n354_s76/F</td>
</tr>
<tr>
<td>113.011</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C110[0][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_B_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.432</td>
<td>6.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C110[0][B]</td>
<td>isp_inst/awb_top_inst/gain_B_1_s0/CLK</td>
</tr>
<tr>
<td>17.368</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C110[0][B]</td>
<td>isp_inst/awb_top_inst/gain_B_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>86</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.205%; route: 6.732, 90.795%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 44.080, 41.744%; route: 61.134, 57.894%; tC2Q: 0.382, 0.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.183%; route: 6.749, 90.817%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-90.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>107.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_R_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.424</td>
<td>6.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[1][A]</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/CLK</td>
</tr>
<tr>
<td>7.807</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R41C118[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
</tr>
<tr>
<td>9.088</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C122[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s75/I1</td>
</tr>
<tr>
<td>9.667</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s75/F</td>
</tr>
<tr>
<td>10.221</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C128[0][B]</td>
<td>isp_inst/awb_top_inst/n324_s36/I2</td>
</tr>
<tr>
<td>10.788</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s36/F</td>
</tr>
<tr>
<td>11.759</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s108/I2</td>
</tr>
<tr>
<td>12.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s108/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][A]</td>
<td>isp_inst/awb_top_inst/n21_s87/I1</td>
</tr>
<tr>
<td>12.897</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s87/F</td>
</tr>
<tr>
<td>13.593</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C124[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s88/I0</td>
</tr>
<tr>
<td>13.882</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R49C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s88/F</td>
</tr>
<tr>
<td>14.686</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td>isp_inst/awb_top_inst/n21_s122/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s122/F</td>
</tr>
<tr>
<td>15.432</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s115/I1</td>
</tr>
<tr>
<td>16.011</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s115/F</td>
</tr>
<tr>
<td>16.394</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C124[3][A]</td>
<td>isp_inst/awb_top_inst/n21_s103/I2</td>
</tr>
<tr>
<td>16.968</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s103/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s120/I0</td>
</tr>
<tr>
<td>17.933</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C123[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s120/F</td>
</tr>
<tr>
<td>18.317</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td>isp_inst/awb_top_inst/n20_s121/I3</td>
</tr>
<tr>
<td>18.896</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s121/F</td>
</tr>
<tr>
<td>19.282</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s89/I2</td>
</tr>
<tr>
<td>19.861</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s89/F</td>
</tr>
<tr>
<td>20.434</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s117/I0</td>
</tr>
<tr>
<td>21.013</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s117/F</td>
</tr>
<tr>
<td>21.644</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C126[3][A]</td>
<td>isp_inst/awb_top_inst/n20_s118/I2</td>
</tr>
<tr>
<td>22.192</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C126[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s118/F</td>
</tr>
<tr>
<td>22.824</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[3][B]</td>
<td>isp_inst/awb_top_inst/n20_s113/I1</td>
</tr>
<tr>
<td>23.281</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C129[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s113/F</td>
</tr>
<tr>
<td>23.832</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C125[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s94/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R50C125[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s94/F</td>
</tr>
<tr>
<td>25.006</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[1][A]</td>
<td>isp_inst/awb_top_inst/n20_s102/I1</td>
</tr>
<tr>
<td>25.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s102/F</td>
</tr>
<tr>
<td>26.343</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s90/I0</td>
</tr>
<tr>
<td>26.851</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s90/F</td>
</tr>
<tr>
<td>27.004</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s76/I1</td>
</tr>
<tr>
<td>27.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C127[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s76/F</td>
</tr>
<tr>
<td>28.744</td>
<td>1.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s71/I0</td>
</tr>
<tr>
<td>29.033</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C130[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s71/F</td>
</tr>
<tr>
<td>29.427</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s76/I2</td>
</tr>
<tr>
<td>30.006</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C129[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s76/F</td>
</tr>
<tr>
<td>30.394</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s63/I1</td>
</tr>
<tr>
<td>30.973</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R47C130[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s63/F</td>
</tr>
<tr>
<td>31.438</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s55/I0</td>
</tr>
<tr>
<td>31.946</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s55/F</td>
</tr>
<tr>
<td>32.909</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s52/I0</td>
</tr>
<tr>
<td>33.488</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R45C129[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s52/F</td>
</tr>
<tr>
<td>34.456</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[1][B]</td>
<td>isp_inst/awb_top_inst/n22_s56/I0</td>
</tr>
<tr>
<td>34.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s56/F</td>
</tr>
<tr>
<td>35.926</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C125[0][A]</td>
<td>isp_inst/awb_top_inst/n22_s39/I2</td>
</tr>
<tr>
<td>36.493</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s39/F</td>
</tr>
<tr>
<td>37.196</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C129[3][A]</td>
<td>isp_inst/awb_top_inst/n22_s28/I2</td>
</tr>
<tr>
<td>37.514</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s28/F</td>
</tr>
<tr>
<td>38.774</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s113/I2</td>
</tr>
<tr>
<td>39.063</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s113/F</td>
</tr>
<tr>
<td>39.447</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s93/I2</td>
</tr>
<tr>
<td>40.026</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s93/F</td>
</tr>
<tr>
<td>40.388</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C124[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s82/I0</td>
</tr>
<tr>
<td>40.967</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R48C124[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s82/F</td>
</tr>
<tr>
<td>41.892</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s76/I0</td>
</tr>
<tr>
<td>42.471</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s76/F</td>
</tr>
<tr>
<td>43.734</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C119[3][B]</td>
<td>isp_inst/awb_top_inst/n23_s74/I0</td>
</tr>
<tr>
<td>44.053</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R51C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s74/F</td>
</tr>
<tr>
<td>45.327</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C128[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s79/I0</td>
</tr>
<tr>
<td>45.894</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R43C128[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s79/F</td>
</tr>
<tr>
<td>46.764</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[2][A]</td>
<td>isp_inst/awb_top_inst/n24_s62/I3</td>
</tr>
<tr>
<td>47.272</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s62/F</td>
</tr>
<tr>
<td>47.426</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s52/I2</td>
</tr>
<tr>
<td>48.004</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s52/F</td>
</tr>
<tr>
<td>48.759</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s49/I0</td>
</tr>
<tr>
<td>49.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s49/F</td>
</tr>
<tr>
<td>50.086</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s48/I0</td>
</tr>
<tr>
<td>50.653</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s48/F</td>
</tr>
<tr>
<td>51.783</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C123[0][A]</td>
<td>isp_inst/awb_top_inst/n25_s83/I2</td>
</tr>
<tr>
<td>52.291</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s83/F</td>
</tr>
<tr>
<td>53.216</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[1][A]</td>
<td>isp_inst/awb_top_inst/n25_s70/I3</td>
</tr>
<tr>
<td>53.794</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s70/F</td>
</tr>
<tr>
<td>54.551</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s62/I0</td>
</tr>
<tr>
<td>55.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s62/F</td>
</tr>
<tr>
<td>55.063</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[0][B]</td>
<td>isp_inst/awb_top_inst/n25_s59/I0</td>
</tr>
<tr>
<td>55.571</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s59/F</td>
</tr>
<tr>
<td>56.744</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s58/I0</td>
</tr>
<tr>
<td>57.252</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R44C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s58/F</td>
</tr>
<tr>
<td>58.179</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C123[0][A]</td>
<td>isp_inst/awb_top_inst/n26_s42/I2</td>
</tr>
<tr>
<td>58.468</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s42/F</td>
</tr>
<tr>
<td>59.596</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C126[2][B]</td>
<td>isp_inst/awb_top_inst/n26_s27/I0</td>
</tr>
<tr>
<td>60.163</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R43C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s27/F</td>
</tr>
<tr>
<td>60.758</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C122[1][B]</td>
<td>isp_inst/awb_top_inst/n26_s21/I0</td>
</tr>
<tr>
<td>61.266</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R43C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s21/F</td>
</tr>
<tr>
<td>62.407</td>
<td>1.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C120[2][A]</td>
<td>isp_inst/awb_top_inst/n26_s19/I0</td>
</tr>
<tr>
<td>62.914</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C120[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s19/F</td>
</tr>
<tr>
<td>64.093</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C123[0][B]</td>
<td>isp_inst/awb_top_inst/n26_s87/I1</td>
</tr>
<tr>
<td>64.661</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s87/F</td>
</tr>
<tr>
<td>65.449</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C123[1][B]</td>
<td>isp_inst/awb_top_inst/n27_s73/I0</td>
</tr>
<tr>
<td>66.017</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R48C123[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s73/F</td>
</tr>
<tr>
<td>66.938</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C124[3][A]</td>
<td>isp_inst/awb_top_inst/n27_s61/I1</td>
</tr>
<tr>
<td>67.257</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R42C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s61/F</td>
</tr>
<tr>
<td>68.154</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C118[1][B]</td>
<td>isp_inst/awb_top_inst/n27_s57/I0</td>
</tr>
<tr>
<td>68.443</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C118[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s57/F</td>
</tr>
<tr>
<td>69.346</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C116[2][B]</td>
<td>isp_inst/awb_top_inst/n324_s76/I0</td>
</tr>
<tr>
<td>69.853</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C116[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s76/F</td>
</tr>
<tr>
<td>70.688</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C122[2][A]</td>
<td>isp_inst/awb_top_inst/n324_s48/I0</td>
</tr>
<tr>
<td>71.196</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C122[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s48/F</td>
</tr>
<tr>
<td>72.114</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][B]</td>
<td>isp_inst/awb_top_inst/n324_s119/I2</td>
</tr>
<tr>
<td>72.682</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s119/F</td>
</tr>
<tr>
<td>73.066</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[3][A]</td>
<td>isp_inst/awb_top_inst/n324_s9/I1</td>
</tr>
<tr>
<td>73.522</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s9/F</td>
</tr>
<tr>
<td>75.114</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td>isp_inst/awb_top_inst/n325_s78/I1</td>
</tr>
<tr>
<td>75.693</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R50C111[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s78/F</td>
</tr>
<tr>
<td>75.873</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][A]</td>
<td>isp_inst/awb_top_inst/n324_s1/I1</td>
</tr>
<tr>
<td>76.162</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R51C111[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s1/F</td>
</tr>
<tr>
<td>77.771</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C124[2][B]</td>
<td>isp_inst/awb_top_inst/n325_s40/I2</td>
</tr>
<tr>
<td>78.349</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s40/F</td>
</tr>
<tr>
<td>79.858</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[2][B]</td>
<td>isp_inst/awb_top_inst/n325_s16/I0</td>
</tr>
<tr>
<td>80.366</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C113[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s16/F</td>
</tr>
<tr>
<td>80.368</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[1][A]</td>
<td>isp_inst/awb_top_inst/n325_s5/I2</td>
</tr>
<tr>
<td>80.947</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R49C113[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s5/F</td>
</tr>
<tr>
<td>82.057</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C109[0][A]</td>
<td>isp_inst/awb_top_inst/n325_s2/I1</td>
</tr>
<tr>
<td>82.624</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R44C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s2/F</td>
</tr>
<tr>
<td>83.559</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C109[1][A]</td>
<td>isp_inst/awb_top_inst/n326_s49/I0</td>
</tr>
<tr>
<td>84.138</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R49C109[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s49/F</td>
</tr>
<tr>
<td>85.152</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C112[0][B]</td>
<td>isp_inst/awb_top_inst/n326_s28/I2</td>
</tr>
<tr>
<td>85.659</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C112[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s28/F</td>
</tr>
<tr>
<td>86.381</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C109[0][A]</td>
<td>isp_inst/awb_top_inst/n326_s8/I3</td>
</tr>
<tr>
<td>86.888</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s8/F</td>
</tr>
<tr>
<td>87.307</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C111[0][A]</td>
<td>isp_inst/awb_top_inst/n326_s2/I3</td>
</tr>
<tr>
<td>87.886</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R44C111[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s2/F</td>
</tr>
<tr>
<td>88.822</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C112[0][A]</td>
<td>isp_inst/awb_top_inst/n326_s1/I0</td>
</tr>
<tr>
<td>89.111</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R53C112[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s1/F</td>
</tr>
<tr>
<td>89.829</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[0][B]</td>
<td>isp_inst/awb_top_inst/n327_s35/I3</td>
</tr>
<tr>
<td>90.408</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C117[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s35/F</td>
</tr>
<tr>
<td>90.792</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C115[1][A]</td>
<td>isp_inst/awb_top_inst/n327_s15/I0</td>
</tr>
<tr>
<td>91.299</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C115[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s15/F</td>
</tr>
<tr>
<td>92.041</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C114[3][A]</td>
<td>isp_inst/awb_top_inst/n327_s5/I1</td>
</tr>
<tr>
<td>92.497</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R50C114[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s5/F</td>
</tr>
<tr>
<td>93.434</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C112[3][A]</td>
<td>isp_inst/awb_top_inst/n327_s2/I1</td>
</tr>
<tr>
<td>93.726</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R42C112[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s2/F</td>
</tr>
<tr>
<td>95.041</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C115[0][B]</td>
<td>isp_inst/awb_top_inst/n328_s47/I0</td>
</tr>
<tr>
<td>95.329</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C115[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n328_s47/F</td>
</tr>
<tr>
<td>97.237</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C110[2][B]</td>
<td>isp_inst/awb_top_inst/n328_s72/I1</td>
</tr>
<tr>
<td>97.526</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R47C110[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n328_s72/F</td>
</tr>
<tr>
<td>98.279</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C110[3][B]</td>
<td>isp_inst/awb_top_inst/n328_s4/I1</td>
</tr>
<tr>
<td>98.827</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C110[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n328_s4/F</td>
</tr>
<tr>
<td>99.211</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C110[1][B]</td>
<td>isp_inst/awb_top_inst/n328_s2/I0</td>
</tr>
<tr>
<td>99.778</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R41C110[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n328_s2/F</td>
</tr>
<tr>
<td>100.941</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C111[3][A]</td>
<td>isp_inst/awb_top_inst/n329_s52/I0</td>
</tr>
<tr>
<td>101.397</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C111[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n329_s52/F</td>
</tr>
<tr>
<td>101.781</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C113[0][B]</td>
<td>isp_inst/awb_top_inst/n329_s26/I2</td>
</tr>
<tr>
<td>102.348</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C113[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n329_s26/F</td>
</tr>
<tr>
<td>103.287</td>
<td>0.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C113[3][B]</td>
<td>isp_inst/awb_top_inst/n329_s97/I0</td>
</tr>
<tr>
<td>103.743</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R43C113[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n329_s97/F</td>
</tr>
<tr>
<td>104.132</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C114[0][A]</td>
<td>isp_inst/awb_top_inst/n329_s3/I1</td>
</tr>
<tr>
<td>104.711</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C114[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n329_s3/F</td>
</tr>
<tr>
<td>104.888</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C115[0][A]</td>
<td>isp_inst/awb_top_inst/n329_s1/I1</td>
</tr>
<tr>
<td>105.396</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R42C115[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n329_s1/F</td>
</tr>
<tr>
<td>107.818</td>
<td>2.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C119[0][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_R_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.386</td>
<td>6.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C119[0][A]</td>
<td>isp_inst/awb_top_inst/gain_R_2_s0/CLK</td>
</tr>
<tr>
<td>17.323</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C119[0][A]</td>
<td>isp_inst/awb_top_inst/gain_R_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>78</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.193%; route: 6.742, 90.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.821, 38.669%; route: 61.190, 60.950%; tC2Q: 0.382, 0.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.240%; route: 6.704, 90.760%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-89.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>107.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.368</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_B_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.414</td>
<td>6.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C117[0][B]</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/CLK</td>
</tr>
<tr>
<td>7.797</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R63C117[0][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
</tr>
<tr>
<td>9.394</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C120[0][A]</td>
<td>isp_inst/awb_top_inst/n45_s99/I1</td>
</tr>
<tr>
<td>9.962</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R57C120[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s99/F</td>
</tr>
<tr>
<td>11.144</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C125[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s133/I1</td>
</tr>
<tr>
<td>11.712</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s133/F</td>
</tr>
<tr>
<td>12.466</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s187/I3</td>
</tr>
<tr>
<td>13.039</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s187/F</td>
</tr>
<tr>
<td>13.734</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[0][B]</td>
<td>isp_inst/awb_top_inst/n44_s211/I3</td>
</tr>
<tr>
<td>14.313</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s211/F</td>
</tr>
<tr>
<td>14.467</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s221/I2</td>
</tr>
<tr>
<td>15.014</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s221/F</td>
</tr>
<tr>
<td>15.187</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s202/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s202/F</td>
</tr>
<tr>
<td>16.078</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s185/I2</td>
</tr>
<tr>
<td>16.652</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C126[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s185/F</td>
</tr>
<tr>
<td>16.659</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s209/I1</td>
</tr>
<tr>
<td>17.238</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s209/F</td>
</tr>
<tr>
<td>17.828</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C122[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s191/I2</td>
</tr>
<tr>
<td>18.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s191/F</td>
</tr>
<tr>
<td>18.959</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s174/I2</td>
</tr>
<tr>
<td>19.467</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s174/F</td>
</tr>
<tr>
<td>19.889</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C126[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s142/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s142/F</td>
</tr>
<tr>
<td>20.912</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s171/I1</td>
</tr>
<tr>
<td>21.231</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R58C127[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s171/F</td>
</tr>
<tr>
<td>22.173</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s136/I1</td>
</tr>
<tr>
<td>22.752</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R63C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s136/F</td>
</tr>
<tr>
<td>23.471</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C120[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s103/I3</td>
</tr>
<tr>
<td>24.038</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R65C120[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s103/F</td>
</tr>
<tr>
<td>25.163</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s82/I0</td>
</tr>
<tr>
<td>25.452</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C122[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s82/F</td>
</tr>
<tr>
<td>25.836</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s125/I3</td>
</tr>
<tr>
<td>26.124</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s125/F</td>
</tr>
<tr>
<td>26.696</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s98/I3</td>
</tr>
<tr>
<td>27.152</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s98/F</td>
</tr>
<tr>
<td>27.332</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s108/I1</td>
</tr>
<tr>
<td>27.899</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s108/F</td>
</tr>
<tr>
<td>28.464</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s90/I1</td>
</tr>
<tr>
<td>29.032</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s90/F</td>
</tr>
<tr>
<td>29.778</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td>isp_inst/awb_top_inst/n44_s75/I2</td>
</tr>
<tr>
<td>30.346</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s75/F</td>
</tr>
<tr>
<td>30.348</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s70/I3</td>
</tr>
<tr>
<td>30.856</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C119[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s70/F</td>
</tr>
<tr>
<td>31.641</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C122[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s75/I0</td>
</tr>
<tr>
<td>32.148</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C122[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s75/F</td>
</tr>
<tr>
<td>32.323</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s62/I3</td>
</tr>
<tr>
<td>32.891</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C121[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s62/F</td>
</tr>
<tr>
<td>33.462</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s55/I0</td>
</tr>
<tr>
<td>34.036</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C119[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s55/F</td>
</tr>
<tr>
<td>34.568</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C121[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s52/I0</td>
</tr>
<tr>
<td>35.142</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C121[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s52/F</td>
</tr>
<tr>
<td>35.953</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s51/I0</td>
</tr>
<tr>
<td>36.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R58C120[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s51/F</td>
</tr>
<tr>
<td>37.181</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s30/I0</td>
</tr>
<tr>
<td>37.688</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s30/F</td>
</tr>
<tr>
<td>38.751</td>
<td>1.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td>isp_inst/awb_top_inst/n46_s29/I0</td>
</tr>
<tr>
<td>39.298</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s29/F</td>
</tr>
<tr>
<td>39.301</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[2][B]</td>
<td>isp_inst/awb_top_inst/n46_s24/I3</td>
</tr>
<tr>
<td>39.879</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R63C128[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s24/F</td>
</tr>
<tr>
<td>40.612</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s85/I0</td>
</tr>
<tr>
<td>41.119</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C124[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s85/F</td>
</tr>
<tr>
<td>42.268</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C129[3][A]</td>
<td>isp_inst/awb_top_inst/n47_s97/I1</td>
</tr>
<tr>
<td>42.842</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s97/F</td>
</tr>
<tr>
<td>43.228</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[1][A]</td>
<td>isp_inst/awb_top_inst/n47_s82/I3</td>
</tr>
<tr>
<td>43.736</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C129[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s82/F</td>
</tr>
<tr>
<td>43.911</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s106/I0</td>
</tr>
<tr>
<td>44.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s106/F</td>
</tr>
<tr>
<td>44.914</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s93/I0</td>
</tr>
<tr>
<td>45.482</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C129[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s93/F</td>
</tr>
<tr>
<td>46.619</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s73/I2</td>
</tr>
<tr>
<td>47.198</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s73/F</td>
</tr>
<tr>
<td>48.119</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s57/I1</td>
</tr>
<tr>
<td>48.627</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s57/F</td>
</tr>
<tr>
<td>49.092</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[2][B]</td>
<td>isp_inst/awb_top_inst/n49_s105/I0</td>
</tr>
<tr>
<td>49.659</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R56C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s105/F</td>
</tr>
<tr>
<td>50.199</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td>isp_inst/awb_top_inst/n49_s99/I0</td>
</tr>
<tr>
<td>50.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s99/F</td>
</tr>
<tr>
<td>51.211</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td>isp_inst/awb_top_inst/n49_s78/I3</td>
</tr>
<tr>
<td>51.667</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C125[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s78/F</td>
</tr>
<tr>
<td>53.088</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s63/I2</td>
</tr>
<tr>
<td>53.377</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C130[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s63/F</td>
</tr>
<tr>
<td>54.542</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s59/I0</td>
</tr>
<tr>
<td>55.121</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R58C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s59/F</td>
</tr>
<tr>
<td>55.553</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C124[2][A]</td>
<td>isp_inst/awb_top_inst/n49_s58/I0</td>
</tr>
<tr>
<td>56.121</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R58C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s58/F</td>
</tr>
<tr>
<td>58.294</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s63/I0</td>
</tr>
<tr>
<td>58.842</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C130[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s63/F</td>
</tr>
<tr>
<td>60.009</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td>isp_inst/awb_top_inst/n50_s42/I3</td>
</tr>
<tr>
<td>60.517</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s42/F</td>
</tr>
<tr>
<td>60.519</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[1][B]</td>
<td>isp_inst/awb_top_inst/n50_s26/I3</td>
</tr>
<tr>
<td>61.027</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s26/F</td>
</tr>
<tr>
<td>61.816</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s19/I0</td>
</tr>
<tr>
<td>62.363</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s19/F</td>
</tr>
<tr>
<td>64.319</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>isp_inst/awb_top_inst/n51_s109/I2</td>
</tr>
<tr>
<td>64.887</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s109/F</td>
</tr>
<tr>
<td>64.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s89/I0</td>
</tr>
<tr>
<td>65.457</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s89/F</td>
</tr>
<tr>
<td>66.837</td>
<td>1.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[1][B]</td>
<td>isp_inst/awb_top_inst/n51_s73/I0</td>
</tr>
<tr>
<td>67.404</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s73/F</td>
</tr>
<tr>
<td>67.796</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C125[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s61/I3</td>
</tr>
<tr>
<td>68.363</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s61/F</td>
</tr>
<tr>
<td>68.541</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C124[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s57/I1</td>
</tr>
<tr>
<td>69.119</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R67C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s57/F</td>
</tr>
<tr>
<td>70.232</td>
<td>1.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C126[1][A]</td>
<td>isp_inst/awb_top_inst/n51_s56/I0</td>
</tr>
<tr>
<td>70.739</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C126[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s56/F</td>
</tr>
<tr>
<td>72.209</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C119[0][B]</td>
<td>isp_inst/awb_top_inst/n348_s45/I1</td>
</tr>
<tr>
<td>72.788</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C119[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s45/F</td>
</tr>
<tr>
<td>73.898</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C113[2][A]</td>
<td>isp_inst/awb_top_inst/n348_s21/I2</td>
</tr>
<tr>
<td>74.466</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C113[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s21/F</td>
</tr>
<tr>
<td>74.849</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C114[0][A]</td>
<td>isp_inst/awb_top_inst/n348_s9/I1</td>
</tr>
<tr>
<td>75.428</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C114[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s9/F</td>
</tr>
<tr>
<td>76.138</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C119[2][B]</td>
<td>isp_inst/awb_top_inst/n348_s3/I2</td>
</tr>
<tr>
<td>76.427</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R66C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s3/F</td>
</tr>
<tr>
<td>78.602</td>
<td>2.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C114[0][A]</td>
<td>isp_inst/awb_top_inst/n349_s37/I1</td>
</tr>
<tr>
<td>79.181</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R65C114[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s37/F</td>
</tr>
<tr>
<td>80.689</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[1][A]</td>
<td>isp_inst/awb_top_inst/n349_s38/I1</td>
</tr>
<tr>
<td>81.268</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C109[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s38/F</td>
</tr>
<tr>
<td>81.482</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C109[2][B]</td>
<td>isp_inst/awb_top_inst/n349_s15/I2</td>
</tr>
<tr>
<td>81.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C109[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s15/F</td>
</tr>
<tr>
<td>82.661</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C112[2][B]</td>
<td>isp_inst/awb_top_inst/n349_s5/I0</td>
</tr>
<tr>
<td>83.239</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s5/F</td>
</tr>
<tr>
<td>83.412</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C111[0][B]</td>
<td>isp_inst/awb_top_inst/n349_s1/I3</td>
</tr>
<tr>
<td>83.701</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R63C111[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s1/F</td>
</tr>
<tr>
<td>84.677</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C115[1][B]</td>
<td>isp_inst/awb_top_inst/n350_s36/I2</td>
</tr>
<tr>
<td>85.244</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C115[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s36/F</td>
</tr>
<tr>
<td>86.418</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C112[2][B]</td>
<td>isp_inst/awb_top_inst/n350_s16/I2</td>
</tr>
<tr>
<td>86.986</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s16/F</td>
</tr>
<tr>
<td>87.372</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C112[2][B]</td>
<td>isp_inst/awb_top_inst/n350_s7/I0</td>
</tr>
<tr>
<td>87.661</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R68C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s7/F</td>
</tr>
<tr>
<td>89.139</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C110[0][B]</td>
<td>isp_inst/awb_top_inst/n350_s3/I0</td>
</tr>
<tr>
<td>89.647</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R65C110[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s3/F</td>
</tr>
<tr>
<td>89.862</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C109[0][A]</td>
<td>isp_inst/awb_top_inst/n350_s101/I3</td>
</tr>
<tr>
<td>90.151</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R65C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s101/F</td>
</tr>
<tr>
<td>91.369</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C111[1][B]</td>
<td>isp_inst/awb_top_inst/n351_s32/I0</td>
</tr>
<tr>
<td>91.937</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C111[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s32/F</td>
</tr>
<tr>
<td>92.366</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[3][B]</td>
<td>isp_inst/awb_top_inst/n351_s15/I1</td>
</tr>
<tr>
<td>92.939</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C109[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s15/F</td>
</tr>
<tr>
<td>93.119</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][A]</td>
<td>isp_inst/awb_top_inst/n351_s5/I0</td>
</tr>
<tr>
<td>93.698</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s5/F</td>
</tr>
<tr>
<td>94.096</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[3][B]</td>
<td>isp_inst/awb_top_inst/n351_s1/I3</td>
</tr>
<tr>
<td>94.643</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R59C110[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s1/F</td>
</tr>
<tr>
<td>96.706</td>
<td>2.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[0][B]</td>
<td>isp_inst/awb_top_inst/n352_s35/I0</td>
</tr>
<tr>
<td>97.273</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R66C114[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s35/F</td>
</tr>
<tr>
<td>98.604</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C113[0][A]</td>
<td>isp_inst/awb_top_inst/n352_s18/I1</td>
</tr>
<tr>
<td>99.183</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C113[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s18/F</td>
</tr>
<tr>
<td>99.399</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C113[1][B]</td>
<td>isp_inst/awb_top_inst/n352_s6/I1</td>
</tr>
<tr>
<td>99.688</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R58C113[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s6/F</td>
</tr>
<tr>
<td>99.868</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C113[0][B]</td>
<td>isp_inst/awb_top_inst/n352_s2/I0</td>
</tr>
<tr>
<td>100.447</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C113[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s2/F</td>
</tr>
<tr>
<td>100.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C111[2][B]</td>
<td>isp_inst/awb_top_inst/n352_s1/I0</td>
</tr>
<tr>
<td>101.336</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R58C111[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s1/F</td>
</tr>
<tr>
<td>101.929</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C113[3][B]</td>
<td>isp_inst/awb_top_inst/n353_s53/I0</td>
</tr>
<tr>
<td>102.386</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C113[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n353_s53/F</td>
</tr>
<tr>
<td>103.132</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C117[0][A]</td>
<td>isp_inst/awb_top_inst/n353_s26/I3</td>
</tr>
<tr>
<td>103.699</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C117[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n353_s26/F</td>
</tr>
<tr>
<td>104.091</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C115[1][A]</td>
<td>isp_inst/awb_top_inst/n353_s9/I1</td>
</tr>
<tr>
<td>104.669</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C115[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n353_s9/F</td>
</tr>
<tr>
<td>104.842</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C115[3][B]</td>
<td>isp_inst/awb_top_inst/n353_s2/I3</td>
</tr>
<tr>
<td>105.389</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R59C115[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n353_s2/F</td>
</tr>
<tr>
<td>105.982</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C112[0][A]</td>
<td>isp_inst/awb_top_inst/n353_s1/I0</td>
</tr>
<tr>
<td>106.549</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R58C112[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n353_s1/F</td>
</tr>
<tr>
<td>107.057</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C112[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_B_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.432</td>
<td>6.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C112[1][A]</td>
<td>isp_inst/awb_top_inst/gain_B_2_s0/CLK</td>
</tr>
<tr>
<td>17.368</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C112[1][A]</td>
<td>isp_inst/awb_top_inst/gain_B_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>81</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.205%; route: 6.732, 90.795%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 41.305, 41.453%; route: 57.955, 58.163%; tC2Q: 0.382, 0.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.183%; route: 6.749, 90.817%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-86.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>103.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_R_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.424</td>
<td>6.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[1][A]</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/CLK</td>
</tr>
<tr>
<td>7.807</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R41C118[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
</tr>
<tr>
<td>9.088</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C122[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s75/I1</td>
</tr>
<tr>
<td>9.667</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s75/F</td>
</tr>
<tr>
<td>10.221</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C128[0][B]</td>
<td>isp_inst/awb_top_inst/n324_s36/I2</td>
</tr>
<tr>
<td>10.788</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s36/F</td>
</tr>
<tr>
<td>11.759</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s108/I2</td>
</tr>
<tr>
<td>12.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s108/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][A]</td>
<td>isp_inst/awb_top_inst/n21_s87/I1</td>
</tr>
<tr>
<td>12.897</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s87/F</td>
</tr>
<tr>
<td>13.593</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C124[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s88/I0</td>
</tr>
<tr>
<td>13.882</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R49C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s88/F</td>
</tr>
<tr>
<td>14.686</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td>isp_inst/awb_top_inst/n21_s122/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s122/F</td>
</tr>
<tr>
<td>15.432</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s115/I1</td>
</tr>
<tr>
<td>16.011</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s115/F</td>
</tr>
<tr>
<td>16.394</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C124[3][A]</td>
<td>isp_inst/awb_top_inst/n21_s103/I2</td>
</tr>
<tr>
<td>16.968</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s103/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s120/I0</td>
</tr>
<tr>
<td>17.933</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C123[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s120/F</td>
</tr>
<tr>
<td>18.317</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td>isp_inst/awb_top_inst/n20_s121/I3</td>
</tr>
<tr>
<td>18.896</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s121/F</td>
</tr>
<tr>
<td>19.282</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s89/I2</td>
</tr>
<tr>
<td>19.861</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s89/F</td>
</tr>
<tr>
<td>20.434</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s117/I0</td>
</tr>
<tr>
<td>21.013</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s117/F</td>
</tr>
<tr>
<td>21.644</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C126[3][A]</td>
<td>isp_inst/awb_top_inst/n20_s118/I2</td>
</tr>
<tr>
<td>22.192</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C126[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s118/F</td>
</tr>
<tr>
<td>22.824</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[3][B]</td>
<td>isp_inst/awb_top_inst/n20_s113/I1</td>
</tr>
<tr>
<td>23.281</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C129[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s113/F</td>
</tr>
<tr>
<td>23.832</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C125[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s94/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R50C125[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s94/F</td>
</tr>
<tr>
<td>25.006</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[1][A]</td>
<td>isp_inst/awb_top_inst/n20_s102/I1</td>
</tr>
<tr>
<td>25.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s102/F</td>
</tr>
<tr>
<td>26.343</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s90/I0</td>
</tr>
<tr>
<td>26.851</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s90/F</td>
</tr>
<tr>
<td>27.004</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s76/I1</td>
</tr>
<tr>
<td>27.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C127[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s76/F</td>
</tr>
<tr>
<td>28.744</td>
<td>1.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s71/I0</td>
</tr>
<tr>
<td>29.033</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C130[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s71/F</td>
</tr>
<tr>
<td>29.427</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s76/I2</td>
</tr>
<tr>
<td>30.006</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C129[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s76/F</td>
</tr>
<tr>
<td>30.394</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s63/I1</td>
</tr>
<tr>
<td>30.973</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R47C130[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s63/F</td>
</tr>
<tr>
<td>31.438</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s55/I0</td>
</tr>
<tr>
<td>31.946</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s55/F</td>
</tr>
<tr>
<td>32.909</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s52/I0</td>
</tr>
<tr>
<td>33.488</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R45C129[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s52/F</td>
</tr>
<tr>
<td>34.456</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[1][B]</td>
<td>isp_inst/awb_top_inst/n22_s56/I0</td>
</tr>
<tr>
<td>34.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s56/F</td>
</tr>
<tr>
<td>35.926</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C125[0][A]</td>
<td>isp_inst/awb_top_inst/n22_s39/I2</td>
</tr>
<tr>
<td>36.493</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s39/F</td>
</tr>
<tr>
<td>37.196</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C129[3][A]</td>
<td>isp_inst/awb_top_inst/n22_s28/I2</td>
</tr>
<tr>
<td>37.514</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s28/F</td>
</tr>
<tr>
<td>38.774</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s113/I2</td>
</tr>
<tr>
<td>39.063</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s113/F</td>
</tr>
<tr>
<td>39.447</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s93/I2</td>
</tr>
<tr>
<td>40.026</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s93/F</td>
</tr>
<tr>
<td>40.388</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C124[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s82/I0</td>
</tr>
<tr>
<td>40.967</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R48C124[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s82/F</td>
</tr>
<tr>
<td>41.892</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s76/I0</td>
</tr>
<tr>
<td>42.471</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s76/F</td>
</tr>
<tr>
<td>43.734</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C119[3][B]</td>
<td>isp_inst/awb_top_inst/n23_s74/I0</td>
</tr>
<tr>
<td>44.053</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R51C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s74/F</td>
</tr>
<tr>
<td>45.327</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C128[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s79/I0</td>
</tr>
<tr>
<td>45.894</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R43C128[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s79/F</td>
</tr>
<tr>
<td>46.764</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[2][A]</td>
<td>isp_inst/awb_top_inst/n24_s62/I3</td>
</tr>
<tr>
<td>47.272</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s62/F</td>
</tr>
<tr>
<td>47.426</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s52/I2</td>
</tr>
<tr>
<td>48.004</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s52/F</td>
</tr>
<tr>
<td>48.759</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s49/I0</td>
</tr>
<tr>
<td>49.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s49/F</td>
</tr>
<tr>
<td>50.086</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s48/I0</td>
</tr>
<tr>
<td>50.653</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s48/F</td>
</tr>
<tr>
<td>51.783</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C123[0][A]</td>
<td>isp_inst/awb_top_inst/n25_s83/I2</td>
</tr>
<tr>
<td>52.291</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s83/F</td>
</tr>
<tr>
<td>53.216</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[1][A]</td>
<td>isp_inst/awb_top_inst/n25_s70/I3</td>
</tr>
<tr>
<td>53.794</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s70/F</td>
</tr>
<tr>
<td>54.551</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s62/I0</td>
</tr>
<tr>
<td>55.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s62/F</td>
</tr>
<tr>
<td>55.063</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[0][B]</td>
<td>isp_inst/awb_top_inst/n25_s59/I0</td>
</tr>
<tr>
<td>55.571</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s59/F</td>
</tr>
<tr>
<td>56.744</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s58/I0</td>
</tr>
<tr>
<td>57.252</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R44C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s58/F</td>
</tr>
<tr>
<td>58.179</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C123[0][A]</td>
<td>isp_inst/awb_top_inst/n26_s42/I2</td>
</tr>
<tr>
<td>58.468</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s42/F</td>
</tr>
<tr>
<td>59.596</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C126[2][B]</td>
<td>isp_inst/awb_top_inst/n26_s27/I0</td>
</tr>
<tr>
<td>60.163</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R43C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s27/F</td>
</tr>
<tr>
<td>60.758</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C122[1][B]</td>
<td>isp_inst/awb_top_inst/n26_s21/I0</td>
</tr>
<tr>
<td>61.266</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R43C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s21/F</td>
</tr>
<tr>
<td>62.407</td>
<td>1.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C120[2][A]</td>
<td>isp_inst/awb_top_inst/n26_s19/I0</td>
</tr>
<tr>
<td>62.914</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C120[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s19/F</td>
</tr>
<tr>
<td>64.093</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C123[0][B]</td>
<td>isp_inst/awb_top_inst/n26_s87/I1</td>
</tr>
<tr>
<td>64.661</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s87/F</td>
</tr>
<tr>
<td>65.449</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C123[1][B]</td>
<td>isp_inst/awb_top_inst/n27_s73/I0</td>
</tr>
<tr>
<td>66.017</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R48C123[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s73/F</td>
</tr>
<tr>
<td>66.938</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C124[3][A]</td>
<td>isp_inst/awb_top_inst/n27_s61/I1</td>
</tr>
<tr>
<td>67.257</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R42C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s61/F</td>
</tr>
<tr>
<td>68.154</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C118[1][B]</td>
<td>isp_inst/awb_top_inst/n27_s57/I0</td>
</tr>
<tr>
<td>68.443</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C118[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s57/F</td>
</tr>
<tr>
<td>69.346</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C116[2][B]</td>
<td>isp_inst/awb_top_inst/n324_s76/I0</td>
</tr>
<tr>
<td>69.853</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C116[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s76/F</td>
</tr>
<tr>
<td>70.688</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C122[2][A]</td>
<td>isp_inst/awb_top_inst/n324_s48/I0</td>
</tr>
<tr>
<td>71.196</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C122[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s48/F</td>
</tr>
<tr>
<td>72.114</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][B]</td>
<td>isp_inst/awb_top_inst/n324_s119/I2</td>
</tr>
<tr>
<td>72.682</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s119/F</td>
</tr>
<tr>
<td>73.066</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[3][A]</td>
<td>isp_inst/awb_top_inst/n324_s9/I1</td>
</tr>
<tr>
<td>73.522</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s9/F</td>
</tr>
<tr>
<td>75.114</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td>isp_inst/awb_top_inst/n325_s78/I1</td>
</tr>
<tr>
<td>75.693</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R50C111[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s78/F</td>
</tr>
<tr>
<td>75.873</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][A]</td>
<td>isp_inst/awb_top_inst/n324_s1/I1</td>
</tr>
<tr>
<td>76.162</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R51C111[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s1/F</td>
</tr>
<tr>
<td>77.771</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C124[2][B]</td>
<td>isp_inst/awb_top_inst/n325_s40/I2</td>
</tr>
<tr>
<td>78.349</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s40/F</td>
</tr>
<tr>
<td>79.858</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[2][B]</td>
<td>isp_inst/awb_top_inst/n325_s16/I0</td>
</tr>
<tr>
<td>80.366</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C113[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s16/F</td>
</tr>
<tr>
<td>80.368</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[1][A]</td>
<td>isp_inst/awb_top_inst/n325_s5/I2</td>
</tr>
<tr>
<td>80.947</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R49C113[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s5/F</td>
</tr>
<tr>
<td>82.057</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C109[0][A]</td>
<td>isp_inst/awb_top_inst/n325_s2/I1</td>
</tr>
<tr>
<td>82.624</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R44C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s2/F</td>
</tr>
<tr>
<td>83.559</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C109[1][A]</td>
<td>isp_inst/awb_top_inst/n326_s49/I0</td>
</tr>
<tr>
<td>84.138</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R49C109[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s49/F</td>
</tr>
<tr>
<td>85.152</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C112[0][B]</td>
<td>isp_inst/awb_top_inst/n326_s28/I2</td>
</tr>
<tr>
<td>85.659</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C112[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s28/F</td>
</tr>
<tr>
<td>86.381</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C109[0][A]</td>
<td>isp_inst/awb_top_inst/n326_s8/I3</td>
</tr>
<tr>
<td>86.888</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s8/F</td>
</tr>
<tr>
<td>87.307</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C111[0][A]</td>
<td>isp_inst/awb_top_inst/n326_s2/I3</td>
</tr>
<tr>
<td>87.886</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R44C111[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s2/F</td>
</tr>
<tr>
<td>88.822</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C112[0][A]</td>
<td>isp_inst/awb_top_inst/n326_s1/I0</td>
</tr>
<tr>
<td>89.111</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R53C112[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s1/F</td>
</tr>
<tr>
<td>89.829</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[0][B]</td>
<td>isp_inst/awb_top_inst/n327_s35/I3</td>
</tr>
<tr>
<td>90.408</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C117[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s35/F</td>
</tr>
<tr>
<td>90.792</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C115[1][A]</td>
<td>isp_inst/awb_top_inst/n327_s15/I0</td>
</tr>
<tr>
<td>91.299</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C115[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s15/F</td>
</tr>
<tr>
<td>92.041</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C114[3][A]</td>
<td>isp_inst/awb_top_inst/n327_s5/I1</td>
</tr>
<tr>
<td>92.497</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R50C114[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s5/F</td>
</tr>
<tr>
<td>93.434</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C112[3][A]</td>
<td>isp_inst/awb_top_inst/n327_s2/I1</td>
</tr>
<tr>
<td>93.726</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R42C112[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s2/F</td>
</tr>
<tr>
<td>95.041</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C115[0][B]</td>
<td>isp_inst/awb_top_inst/n328_s47/I0</td>
</tr>
<tr>
<td>95.329</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C115[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n328_s47/F</td>
</tr>
<tr>
<td>97.237</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C110[2][B]</td>
<td>isp_inst/awb_top_inst/n328_s72/I1</td>
</tr>
<tr>
<td>97.526</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R47C110[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n328_s72/F</td>
</tr>
<tr>
<td>98.279</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C110[3][B]</td>
<td>isp_inst/awb_top_inst/n328_s4/I1</td>
</tr>
<tr>
<td>98.827</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C110[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n328_s4/F</td>
</tr>
<tr>
<td>99.211</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C110[1][B]</td>
<td>isp_inst/awb_top_inst/n328_s2/I0</td>
</tr>
<tr>
<td>99.778</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R41C110[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n328_s2/F</td>
</tr>
<tr>
<td>100.862</td>
<td>1.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C114[0][B]</td>
<td>isp_inst/awb_top_inst/n328_s79/I0</td>
</tr>
<tr>
<td>101.441</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R49C114[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n328_s79/F</td>
</tr>
<tr>
<td>103.522</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C117[0][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_R_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.405</td>
<td>6.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C117[0][A]</td>
<td>isp_inst/awb_top_inst/gain_R_3_s0/CLK</td>
</tr>
<tr>
<td>17.341</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C117[0][A]</td>
<td>isp_inst/awb_top_inst/gain_R_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>74</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.193%; route: 6.742, 90.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 36.834, 38.330%; route: 58.881, 61.272%; tC2Q: 0.382, 0.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.217%; route: 6.722, 90.783%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-84.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.368</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_B_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.414</td>
<td>6.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C117[0][B]</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/CLK</td>
</tr>
<tr>
<td>7.797</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R63C117[0][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
</tr>
<tr>
<td>9.394</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C120[0][A]</td>
<td>isp_inst/awb_top_inst/n45_s99/I1</td>
</tr>
<tr>
<td>9.962</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R57C120[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s99/F</td>
</tr>
<tr>
<td>11.144</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C125[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s133/I1</td>
</tr>
<tr>
<td>11.712</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s133/F</td>
</tr>
<tr>
<td>12.466</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s187/I3</td>
</tr>
<tr>
<td>13.039</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s187/F</td>
</tr>
<tr>
<td>13.734</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[0][B]</td>
<td>isp_inst/awb_top_inst/n44_s211/I3</td>
</tr>
<tr>
<td>14.313</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s211/F</td>
</tr>
<tr>
<td>14.467</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s221/I2</td>
</tr>
<tr>
<td>15.014</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s221/F</td>
</tr>
<tr>
<td>15.187</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s202/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s202/F</td>
</tr>
<tr>
<td>16.078</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s185/I2</td>
</tr>
<tr>
<td>16.652</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C126[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s185/F</td>
</tr>
<tr>
<td>16.659</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s209/I1</td>
</tr>
<tr>
<td>17.238</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s209/F</td>
</tr>
<tr>
<td>17.828</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C122[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s191/I2</td>
</tr>
<tr>
<td>18.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s191/F</td>
</tr>
<tr>
<td>18.959</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s174/I2</td>
</tr>
<tr>
<td>19.467</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s174/F</td>
</tr>
<tr>
<td>19.889</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C126[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s142/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s142/F</td>
</tr>
<tr>
<td>20.912</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s171/I1</td>
</tr>
<tr>
<td>21.231</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R58C127[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s171/F</td>
</tr>
<tr>
<td>22.173</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s136/I1</td>
</tr>
<tr>
<td>22.752</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R63C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s136/F</td>
</tr>
<tr>
<td>23.471</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C120[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s103/I3</td>
</tr>
<tr>
<td>24.038</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R65C120[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s103/F</td>
</tr>
<tr>
<td>25.163</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s82/I0</td>
</tr>
<tr>
<td>25.452</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C122[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s82/F</td>
</tr>
<tr>
<td>25.836</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s125/I3</td>
</tr>
<tr>
<td>26.124</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s125/F</td>
</tr>
<tr>
<td>26.696</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s98/I3</td>
</tr>
<tr>
<td>27.152</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s98/F</td>
</tr>
<tr>
<td>27.332</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s108/I1</td>
</tr>
<tr>
<td>27.899</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s108/F</td>
</tr>
<tr>
<td>28.464</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s90/I1</td>
</tr>
<tr>
<td>29.032</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s90/F</td>
</tr>
<tr>
<td>29.778</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td>isp_inst/awb_top_inst/n44_s75/I2</td>
</tr>
<tr>
<td>30.346</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s75/F</td>
</tr>
<tr>
<td>30.348</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s70/I3</td>
</tr>
<tr>
<td>30.856</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C119[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s70/F</td>
</tr>
<tr>
<td>31.641</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C122[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s75/I0</td>
</tr>
<tr>
<td>32.148</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C122[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s75/F</td>
</tr>
<tr>
<td>32.323</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s62/I3</td>
</tr>
<tr>
<td>32.891</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C121[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s62/F</td>
</tr>
<tr>
<td>33.462</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s55/I0</td>
</tr>
<tr>
<td>34.036</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C119[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s55/F</td>
</tr>
<tr>
<td>34.568</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C121[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s52/I0</td>
</tr>
<tr>
<td>35.142</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C121[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s52/F</td>
</tr>
<tr>
<td>35.953</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s51/I0</td>
</tr>
<tr>
<td>36.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R58C120[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s51/F</td>
</tr>
<tr>
<td>37.181</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s30/I0</td>
</tr>
<tr>
<td>37.688</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s30/F</td>
</tr>
<tr>
<td>38.751</td>
<td>1.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td>isp_inst/awb_top_inst/n46_s29/I0</td>
</tr>
<tr>
<td>39.298</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s29/F</td>
</tr>
<tr>
<td>39.301</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[2][B]</td>
<td>isp_inst/awb_top_inst/n46_s24/I3</td>
</tr>
<tr>
<td>39.879</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R63C128[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s24/F</td>
</tr>
<tr>
<td>40.612</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s85/I0</td>
</tr>
<tr>
<td>41.119</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C124[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s85/F</td>
</tr>
<tr>
<td>42.268</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C129[3][A]</td>
<td>isp_inst/awb_top_inst/n47_s97/I1</td>
</tr>
<tr>
<td>42.842</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s97/F</td>
</tr>
<tr>
<td>43.228</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[1][A]</td>
<td>isp_inst/awb_top_inst/n47_s82/I3</td>
</tr>
<tr>
<td>43.736</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C129[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s82/F</td>
</tr>
<tr>
<td>43.911</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s106/I0</td>
</tr>
<tr>
<td>44.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s106/F</td>
</tr>
<tr>
<td>44.914</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s93/I0</td>
</tr>
<tr>
<td>45.482</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C129[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s93/F</td>
</tr>
<tr>
<td>46.619</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s73/I2</td>
</tr>
<tr>
<td>47.198</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s73/F</td>
</tr>
<tr>
<td>48.119</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s57/I1</td>
</tr>
<tr>
<td>48.627</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s57/F</td>
</tr>
<tr>
<td>49.092</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[2][B]</td>
<td>isp_inst/awb_top_inst/n49_s105/I0</td>
</tr>
<tr>
<td>49.659</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R56C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s105/F</td>
</tr>
<tr>
<td>50.199</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td>isp_inst/awb_top_inst/n49_s99/I0</td>
</tr>
<tr>
<td>50.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s99/F</td>
</tr>
<tr>
<td>51.211</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td>isp_inst/awb_top_inst/n49_s78/I3</td>
</tr>
<tr>
<td>51.667</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C125[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s78/F</td>
</tr>
<tr>
<td>53.088</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s63/I2</td>
</tr>
<tr>
<td>53.377</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C130[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s63/F</td>
</tr>
<tr>
<td>54.542</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s59/I0</td>
</tr>
<tr>
<td>55.121</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R58C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s59/F</td>
</tr>
<tr>
<td>55.553</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C124[2][A]</td>
<td>isp_inst/awb_top_inst/n49_s58/I0</td>
</tr>
<tr>
<td>56.121</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R58C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s58/F</td>
</tr>
<tr>
<td>58.294</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s63/I0</td>
</tr>
<tr>
<td>58.842</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C130[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s63/F</td>
</tr>
<tr>
<td>60.009</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td>isp_inst/awb_top_inst/n50_s42/I3</td>
</tr>
<tr>
<td>60.517</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s42/F</td>
</tr>
<tr>
<td>60.519</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[1][B]</td>
<td>isp_inst/awb_top_inst/n50_s26/I3</td>
</tr>
<tr>
<td>61.027</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s26/F</td>
</tr>
<tr>
<td>61.816</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s19/I0</td>
</tr>
<tr>
<td>62.363</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s19/F</td>
</tr>
<tr>
<td>64.319</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>isp_inst/awb_top_inst/n51_s109/I2</td>
</tr>
<tr>
<td>64.887</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s109/F</td>
</tr>
<tr>
<td>64.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s89/I0</td>
</tr>
<tr>
<td>65.457</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s89/F</td>
</tr>
<tr>
<td>66.837</td>
<td>1.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[1][B]</td>
<td>isp_inst/awb_top_inst/n51_s73/I0</td>
</tr>
<tr>
<td>67.404</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s73/F</td>
</tr>
<tr>
<td>67.796</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C125[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s61/I3</td>
</tr>
<tr>
<td>68.363</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s61/F</td>
</tr>
<tr>
<td>68.541</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C124[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s57/I1</td>
</tr>
<tr>
<td>69.119</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R67C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s57/F</td>
</tr>
<tr>
<td>70.232</td>
<td>1.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C126[1][A]</td>
<td>isp_inst/awb_top_inst/n51_s56/I0</td>
</tr>
<tr>
<td>70.739</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C126[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s56/F</td>
</tr>
<tr>
<td>72.209</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C119[0][B]</td>
<td>isp_inst/awb_top_inst/n348_s45/I1</td>
</tr>
<tr>
<td>72.788</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C119[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s45/F</td>
</tr>
<tr>
<td>73.898</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C113[2][A]</td>
<td>isp_inst/awb_top_inst/n348_s21/I2</td>
</tr>
<tr>
<td>74.466</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C113[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s21/F</td>
</tr>
<tr>
<td>74.849</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C114[0][A]</td>
<td>isp_inst/awb_top_inst/n348_s9/I1</td>
</tr>
<tr>
<td>75.428</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C114[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s9/F</td>
</tr>
<tr>
<td>76.138</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C119[2][B]</td>
<td>isp_inst/awb_top_inst/n348_s3/I2</td>
</tr>
<tr>
<td>76.427</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R66C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s3/F</td>
</tr>
<tr>
<td>78.602</td>
<td>2.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C114[0][A]</td>
<td>isp_inst/awb_top_inst/n349_s37/I1</td>
</tr>
<tr>
<td>79.181</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R65C114[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s37/F</td>
</tr>
<tr>
<td>80.689</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[1][A]</td>
<td>isp_inst/awb_top_inst/n349_s38/I1</td>
</tr>
<tr>
<td>81.268</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C109[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s38/F</td>
</tr>
<tr>
<td>81.482</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C109[2][B]</td>
<td>isp_inst/awb_top_inst/n349_s15/I2</td>
</tr>
<tr>
<td>81.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C109[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s15/F</td>
</tr>
<tr>
<td>82.661</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C112[2][B]</td>
<td>isp_inst/awb_top_inst/n349_s5/I0</td>
</tr>
<tr>
<td>83.239</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s5/F</td>
</tr>
<tr>
<td>83.412</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C111[0][B]</td>
<td>isp_inst/awb_top_inst/n349_s1/I3</td>
</tr>
<tr>
<td>83.701</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R63C111[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s1/F</td>
</tr>
<tr>
<td>84.677</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C115[1][B]</td>
<td>isp_inst/awb_top_inst/n350_s36/I2</td>
</tr>
<tr>
<td>85.244</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C115[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s36/F</td>
</tr>
<tr>
<td>86.418</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C112[2][B]</td>
<td>isp_inst/awb_top_inst/n350_s16/I2</td>
</tr>
<tr>
<td>86.986</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s16/F</td>
</tr>
<tr>
<td>87.372</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C112[2][B]</td>
<td>isp_inst/awb_top_inst/n350_s7/I0</td>
</tr>
<tr>
<td>87.661</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R68C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s7/F</td>
</tr>
<tr>
<td>89.139</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C110[0][B]</td>
<td>isp_inst/awb_top_inst/n350_s3/I0</td>
</tr>
<tr>
<td>89.647</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R65C110[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s3/F</td>
</tr>
<tr>
<td>89.862</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C109[0][A]</td>
<td>isp_inst/awb_top_inst/n350_s101/I3</td>
</tr>
<tr>
<td>90.151</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R65C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s101/F</td>
</tr>
<tr>
<td>91.369</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C111[1][B]</td>
<td>isp_inst/awb_top_inst/n351_s32/I0</td>
</tr>
<tr>
<td>91.937</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C111[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s32/F</td>
</tr>
<tr>
<td>92.366</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[3][B]</td>
<td>isp_inst/awb_top_inst/n351_s15/I1</td>
</tr>
<tr>
<td>92.939</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C109[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s15/F</td>
</tr>
<tr>
<td>93.119</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][A]</td>
<td>isp_inst/awb_top_inst/n351_s5/I0</td>
</tr>
<tr>
<td>93.698</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s5/F</td>
</tr>
<tr>
<td>94.096</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[3][B]</td>
<td>isp_inst/awb_top_inst/n351_s1/I3</td>
</tr>
<tr>
<td>94.643</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R59C110[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s1/F</td>
</tr>
<tr>
<td>96.706</td>
<td>2.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C114[0][B]</td>
<td>isp_inst/awb_top_inst/n352_s35/I0</td>
</tr>
<tr>
<td>97.273</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R66C114[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s35/F</td>
</tr>
<tr>
<td>98.604</td>
<td>1.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C113[0][A]</td>
<td>isp_inst/awb_top_inst/n352_s18/I1</td>
</tr>
<tr>
<td>99.183</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C113[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s18/F</td>
</tr>
<tr>
<td>99.399</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C113[1][B]</td>
<td>isp_inst/awb_top_inst/n352_s6/I1</td>
</tr>
<tr>
<td>99.688</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R58C113[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s6/F</td>
</tr>
<tr>
<td>99.868</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C113[0][B]</td>
<td>isp_inst/awb_top_inst/n352_s2/I0</td>
</tr>
<tr>
<td>100.447</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C113[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s2/F</td>
</tr>
<tr>
<td>100.828</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C111[2][B]</td>
<td>isp_inst/awb_top_inst/n352_s1/I0</td>
</tr>
<tr>
<td>101.336</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R58C111[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n352_s1/F</td>
</tr>
<tr>
<td>102.018</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C110[1][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_B_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.432</td>
<td>6.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C110[1][B]</td>
<td>isp_inst/awb_top_inst/gain_B_3_s0/CLK</td>
</tr>
<tr>
<td>17.368</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C110[1][B]</td>
<td>isp_inst/awb_top_inst/gain_B_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>76</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.205%; route: 6.732, 90.795%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 38.587, 40.789%; route: 55.634, 58.807%; tC2Q: 0.382, 0.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.183%; route: 6.749, 90.817%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-78.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>96.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_R_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.424</td>
<td>6.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[1][A]</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/CLK</td>
</tr>
<tr>
<td>7.807</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R41C118[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
</tr>
<tr>
<td>9.088</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C122[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s75/I1</td>
</tr>
<tr>
<td>9.667</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s75/F</td>
</tr>
<tr>
<td>10.221</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C128[0][B]</td>
<td>isp_inst/awb_top_inst/n324_s36/I2</td>
</tr>
<tr>
<td>10.788</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s36/F</td>
</tr>
<tr>
<td>11.759</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s108/I2</td>
</tr>
<tr>
<td>12.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s108/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][A]</td>
<td>isp_inst/awb_top_inst/n21_s87/I1</td>
</tr>
<tr>
<td>12.897</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s87/F</td>
</tr>
<tr>
<td>13.593</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C124[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s88/I0</td>
</tr>
<tr>
<td>13.882</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R49C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s88/F</td>
</tr>
<tr>
<td>14.686</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td>isp_inst/awb_top_inst/n21_s122/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s122/F</td>
</tr>
<tr>
<td>15.432</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s115/I1</td>
</tr>
<tr>
<td>16.011</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s115/F</td>
</tr>
<tr>
<td>16.394</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C124[3][A]</td>
<td>isp_inst/awb_top_inst/n21_s103/I2</td>
</tr>
<tr>
<td>16.968</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s103/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s120/I0</td>
</tr>
<tr>
<td>17.933</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C123[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s120/F</td>
</tr>
<tr>
<td>18.317</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td>isp_inst/awb_top_inst/n20_s121/I3</td>
</tr>
<tr>
<td>18.896</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s121/F</td>
</tr>
<tr>
<td>19.282</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s89/I2</td>
</tr>
<tr>
<td>19.861</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s89/F</td>
</tr>
<tr>
<td>20.434</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s117/I0</td>
</tr>
<tr>
<td>21.013</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s117/F</td>
</tr>
<tr>
<td>21.644</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C126[3][A]</td>
<td>isp_inst/awb_top_inst/n20_s118/I2</td>
</tr>
<tr>
<td>22.192</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C126[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s118/F</td>
</tr>
<tr>
<td>22.824</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[3][B]</td>
<td>isp_inst/awb_top_inst/n20_s113/I1</td>
</tr>
<tr>
<td>23.281</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C129[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s113/F</td>
</tr>
<tr>
<td>23.832</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C125[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s94/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R50C125[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s94/F</td>
</tr>
<tr>
<td>25.006</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[1][A]</td>
<td>isp_inst/awb_top_inst/n20_s102/I1</td>
</tr>
<tr>
<td>25.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s102/F</td>
</tr>
<tr>
<td>26.343</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s90/I0</td>
</tr>
<tr>
<td>26.851</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s90/F</td>
</tr>
<tr>
<td>27.004</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s76/I1</td>
</tr>
<tr>
<td>27.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C127[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s76/F</td>
</tr>
<tr>
<td>28.744</td>
<td>1.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s71/I0</td>
</tr>
<tr>
<td>29.033</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C130[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s71/F</td>
</tr>
<tr>
<td>29.427</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s76/I2</td>
</tr>
<tr>
<td>30.006</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C129[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s76/F</td>
</tr>
<tr>
<td>30.394</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s63/I1</td>
</tr>
<tr>
<td>30.973</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R47C130[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s63/F</td>
</tr>
<tr>
<td>31.438</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s55/I0</td>
</tr>
<tr>
<td>31.946</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s55/F</td>
</tr>
<tr>
<td>32.909</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s52/I0</td>
</tr>
<tr>
<td>33.488</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R45C129[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s52/F</td>
</tr>
<tr>
<td>34.456</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[1][B]</td>
<td>isp_inst/awb_top_inst/n22_s56/I0</td>
</tr>
<tr>
<td>34.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s56/F</td>
</tr>
<tr>
<td>35.926</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C125[0][A]</td>
<td>isp_inst/awb_top_inst/n22_s39/I2</td>
</tr>
<tr>
<td>36.493</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s39/F</td>
</tr>
<tr>
<td>37.196</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C129[3][A]</td>
<td>isp_inst/awb_top_inst/n22_s28/I2</td>
</tr>
<tr>
<td>37.514</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s28/F</td>
</tr>
<tr>
<td>38.774</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s113/I2</td>
</tr>
<tr>
<td>39.063</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s113/F</td>
</tr>
<tr>
<td>39.447</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s93/I2</td>
</tr>
<tr>
<td>40.026</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s93/F</td>
</tr>
<tr>
<td>40.388</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C124[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s82/I0</td>
</tr>
<tr>
<td>40.967</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R48C124[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s82/F</td>
</tr>
<tr>
<td>41.892</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s76/I0</td>
</tr>
<tr>
<td>42.471</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s76/F</td>
</tr>
<tr>
<td>43.734</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C119[3][B]</td>
<td>isp_inst/awb_top_inst/n23_s74/I0</td>
</tr>
<tr>
<td>44.053</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R51C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s74/F</td>
</tr>
<tr>
<td>45.327</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C128[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s79/I0</td>
</tr>
<tr>
<td>45.894</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R43C128[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s79/F</td>
</tr>
<tr>
<td>46.764</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[2][A]</td>
<td>isp_inst/awb_top_inst/n24_s62/I3</td>
</tr>
<tr>
<td>47.272</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s62/F</td>
</tr>
<tr>
<td>47.426</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s52/I2</td>
</tr>
<tr>
<td>48.004</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s52/F</td>
</tr>
<tr>
<td>48.759</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s49/I0</td>
</tr>
<tr>
<td>49.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s49/F</td>
</tr>
<tr>
<td>50.086</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s48/I0</td>
</tr>
<tr>
<td>50.653</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s48/F</td>
</tr>
<tr>
<td>51.783</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C123[0][A]</td>
<td>isp_inst/awb_top_inst/n25_s83/I2</td>
</tr>
<tr>
<td>52.291</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s83/F</td>
</tr>
<tr>
<td>53.216</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[1][A]</td>
<td>isp_inst/awb_top_inst/n25_s70/I3</td>
</tr>
<tr>
<td>53.794</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s70/F</td>
</tr>
<tr>
<td>54.551</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s62/I0</td>
</tr>
<tr>
<td>55.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s62/F</td>
</tr>
<tr>
<td>55.063</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[0][B]</td>
<td>isp_inst/awb_top_inst/n25_s59/I0</td>
</tr>
<tr>
<td>55.571</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s59/F</td>
</tr>
<tr>
<td>56.744</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s58/I0</td>
</tr>
<tr>
<td>57.252</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R44C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s58/F</td>
</tr>
<tr>
<td>58.179</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C123[0][A]</td>
<td>isp_inst/awb_top_inst/n26_s42/I2</td>
</tr>
<tr>
<td>58.468</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s42/F</td>
</tr>
<tr>
<td>59.596</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C126[2][B]</td>
<td>isp_inst/awb_top_inst/n26_s27/I0</td>
</tr>
<tr>
<td>60.163</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R43C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s27/F</td>
</tr>
<tr>
<td>60.758</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C122[1][B]</td>
<td>isp_inst/awb_top_inst/n26_s21/I0</td>
</tr>
<tr>
<td>61.266</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R43C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s21/F</td>
</tr>
<tr>
<td>62.407</td>
<td>1.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C120[2][A]</td>
<td>isp_inst/awb_top_inst/n26_s19/I0</td>
</tr>
<tr>
<td>62.914</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C120[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s19/F</td>
</tr>
<tr>
<td>64.093</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C123[0][B]</td>
<td>isp_inst/awb_top_inst/n26_s87/I1</td>
</tr>
<tr>
<td>64.661</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s87/F</td>
</tr>
<tr>
<td>65.449</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C123[1][B]</td>
<td>isp_inst/awb_top_inst/n27_s73/I0</td>
</tr>
<tr>
<td>66.017</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R48C123[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s73/F</td>
</tr>
<tr>
<td>66.938</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C124[3][A]</td>
<td>isp_inst/awb_top_inst/n27_s61/I1</td>
</tr>
<tr>
<td>67.257</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R42C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s61/F</td>
</tr>
<tr>
<td>68.154</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C118[1][B]</td>
<td>isp_inst/awb_top_inst/n27_s57/I0</td>
</tr>
<tr>
<td>68.443</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C118[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s57/F</td>
</tr>
<tr>
<td>69.346</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C116[2][B]</td>
<td>isp_inst/awb_top_inst/n324_s76/I0</td>
</tr>
<tr>
<td>69.853</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C116[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s76/F</td>
</tr>
<tr>
<td>70.688</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C122[2][A]</td>
<td>isp_inst/awb_top_inst/n324_s48/I0</td>
</tr>
<tr>
<td>71.196</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C122[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s48/F</td>
</tr>
<tr>
<td>72.114</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][B]</td>
<td>isp_inst/awb_top_inst/n324_s119/I2</td>
</tr>
<tr>
<td>72.682</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s119/F</td>
</tr>
<tr>
<td>73.066</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[3][A]</td>
<td>isp_inst/awb_top_inst/n324_s9/I1</td>
</tr>
<tr>
<td>73.522</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s9/F</td>
</tr>
<tr>
<td>75.114</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td>isp_inst/awb_top_inst/n325_s78/I1</td>
</tr>
<tr>
<td>75.693</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R50C111[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s78/F</td>
</tr>
<tr>
<td>75.873</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][A]</td>
<td>isp_inst/awb_top_inst/n324_s1/I1</td>
</tr>
<tr>
<td>76.162</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R51C111[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s1/F</td>
</tr>
<tr>
<td>77.771</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C124[2][B]</td>
<td>isp_inst/awb_top_inst/n325_s40/I2</td>
</tr>
<tr>
<td>78.349</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s40/F</td>
</tr>
<tr>
<td>79.858</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[2][B]</td>
<td>isp_inst/awb_top_inst/n325_s16/I0</td>
</tr>
<tr>
<td>80.366</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C113[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s16/F</td>
</tr>
<tr>
<td>80.368</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[1][A]</td>
<td>isp_inst/awb_top_inst/n325_s5/I2</td>
</tr>
<tr>
<td>80.947</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R49C113[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s5/F</td>
</tr>
<tr>
<td>82.057</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C109[0][A]</td>
<td>isp_inst/awb_top_inst/n325_s2/I1</td>
</tr>
<tr>
<td>82.624</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R44C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s2/F</td>
</tr>
<tr>
<td>83.559</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C109[1][A]</td>
<td>isp_inst/awb_top_inst/n326_s49/I0</td>
</tr>
<tr>
<td>84.138</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R49C109[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s49/F</td>
</tr>
<tr>
<td>85.152</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C112[0][B]</td>
<td>isp_inst/awb_top_inst/n326_s28/I2</td>
</tr>
<tr>
<td>85.659</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C112[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s28/F</td>
</tr>
<tr>
<td>86.381</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C109[0][A]</td>
<td>isp_inst/awb_top_inst/n326_s8/I3</td>
</tr>
<tr>
<td>86.888</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s8/F</td>
</tr>
<tr>
<td>87.307</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C111[0][A]</td>
<td>isp_inst/awb_top_inst/n326_s2/I3</td>
</tr>
<tr>
<td>87.886</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R44C111[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s2/F</td>
</tr>
<tr>
<td>88.822</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C112[0][A]</td>
<td>isp_inst/awb_top_inst/n326_s1/I0</td>
</tr>
<tr>
<td>89.111</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R53C112[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s1/F</td>
</tr>
<tr>
<td>89.829</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C117[0][B]</td>
<td>isp_inst/awb_top_inst/n327_s35/I3</td>
</tr>
<tr>
<td>90.408</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C117[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s35/F</td>
</tr>
<tr>
<td>90.792</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C115[1][A]</td>
<td>isp_inst/awb_top_inst/n327_s15/I0</td>
</tr>
<tr>
<td>91.299</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C115[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s15/F</td>
</tr>
<tr>
<td>92.041</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C114[3][A]</td>
<td>isp_inst/awb_top_inst/n327_s5/I1</td>
</tr>
<tr>
<td>92.497</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R50C114[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s5/F</td>
</tr>
<tr>
<td>93.434</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C112[3][A]</td>
<td>isp_inst/awb_top_inst/n327_s2/I1</td>
</tr>
<tr>
<td>93.726</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R42C112[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s2/F</td>
</tr>
<tr>
<td>95.719</td>
<td>1.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C111[0][A]</td>
<td>isp_inst/awb_top_inst/n327_s96/I2</td>
</tr>
<tr>
<td>96.227</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C111[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n327_s96/F</td>
</tr>
<tr>
<td>96.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C111[0][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_R_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.386</td>
<td>6.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C111[0][A]</td>
<td>isp_inst/awb_top_inst/gain_R_4_s2/CLK</td>
</tr>
<tr>
<td>17.323</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C111[0][A]</td>
<td>isp_inst/awb_top_inst/gain_R_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>70</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.193%; route: 6.742, 90.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 35.070, 39.492%; route: 53.350, 60.077%; tC2Q: 0.382, 0.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.240%; route: 6.704, 90.760%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-78.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.368</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_B_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.414</td>
<td>6.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C117[0][B]</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/CLK</td>
</tr>
<tr>
<td>7.797</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R63C117[0][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
</tr>
<tr>
<td>9.394</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C120[0][A]</td>
<td>isp_inst/awb_top_inst/n45_s99/I1</td>
</tr>
<tr>
<td>9.962</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R57C120[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s99/F</td>
</tr>
<tr>
<td>11.144</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C125[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s133/I1</td>
</tr>
<tr>
<td>11.712</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s133/F</td>
</tr>
<tr>
<td>12.466</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s187/I3</td>
</tr>
<tr>
<td>13.039</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s187/F</td>
</tr>
<tr>
<td>13.734</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[0][B]</td>
<td>isp_inst/awb_top_inst/n44_s211/I3</td>
</tr>
<tr>
<td>14.313</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s211/F</td>
</tr>
<tr>
<td>14.467</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s221/I2</td>
</tr>
<tr>
<td>15.014</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s221/F</td>
</tr>
<tr>
<td>15.187</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s202/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s202/F</td>
</tr>
<tr>
<td>16.078</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s185/I2</td>
</tr>
<tr>
<td>16.652</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C126[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s185/F</td>
</tr>
<tr>
<td>16.659</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s209/I1</td>
</tr>
<tr>
<td>17.238</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s209/F</td>
</tr>
<tr>
<td>17.828</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C122[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s191/I2</td>
</tr>
<tr>
<td>18.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s191/F</td>
</tr>
<tr>
<td>18.959</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s174/I2</td>
</tr>
<tr>
<td>19.467</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s174/F</td>
</tr>
<tr>
<td>19.889</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C126[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s142/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s142/F</td>
</tr>
<tr>
<td>20.912</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s171/I1</td>
</tr>
<tr>
<td>21.231</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R58C127[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s171/F</td>
</tr>
<tr>
<td>22.173</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s136/I1</td>
</tr>
<tr>
<td>22.752</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R63C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s136/F</td>
</tr>
<tr>
<td>23.471</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C120[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s103/I3</td>
</tr>
<tr>
<td>24.038</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R65C120[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s103/F</td>
</tr>
<tr>
<td>25.163</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s82/I0</td>
</tr>
<tr>
<td>25.452</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C122[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s82/F</td>
</tr>
<tr>
<td>25.836</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s125/I3</td>
</tr>
<tr>
<td>26.124</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s125/F</td>
</tr>
<tr>
<td>26.696</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s98/I3</td>
</tr>
<tr>
<td>27.152</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s98/F</td>
</tr>
<tr>
<td>27.332</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s108/I1</td>
</tr>
<tr>
<td>27.899</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s108/F</td>
</tr>
<tr>
<td>28.464</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s90/I1</td>
</tr>
<tr>
<td>29.032</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s90/F</td>
</tr>
<tr>
<td>29.778</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td>isp_inst/awb_top_inst/n44_s75/I2</td>
</tr>
<tr>
<td>30.346</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s75/F</td>
</tr>
<tr>
<td>30.348</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s70/I3</td>
</tr>
<tr>
<td>30.856</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C119[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s70/F</td>
</tr>
<tr>
<td>31.641</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C122[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s75/I0</td>
</tr>
<tr>
<td>32.148</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C122[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s75/F</td>
</tr>
<tr>
<td>32.323</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s62/I3</td>
</tr>
<tr>
<td>32.891</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C121[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s62/F</td>
</tr>
<tr>
<td>33.462</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s55/I0</td>
</tr>
<tr>
<td>34.036</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C119[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s55/F</td>
</tr>
<tr>
<td>34.568</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C121[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s52/I0</td>
</tr>
<tr>
<td>35.142</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C121[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s52/F</td>
</tr>
<tr>
<td>35.953</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s51/I0</td>
</tr>
<tr>
<td>36.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R58C120[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s51/F</td>
</tr>
<tr>
<td>37.181</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s30/I0</td>
</tr>
<tr>
<td>37.688</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s30/F</td>
</tr>
<tr>
<td>38.751</td>
<td>1.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td>isp_inst/awb_top_inst/n46_s29/I0</td>
</tr>
<tr>
<td>39.298</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s29/F</td>
</tr>
<tr>
<td>39.301</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[2][B]</td>
<td>isp_inst/awb_top_inst/n46_s24/I3</td>
</tr>
<tr>
<td>39.879</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R63C128[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s24/F</td>
</tr>
<tr>
<td>40.612</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s85/I0</td>
</tr>
<tr>
<td>41.119</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C124[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s85/F</td>
</tr>
<tr>
<td>42.268</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C129[3][A]</td>
<td>isp_inst/awb_top_inst/n47_s97/I1</td>
</tr>
<tr>
<td>42.842</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s97/F</td>
</tr>
<tr>
<td>43.228</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[1][A]</td>
<td>isp_inst/awb_top_inst/n47_s82/I3</td>
</tr>
<tr>
<td>43.736</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C129[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s82/F</td>
</tr>
<tr>
<td>43.911</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s106/I0</td>
</tr>
<tr>
<td>44.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s106/F</td>
</tr>
<tr>
<td>44.914</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s93/I0</td>
</tr>
<tr>
<td>45.482</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C129[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s93/F</td>
</tr>
<tr>
<td>46.619</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s73/I2</td>
</tr>
<tr>
<td>47.198</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s73/F</td>
</tr>
<tr>
<td>48.119</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s57/I1</td>
</tr>
<tr>
<td>48.627</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s57/F</td>
</tr>
<tr>
<td>49.092</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[2][B]</td>
<td>isp_inst/awb_top_inst/n49_s105/I0</td>
</tr>
<tr>
<td>49.659</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R56C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s105/F</td>
</tr>
<tr>
<td>50.199</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td>isp_inst/awb_top_inst/n49_s99/I0</td>
</tr>
<tr>
<td>50.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s99/F</td>
</tr>
<tr>
<td>51.211</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td>isp_inst/awb_top_inst/n49_s78/I3</td>
</tr>
<tr>
<td>51.667</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C125[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s78/F</td>
</tr>
<tr>
<td>53.088</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s63/I2</td>
</tr>
<tr>
<td>53.377</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C130[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s63/F</td>
</tr>
<tr>
<td>54.542</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s59/I0</td>
</tr>
<tr>
<td>55.121</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R58C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s59/F</td>
</tr>
<tr>
<td>55.553</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C124[2][A]</td>
<td>isp_inst/awb_top_inst/n49_s58/I0</td>
</tr>
<tr>
<td>56.121</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R58C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s58/F</td>
</tr>
<tr>
<td>58.294</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s63/I0</td>
</tr>
<tr>
<td>58.842</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C130[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s63/F</td>
</tr>
<tr>
<td>60.009</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td>isp_inst/awb_top_inst/n50_s42/I3</td>
</tr>
<tr>
<td>60.517</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s42/F</td>
</tr>
<tr>
<td>60.519</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[1][B]</td>
<td>isp_inst/awb_top_inst/n50_s26/I3</td>
</tr>
<tr>
<td>61.027</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s26/F</td>
</tr>
<tr>
<td>61.816</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s19/I0</td>
</tr>
<tr>
<td>62.363</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s19/F</td>
</tr>
<tr>
<td>64.319</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>isp_inst/awb_top_inst/n51_s109/I2</td>
</tr>
<tr>
<td>64.887</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s109/F</td>
</tr>
<tr>
<td>64.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s89/I0</td>
</tr>
<tr>
<td>65.457</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s89/F</td>
</tr>
<tr>
<td>66.837</td>
<td>1.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[1][B]</td>
<td>isp_inst/awb_top_inst/n51_s73/I0</td>
</tr>
<tr>
<td>67.404</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s73/F</td>
</tr>
<tr>
<td>67.796</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C125[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s61/I3</td>
</tr>
<tr>
<td>68.363</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s61/F</td>
</tr>
<tr>
<td>68.541</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C124[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s57/I1</td>
</tr>
<tr>
<td>69.119</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R67C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s57/F</td>
</tr>
<tr>
<td>70.232</td>
<td>1.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C126[1][A]</td>
<td>isp_inst/awb_top_inst/n51_s56/I0</td>
</tr>
<tr>
<td>70.739</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C126[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s56/F</td>
</tr>
<tr>
<td>72.209</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C119[0][B]</td>
<td>isp_inst/awb_top_inst/n348_s45/I1</td>
</tr>
<tr>
<td>72.788</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C119[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s45/F</td>
</tr>
<tr>
<td>73.898</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C113[2][A]</td>
<td>isp_inst/awb_top_inst/n348_s21/I2</td>
</tr>
<tr>
<td>74.466</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C113[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s21/F</td>
</tr>
<tr>
<td>74.849</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C114[0][A]</td>
<td>isp_inst/awb_top_inst/n348_s9/I1</td>
</tr>
<tr>
<td>75.428</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C114[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s9/F</td>
</tr>
<tr>
<td>76.138</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C119[2][B]</td>
<td>isp_inst/awb_top_inst/n348_s3/I2</td>
</tr>
<tr>
<td>76.427</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R66C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s3/F</td>
</tr>
<tr>
<td>78.602</td>
<td>2.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C114[0][A]</td>
<td>isp_inst/awb_top_inst/n349_s37/I1</td>
</tr>
<tr>
<td>79.181</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R65C114[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s37/F</td>
</tr>
<tr>
<td>80.689</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[1][A]</td>
<td>isp_inst/awb_top_inst/n349_s38/I1</td>
</tr>
<tr>
<td>81.268</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C109[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s38/F</td>
</tr>
<tr>
<td>81.482</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C109[2][B]</td>
<td>isp_inst/awb_top_inst/n349_s15/I2</td>
</tr>
<tr>
<td>81.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C109[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s15/F</td>
</tr>
<tr>
<td>82.661</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C112[2][B]</td>
<td>isp_inst/awb_top_inst/n349_s5/I0</td>
</tr>
<tr>
<td>83.239</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s5/F</td>
</tr>
<tr>
<td>83.412</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C111[0][B]</td>
<td>isp_inst/awb_top_inst/n349_s1/I3</td>
</tr>
<tr>
<td>83.701</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R63C111[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s1/F</td>
</tr>
<tr>
<td>84.677</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C115[1][B]</td>
<td>isp_inst/awb_top_inst/n350_s36/I2</td>
</tr>
<tr>
<td>85.244</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C115[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s36/F</td>
</tr>
<tr>
<td>86.418</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C112[2][B]</td>
<td>isp_inst/awb_top_inst/n350_s16/I2</td>
</tr>
<tr>
<td>86.986</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s16/F</td>
</tr>
<tr>
<td>87.372</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C112[2][B]</td>
<td>isp_inst/awb_top_inst/n350_s7/I0</td>
</tr>
<tr>
<td>87.661</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R68C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s7/F</td>
</tr>
<tr>
<td>89.139</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C110[0][B]</td>
<td>isp_inst/awb_top_inst/n350_s3/I0</td>
</tr>
<tr>
<td>89.647</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R65C110[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s3/F</td>
</tr>
<tr>
<td>89.862</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C109[0][A]</td>
<td>isp_inst/awb_top_inst/n350_s101/I3</td>
</tr>
<tr>
<td>90.151</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R65C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s101/F</td>
</tr>
<tr>
<td>91.369</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C111[1][B]</td>
<td>isp_inst/awb_top_inst/n351_s32/I0</td>
</tr>
<tr>
<td>91.937</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C111[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s32/F</td>
</tr>
<tr>
<td>92.366</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[3][B]</td>
<td>isp_inst/awb_top_inst/n351_s15/I1</td>
</tr>
<tr>
<td>92.939</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R59C109[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s15/F</td>
</tr>
<tr>
<td>93.119</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][A]</td>
<td>isp_inst/awb_top_inst/n351_s5/I0</td>
</tr>
<tr>
<td>93.698</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C108[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s5/F</td>
</tr>
<tr>
<td>94.096</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C110[3][B]</td>
<td>isp_inst/awb_top_inst/n351_s1/I3</td>
</tr>
<tr>
<td>94.643</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R59C110[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n351_s1/F</td>
</tr>
<tr>
<td>95.751</td>
<td>1.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C110[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_B_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.432</td>
<td>6.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C110[1][A]</td>
<td>isp_inst/awb_top_inst/gain_B_4_s0/CLK</td>
</tr>
<tr>
<td>17.368</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C110[1][A]</td>
<td>isp_inst/awb_top_inst/gain_B_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>71</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.205%; route: 6.732, 90.795%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 36.066, 40.828%; route: 51.888, 58.739%; tC2Q: 0.382, 0.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.183%; route: 6.749, 90.817%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-73.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>91.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.368</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_B_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.414</td>
<td>6.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C117[0][B]</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/CLK</td>
</tr>
<tr>
<td>7.797</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R63C117[0][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
</tr>
<tr>
<td>9.394</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C120[0][A]</td>
<td>isp_inst/awb_top_inst/n45_s99/I1</td>
</tr>
<tr>
<td>9.962</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R57C120[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s99/F</td>
</tr>
<tr>
<td>11.144</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C125[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s133/I1</td>
</tr>
<tr>
<td>11.712</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s133/F</td>
</tr>
<tr>
<td>12.466</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s187/I3</td>
</tr>
<tr>
<td>13.039</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s187/F</td>
</tr>
<tr>
<td>13.734</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[0][B]</td>
<td>isp_inst/awb_top_inst/n44_s211/I3</td>
</tr>
<tr>
<td>14.313</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s211/F</td>
</tr>
<tr>
<td>14.467</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s221/I2</td>
</tr>
<tr>
<td>15.014</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s221/F</td>
</tr>
<tr>
<td>15.187</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s202/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s202/F</td>
</tr>
<tr>
<td>16.078</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s185/I2</td>
</tr>
<tr>
<td>16.652</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C126[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s185/F</td>
</tr>
<tr>
<td>16.659</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s209/I1</td>
</tr>
<tr>
<td>17.238</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s209/F</td>
</tr>
<tr>
<td>17.828</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C122[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s191/I2</td>
</tr>
<tr>
<td>18.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s191/F</td>
</tr>
<tr>
<td>18.959</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s174/I2</td>
</tr>
<tr>
<td>19.467</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s174/F</td>
</tr>
<tr>
<td>19.889</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C126[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s142/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s142/F</td>
</tr>
<tr>
<td>20.912</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s171/I1</td>
</tr>
<tr>
<td>21.231</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R58C127[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s171/F</td>
</tr>
<tr>
<td>22.173</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s136/I1</td>
</tr>
<tr>
<td>22.752</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R63C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s136/F</td>
</tr>
<tr>
<td>23.471</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C120[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s103/I3</td>
</tr>
<tr>
<td>24.038</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R65C120[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s103/F</td>
</tr>
<tr>
<td>25.163</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s82/I0</td>
</tr>
<tr>
<td>25.452</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C122[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s82/F</td>
</tr>
<tr>
<td>25.836</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s125/I3</td>
</tr>
<tr>
<td>26.124</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s125/F</td>
</tr>
<tr>
<td>26.696</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s98/I3</td>
</tr>
<tr>
<td>27.152</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s98/F</td>
</tr>
<tr>
<td>27.332</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s108/I1</td>
</tr>
<tr>
<td>27.899</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s108/F</td>
</tr>
<tr>
<td>28.464</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s90/I1</td>
</tr>
<tr>
<td>29.032</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s90/F</td>
</tr>
<tr>
<td>29.778</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td>isp_inst/awb_top_inst/n44_s75/I2</td>
</tr>
<tr>
<td>30.346</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s75/F</td>
</tr>
<tr>
<td>30.348</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s70/I3</td>
</tr>
<tr>
<td>30.856</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C119[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s70/F</td>
</tr>
<tr>
<td>31.641</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C122[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s75/I0</td>
</tr>
<tr>
<td>32.148</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C122[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s75/F</td>
</tr>
<tr>
<td>32.323</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s62/I3</td>
</tr>
<tr>
<td>32.891</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C121[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s62/F</td>
</tr>
<tr>
<td>33.462</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s55/I0</td>
</tr>
<tr>
<td>34.036</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C119[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s55/F</td>
</tr>
<tr>
<td>34.568</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C121[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s52/I0</td>
</tr>
<tr>
<td>35.142</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C121[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s52/F</td>
</tr>
<tr>
<td>35.953</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s51/I0</td>
</tr>
<tr>
<td>36.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R58C120[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s51/F</td>
</tr>
<tr>
<td>37.181</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s30/I0</td>
</tr>
<tr>
<td>37.688</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s30/F</td>
</tr>
<tr>
<td>38.751</td>
<td>1.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td>isp_inst/awb_top_inst/n46_s29/I0</td>
</tr>
<tr>
<td>39.298</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s29/F</td>
</tr>
<tr>
<td>39.301</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[2][B]</td>
<td>isp_inst/awb_top_inst/n46_s24/I3</td>
</tr>
<tr>
<td>39.879</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R63C128[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s24/F</td>
</tr>
<tr>
<td>40.612</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s85/I0</td>
</tr>
<tr>
<td>41.119</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C124[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s85/F</td>
</tr>
<tr>
<td>42.268</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C129[3][A]</td>
<td>isp_inst/awb_top_inst/n47_s97/I1</td>
</tr>
<tr>
<td>42.842</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s97/F</td>
</tr>
<tr>
<td>43.228</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[1][A]</td>
<td>isp_inst/awb_top_inst/n47_s82/I3</td>
</tr>
<tr>
<td>43.736</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C129[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s82/F</td>
</tr>
<tr>
<td>43.911</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s106/I0</td>
</tr>
<tr>
<td>44.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s106/F</td>
</tr>
<tr>
<td>44.914</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s93/I0</td>
</tr>
<tr>
<td>45.482</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C129[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s93/F</td>
</tr>
<tr>
<td>46.619</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s73/I2</td>
</tr>
<tr>
<td>47.198</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s73/F</td>
</tr>
<tr>
<td>48.119</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s57/I1</td>
</tr>
<tr>
<td>48.627</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s57/F</td>
</tr>
<tr>
<td>49.092</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[2][B]</td>
<td>isp_inst/awb_top_inst/n49_s105/I0</td>
</tr>
<tr>
<td>49.659</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R56C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s105/F</td>
</tr>
<tr>
<td>50.199</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td>isp_inst/awb_top_inst/n49_s99/I0</td>
</tr>
<tr>
<td>50.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s99/F</td>
</tr>
<tr>
<td>51.211</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td>isp_inst/awb_top_inst/n49_s78/I3</td>
</tr>
<tr>
<td>51.667</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C125[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s78/F</td>
</tr>
<tr>
<td>53.088</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s63/I2</td>
</tr>
<tr>
<td>53.377</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C130[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s63/F</td>
</tr>
<tr>
<td>54.542</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s59/I0</td>
</tr>
<tr>
<td>55.121</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R58C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s59/F</td>
</tr>
<tr>
<td>55.553</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C124[2][A]</td>
<td>isp_inst/awb_top_inst/n49_s58/I0</td>
</tr>
<tr>
<td>56.121</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R58C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s58/F</td>
</tr>
<tr>
<td>58.294</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s63/I0</td>
</tr>
<tr>
<td>58.842</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C130[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s63/F</td>
</tr>
<tr>
<td>60.009</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td>isp_inst/awb_top_inst/n50_s42/I3</td>
</tr>
<tr>
<td>60.517</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s42/F</td>
</tr>
<tr>
<td>60.519</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[1][B]</td>
<td>isp_inst/awb_top_inst/n50_s26/I3</td>
</tr>
<tr>
<td>61.027</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s26/F</td>
</tr>
<tr>
<td>61.816</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s19/I0</td>
</tr>
<tr>
<td>62.363</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s19/F</td>
</tr>
<tr>
<td>64.319</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>isp_inst/awb_top_inst/n51_s109/I2</td>
</tr>
<tr>
<td>64.887</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s109/F</td>
</tr>
<tr>
<td>64.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s89/I0</td>
</tr>
<tr>
<td>65.457</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s89/F</td>
</tr>
<tr>
<td>66.837</td>
<td>1.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[1][B]</td>
<td>isp_inst/awb_top_inst/n51_s73/I0</td>
</tr>
<tr>
<td>67.404</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s73/F</td>
</tr>
<tr>
<td>67.796</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C125[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s61/I3</td>
</tr>
<tr>
<td>68.363</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s61/F</td>
</tr>
<tr>
<td>68.541</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C124[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s57/I1</td>
</tr>
<tr>
<td>69.119</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R67C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s57/F</td>
</tr>
<tr>
<td>70.232</td>
<td>1.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C126[1][A]</td>
<td>isp_inst/awb_top_inst/n51_s56/I0</td>
</tr>
<tr>
<td>70.739</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C126[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s56/F</td>
</tr>
<tr>
<td>72.209</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C119[0][B]</td>
<td>isp_inst/awb_top_inst/n348_s45/I1</td>
</tr>
<tr>
<td>72.788</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C119[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s45/F</td>
</tr>
<tr>
<td>73.898</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C113[2][A]</td>
<td>isp_inst/awb_top_inst/n348_s21/I2</td>
</tr>
<tr>
<td>74.466</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C113[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s21/F</td>
</tr>
<tr>
<td>74.849</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C114[0][A]</td>
<td>isp_inst/awb_top_inst/n348_s9/I1</td>
</tr>
<tr>
<td>75.428</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C114[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s9/F</td>
</tr>
<tr>
<td>76.138</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C119[2][B]</td>
<td>isp_inst/awb_top_inst/n348_s3/I2</td>
</tr>
<tr>
<td>76.427</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R66C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s3/F</td>
</tr>
<tr>
<td>78.602</td>
<td>2.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C114[0][A]</td>
<td>isp_inst/awb_top_inst/n349_s37/I1</td>
</tr>
<tr>
<td>79.181</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R65C114[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s37/F</td>
</tr>
<tr>
<td>80.689</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[1][A]</td>
<td>isp_inst/awb_top_inst/n349_s38/I1</td>
</tr>
<tr>
<td>81.268</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C109[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s38/F</td>
</tr>
<tr>
<td>81.482</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C109[2][B]</td>
<td>isp_inst/awb_top_inst/n349_s15/I2</td>
</tr>
<tr>
<td>81.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C109[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s15/F</td>
</tr>
<tr>
<td>82.661</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C112[2][B]</td>
<td>isp_inst/awb_top_inst/n349_s5/I0</td>
</tr>
<tr>
<td>83.239</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s5/F</td>
</tr>
<tr>
<td>83.412</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C111[0][B]</td>
<td>isp_inst/awb_top_inst/n349_s1/I3</td>
</tr>
<tr>
<td>83.701</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R63C111[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s1/F</td>
</tr>
<tr>
<td>84.677</td>
<td>0.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C115[1][B]</td>
<td>isp_inst/awb_top_inst/n350_s36/I2</td>
</tr>
<tr>
<td>85.244</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C115[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s36/F</td>
</tr>
<tr>
<td>86.418</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C112[2][B]</td>
<td>isp_inst/awb_top_inst/n350_s16/I2</td>
</tr>
<tr>
<td>86.986</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R65C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s16/F</td>
</tr>
<tr>
<td>87.372</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C112[2][B]</td>
<td>isp_inst/awb_top_inst/n350_s7/I0</td>
</tr>
<tr>
<td>87.661</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R68C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s7/F</td>
</tr>
<tr>
<td>89.139</td>
<td>1.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C110[0][B]</td>
<td>isp_inst/awb_top_inst/n350_s3/I0</td>
</tr>
<tr>
<td>89.647</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R65C110[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s3/F</td>
</tr>
<tr>
<td>89.862</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C109[0][A]</td>
<td>isp_inst/awb_top_inst/n350_s101/I3</td>
</tr>
<tr>
<td>90.151</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R65C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n350_s101/F</td>
</tr>
<tr>
<td>91.338</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C110[0][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_B_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.432</td>
<td>6.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C110[0][A]</td>
<td>isp_inst/awb_top_inst/gain_B_5_s0/CLK</td>
</tr>
<tr>
<td>17.368</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C110[0][A]</td>
<td>isp_inst/awb_top_inst/gain_B_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>67</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.205%; route: 6.732, 90.795%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 33.799, 40.273%; route: 49.743, 59.271%; tC2Q: 0.382, 0.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.183%; route: 6.749, 90.817%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-72.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>90.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_R_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.424</td>
<td>6.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[1][A]</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/CLK</td>
</tr>
<tr>
<td>7.807</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R41C118[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
</tr>
<tr>
<td>9.088</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C122[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s75/I1</td>
</tr>
<tr>
<td>9.667</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s75/F</td>
</tr>
<tr>
<td>10.221</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C128[0][B]</td>
<td>isp_inst/awb_top_inst/n324_s36/I2</td>
</tr>
<tr>
<td>10.788</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s36/F</td>
</tr>
<tr>
<td>11.759</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s108/I2</td>
</tr>
<tr>
<td>12.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s108/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][A]</td>
<td>isp_inst/awb_top_inst/n21_s87/I1</td>
</tr>
<tr>
<td>12.897</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s87/F</td>
</tr>
<tr>
<td>13.593</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C124[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s88/I0</td>
</tr>
<tr>
<td>13.882</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R49C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s88/F</td>
</tr>
<tr>
<td>14.686</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td>isp_inst/awb_top_inst/n21_s122/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s122/F</td>
</tr>
<tr>
<td>15.432</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s115/I1</td>
</tr>
<tr>
<td>16.011</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s115/F</td>
</tr>
<tr>
<td>16.394</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C124[3][A]</td>
<td>isp_inst/awb_top_inst/n21_s103/I2</td>
</tr>
<tr>
<td>16.968</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s103/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s120/I0</td>
</tr>
<tr>
<td>17.933</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C123[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s120/F</td>
</tr>
<tr>
<td>18.317</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td>isp_inst/awb_top_inst/n20_s121/I3</td>
</tr>
<tr>
<td>18.896</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s121/F</td>
</tr>
<tr>
<td>19.282</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s89/I2</td>
</tr>
<tr>
<td>19.861</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s89/F</td>
</tr>
<tr>
<td>20.434</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s117/I0</td>
</tr>
<tr>
<td>21.013</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s117/F</td>
</tr>
<tr>
<td>21.644</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C126[3][A]</td>
<td>isp_inst/awb_top_inst/n20_s118/I2</td>
</tr>
<tr>
<td>22.192</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C126[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s118/F</td>
</tr>
<tr>
<td>22.824</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[3][B]</td>
<td>isp_inst/awb_top_inst/n20_s113/I1</td>
</tr>
<tr>
<td>23.281</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C129[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s113/F</td>
</tr>
<tr>
<td>23.832</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C125[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s94/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R50C125[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s94/F</td>
</tr>
<tr>
<td>25.006</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[1][A]</td>
<td>isp_inst/awb_top_inst/n20_s102/I1</td>
</tr>
<tr>
<td>25.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s102/F</td>
</tr>
<tr>
<td>26.343</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s90/I0</td>
</tr>
<tr>
<td>26.851</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s90/F</td>
</tr>
<tr>
<td>27.004</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s76/I1</td>
</tr>
<tr>
<td>27.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C127[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s76/F</td>
</tr>
<tr>
<td>28.744</td>
<td>1.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s71/I0</td>
</tr>
<tr>
<td>29.033</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C130[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s71/F</td>
</tr>
<tr>
<td>29.427</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s76/I2</td>
</tr>
<tr>
<td>30.006</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C129[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s76/F</td>
</tr>
<tr>
<td>30.394</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s63/I1</td>
</tr>
<tr>
<td>30.973</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R47C130[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s63/F</td>
</tr>
<tr>
<td>31.438</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s55/I0</td>
</tr>
<tr>
<td>31.946</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s55/F</td>
</tr>
<tr>
<td>32.909</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s52/I0</td>
</tr>
<tr>
<td>33.488</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R45C129[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s52/F</td>
</tr>
<tr>
<td>34.456</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[1][B]</td>
<td>isp_inst/awb_top_inst/n22_s56/I0</td>
</tr>
<tr>
<td>34.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s56/F</td>
</tr>
<tr>
<td>35.926</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C125[0][A]</td>
<td>isp_inst/awb_top_inst/n22_s39/I2</td>
</tr>
<tr>
<td>36.493</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s39/F</td>
</tr>
<tr>
<td>37.196</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C129[3][A]</td>
<td>isp_inst/awb_top_inst/n22_s28/I2</td>
</tr>
<tr>
<td>37.514</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s28/F</td>
</tr>
<tr>
<td>38.774</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s113/I2</td>
</tr>
<tr>
<td>39.063</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s113/F</td>
</tr>
<tr>
<td>39.447</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s93/I2</td>
</tr>
<tr>
<td>40.026</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s93/F</td>
</tr>
<tr>
<td>40.388</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C124[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s82/I0</td>
</tr>
<tr>
<td>40.967</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R48C124[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s82/F</td>
</tr>
<tr>
<td>41.892</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s76/I0</td>
</tr>
<tr>
<td>42.471</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s76/F</td>
</tr>
<tr>
<td>43.734</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C119[3][B]</td>
<td>isp_inst/awb_top_inst/n23_s74/I0</td>
</tr>
<tr>
<td>44.053</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R51C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s74/F</td>
</tr>
<tr>
<td>45.327</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C128[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s79/I0</td>
</tr>
<tr>
<td>45.894</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R43C128[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s79/F</td>
</tr>
<tr>
<td>46.764</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[2][A]</td>
<td>isp_inst/awb_top_inst/n24_s62/I3</td>
</tr>
<tr>
<td>47.272</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s62/F</td>
</tr>
<tr>
<td>47.426</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s52/I2</td>
</tr>
<tr>
<td>48.004</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s52/F</td>
</tr>
<tr>
<td>48.759</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s49/I0</td>
</tr>
<tr>
<td>49.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s49/F</td>
</tr>
<tr>
<td>50.086</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s48/I0</td>
</tr>
<tr>
<td>50.653</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s48/F</td>
</tr>
<tr>
<td>51.783</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C123[0][A]</td>
<td>isp_inst/awb_top_inst/n25_s83/I2</td>
</tr>
<tr>
<td>52.291</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s83/F</td>
</tr>
<tr>
<td>53.216</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[1][A]</td>
<td>isp_inst/awb_top_inst/n25_s70/I3</td>
</tr>
<tr>
<td>53.794</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s70/F</td>
</tr>
<tr>
<td>54.551</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s62/I0</td>
</tr>
<tr>
<td>55.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s62/F</td>
</tr>
<tr>
<td>55.063</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[0][B]</td>
<td>isp_inst/awb_top_inst/n25_s59/I0</td>
</tr>
<tr>
<td>55.571</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s59/F</td>
</tr>
<tr>
<td>56.744</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s58/I0</td>
</tr>
<tr>
<td>57.252</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R44C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s58/F</td>
</tr>
<tr>
<td>58.179</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C123[0][A]</td>
<td>isp_inst/awb_top_inst/n26_s42/I2</td>
</tr>
<tr>
<td>58.468</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s42/F</td>
</tr>
<tr>
<td>59.596</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C126[2][B]</td>
<td>isp_inst/awb_top_inst/n26_s27/I0</td>
</tr>
<tr>
<td>60.163</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R43C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s27/F</td>
</tr>
<tr>
<td>60.758</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C122[1][B]</td>
<td>isp_inst/awb_top_inst/n26_s21/I0</td>
</tr>
<tr>
<td>61.266</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R43C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s21/F</td>
</tr>
<tr>
<td>62.407</td>
<td>1.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C120[2][A]</td>
<td>isp_inst/awb_top_inst/n26_s19/I0</td>
</tr>
<tr>
<td>62.914</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C120[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s19/F</td>
</tr>
<tr>
<td>64.093</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C123[0][B]</td>
<td>isp_inst/awb_top_inst/n26_s87/I1</td>
</tr>
<tr>
<td>64.661</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s87/F</td>
</tr>
<tr>
<td>65.449</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C123[1][B]</td>
<td>isp_inst/awb_top_inst/n27_s73/I0</td>
</tr>
<tr>
<td>66.017</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R48C123[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s73/F</td>
</tr>
<tr>
<td>66.938</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C124[3][A]</td>
<td>isp_inst/awb_top_inst/n27_s61/I1</td>
</tr>
<tr>
<td>67.257</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R42C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s61/F</td>
</tr>
<tr>
<td>68.154</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C118[1][B]</td>
<td>isp_inst/awb_top_inst/n27_s57/I0</td>
</tr>
<tr>
<td>68.443</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C118[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s57/F</td>
</tr>
<tr>
<td>69.346</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C116[2][B]</td>
<td>isp_inst/awb_top_inst/n324_s76/I0</td>
</tr>
<tr>
<td>69.853</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C116[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s76/F</td>
</tr>
<tr>
<td>70.688</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C122[2][A]</td>
<td>isp_inst/awb_top_inst/n324_s48/I0</td>
</tr>
<tr>
<td>71.196</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C122[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s48/F</td>
</tr>
<tr>
<td>72.114</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][B]</td>
<td>isp_inst/awb_top_inst/n324_s119/I2</td>
</tr>
<tr>
<td>72.682</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s119/F</td>
</tr>
<tr>
<td>73.066</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[3][A]</td>
<td>isp_inst/awb_top_inst/n324_s9/I1</td>
</tr>
<tr>
<td>73.522</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s9/F</td>
</tr>
<tr>
<td>75.114</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td>isp_inst/awb_top_inst/n325_s78/I1</td>
</tr>
<tr>
<td>75.693</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R50C111[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s78/F</td>
</tr>
<tr>
<td>75.873</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][A]</td>
<td>isp_inst/awb_top_inst/n324_s1/I1</td>
</tr>
<tr>
<td>76.162</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R51C111[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s1/F</td>
</tr>
<tr>
<td>77.771</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C124[2][B]</td>
<td>isp_inst/awb_top_inst/n325_s40/I2</td>
</tr>
<tr>
<td>78.349</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s40/F</td>
</tr>
<tr>
<td>79.858</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[2][B]</td>
<td>isp_inst/awb_top_inst/n325_s16/I0</td>
</tr>
<tr>
<td>80.366</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C113[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s16/F</td>
</tr>
<tr>
<td>80.368</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[1][A]</td>
<td>isp_inst/awb_top_inst/n325_s5/I2</td>
</tr>
<tr>
<td>80.947</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R49C113[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s5/F</td>
</tr>
<tr>
<td>82.057</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C109[0][A]</td>
<td>isp_inst/awb_top_inst/n325_s2/I1</td>
</tr>
<tr>
<td>82.624</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R44C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s2/F</td>
</tr>
<tr>
<td>83.559</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C109[1][A]</td>
<td>isp_inst/awb_top_inst/n326_s49/I0</td>
</tr>
<tr>
<td>84.138</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R49C109[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s49/F</td>
</tr>
<tr>
<td>85.152</td>
<td>1.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C112[0][B]</td>
<td>isp_inst/awb_top_inst/n326_s28/I2</td>
</tr>
<tr>
<td>85.659</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R45C112[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s28/F</td>
</tr>
<tr>
<td>86.381</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C109[0][A]</td>
<td>isp_inst/awb_top_inst/n326_s8/I3</td>
</tr>
<tr>
<td>86.888</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s8/F</td>
</tr>
<tr>
<td>87.307</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C111[0][A]</td>
<td>isp_inst/awb_top_inst/n326_s2/I3</td>
</tr>
<tr>
<td>87.886</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R44C111[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s2/F</td>
</tr>
<tr>
<td>88.822</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C112[0][A]</td>
<td>isp_inst/awb_top_inst/n326_s1/I0</td>
</tr>
<tr>
<td>89.111</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R53C112[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n326_s1/F</td>
</tr>
<tr>
<td>90.156</td>
<td>1.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C117[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_R_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.405</td>
<td>6.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C117[1][A]</td>
<td>isp_inst/awb_top_inst/gain_R_5_s0/CLK</td>
</tr>
<tr>
<td>17.341</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C117[1][A]</td>
<td>isp_inst/awb_top_inst/gain_R_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>65</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.193%; route: 6.742, 90.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 32.729, 39.560%; route: 49.620, 59.977%; tC2Q: 0.382, 0.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.217%; route: 6.722, 90.783%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-68.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_B_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.414</td>
<td>6.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C117[0][B]</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/CLK</td>
</tr>
<tr>
<td>7.797</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R63C117[0][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
</tr>
<tr>
<td>9.394</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C120[0][A]</td>
<td>isp_inst/awb_top_inst/n45_s99/I1</td>
</tr>
<tr>
<td>9.962</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R57C120[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s99/F</td>
</tr>
<tr>
<td>11.144</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C125[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s133/I1</td>
</tr>
<tr>
<td>11.712</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s133/F</td>
</tr>
<tr>
<td>12.466</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s187/I3</td>
</tr>
<tr>
<td>13.039</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s187/F</td>
</tr>
<tr>
<td>13.734</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[0][B]</td>
<td>isp_inst/awb_top_inst/n44_s211/I3</td>
</tr>
<tr>
<td>14.313</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s211/F</td>
</tr>
<tr>
<td>14.467</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s221/I2</td>
</tr>
<tr>
<td>15.014</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s221/F</td>
</tr>
<tr>
<td>15.187</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s202/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s202/F</td>
</tr>
<tr>
<td>16.078</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s185/I2</td>
</tr>
<tr>
<td>16.652</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C126[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s185/F</td>
</tr>
<tr>
<td>16.659</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s209/I1</td>
</tr>
<tr>
<td>17.238</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s209/F</td>
</tr>
<tr>
<td>17.828</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C122[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s191/I2</td>
</tr>
<tr>
<td>18.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s191/F</td>
</tr>
<tr>
<td>18.959</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s174/I2</td>
</tr>
<tr>
<td>19.467</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s174/F</td>
</tr>
<tr>
<td>19.889</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C126[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s142/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s142/F</td>
</tr>
<tr>
<td>20.912</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s171/I1</td>
</tr>
<tr>
<td>21.231</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R58C127[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s171/F</td>
</tr>
<tr>
<td>22.173</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s136/I1</td>
</tr>
<tr>
<td>22.752</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R63C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s136/F</td>
</tr>
<tr>
<td>23.471</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C120[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s103/I3</td>
</tr>
<tr>
<td>24.038</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R65C120[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s103/F</td>
</tr>
<tr>
<td>25.163</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s82/I0</td>
</tr>
<tr>
<td>25.452</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C122[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s82/F</td>
</tr>
<tr>
<td>25.836</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s125/I3</td>
</tr>
<tr>
<td>26.124</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s125/F</td>
</tr>
<tr>
<td>26.696</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s98/I3</td>
</tr>
<tr>
<td>27.152</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s98/F</td>
</tr>
<tr>
<td>27.332</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s108/I1</td>
</tr>
<tr>
<td>27.899</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s108/F</td>
</tr>
<tr>
<td>28.464</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s90/I1</td>
</tr>
<tr>
<td>29.032</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s90/F</td>
</tr>
<tr>
<td>29.778</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td>isp_inst/awb_top_inst/n44_s75/I2</td>
</tr>
<tr>
<td>30.346</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s75/F</td>
</tr>
<tr>
<td>30.348</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s70/I3</td>
</tr>
<tr>
<td>30.856</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C119[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s70/F</td>
</tr>
<tr>
<td>31.641</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C122[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s75/I0</td>
</tr>
<tr>
<td>32.148</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C122[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s75/F</td>
</tr>
<tr>
<td>32.323</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s62/I3</td>
</tr>
<tr>
<td>32.891</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C121[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s62/F</td>
</tr>
<tr>
<td>33.462</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s55/I0</td>
</tr>
<tr>
<td>34.036</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C119[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s55/F</td>
</tr>
<tr>
<td>34.568</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C121[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s52/I0</td>
</tr>
<tr>
<td>35.142</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C121[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s52/F</td>
</tr>
<tr>
<td>35.953</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s51/I0</td>
</tr>
<tr>
<td>36.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R58C120[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s51/F</td>
</tr>
<tr>
<td>37.181</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s30/I0</td>
</tr>
<tr>
<td>37.688</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s30/F</td>
</tr>
<tr>
<td>38.751</td>
<td>1.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td>isp_inst/awb_top_inst/n46_s29/I0</td>
</tr>
<tr>
<td>39.298</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s29/F</td>
</tr>
<tr>
<td>39.301</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[2][B]</td>
<td>isp_inst/awb_top_inst/n46_s24/I3</td>
</tr>
<tr>
<td>39.879</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R63C128[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s24/F</td>
</tr>
<tr>
<td>40.612</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s85/I0</td>
</tr>
<tr>
<td>41.119</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C124[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s85/F</td>
</tr>
<tr>
<td>42.268</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C129[3][A]</td>
<td>isp_inst/awb_top_inst/n47_s97/I1</td>
</tr>
<tr>
<td>42.842</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s97/F</td>
</tr>
<tr>
<td>43.228</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[1][A]</td>
<td>isp_inst/awb_top_inst/n47_s82/I3</td>
</tr>
<tr>
<td>43.736</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C129[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s82/F</td>
</tr>
<tr>
<td>43.911</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s106/I0</td>
</tr>
<tr>
<td>44.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s106/F</td>
</tr>
<tr>
<td>44.914</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s93/I0</td>
</tr>
<tr>
<td>45.482</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C129[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s93/F</td>
</tr>
<tr>
<td>46.619</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s73/I2</td>
</tr>
<tr>
<td>47.198</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s73/F</td>
</tr>
<tr>
<td>48.119</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s57/I1</td>
</tr>
<tr>
<td>48.627</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s57/F</td>
</tr>
<tr>
<td>49.092</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[2][B]</td>
<td>isp_inst/awb_top_inst/n49_s105/I0</td>
</tr>
<tr>
<td>49.659</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R56C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s105/F</td>
</tr>
<tr>
<td>50.199</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td>isp_inst/awb_top_inst/n49_s99/I0</td>
</tr>
<tr>
<td>50.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s99/F</td>
</tr>
<tr>
<td>51.211</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td>isp_inst/awb_top_inst/n49_s78/I3</td>
</tr>
<tr>
<td>51.667</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C125[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s78/F</td>
</tr>
<tr>
<td>53.088</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s63/I2</td>
</tr>
<tr>
<td>53.377</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C130[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s63/F</td>
</tr>
<tr>
<td>54.542</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s59/I0</td>
</tr>
<tr>
<td>55.121</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R58C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s59/F</td>
</tr>
<tr>
<td>55.553</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C124[2][A]</td>
<td>isp_inst/awb_top_inst/n49_s58/I0</td>
</tr>
<tr>
<td>56.121</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R58C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s58/F</td>
</tr>
<tr>
<td>58.294</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s63/I0</td>
</tr>
<tr>
<td>58.842</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C130[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s63/F</td>
</tr>
<tr>
<td>60.009</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td>isp_inst/awb_top_inst/n50_s42/I3</td>
</tr>
<tr>
<td>60.517</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s42/F</td>
</tr>
<tr>
<td>60.519</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[1][B]</td>
<td>isp_inst/awb_top_inst/n50_s26/I3</td>
</tr>
<tr>
<td>61.027</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s26/F</td>
</tr>
<tr>
<td>61.816</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s19/I0</td>
</tr>
<tr>
<td>62.363</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s19/F</td>
</tr>
<tr>
<td>64.319</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>isp_inst/awb_top_inst/n51_s109/I2</td>
</tr>
<tr>
<td>64.887</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s109/F</td>
</tr>
<tr>
<td>64.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s89/I0</td>
</tr>
<tr>
<td>65.457</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s89/F</td>
</tr>
<tr>
<td>66.837</td>
<td>1.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[1][B]</td>
<td>isp_inst/awb_top_inst/n51_s73/I0</td>
</tr>
<tr>
<td>67.404</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s73/F</td>
</tr>
<tr>
<td>67.796</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C125[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s61/I3</td>
</tr>
<tr>
<td>68.363</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s61/F</td>
</tr>
<tr>
<td>68.541</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C124[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s57/I1</td>
</tr>
<tr>
<td>69.119</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R67C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s57/F</td>
</tr>
<tr>
<td>70.232</td>
<td>1.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C126[1][A]</td>
<td>isp_inst/awb_top_inst/n51_s56/I0</td>
</tr>
<tr>
<td>70.739</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C126[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s56/F</td>
</tr>
<tr>
<td>72.209</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C119[0][B]</td>
<td>isp_inst/awb_top_inst/n348_s45/I1</td>
</tr>
<tr>
<td>72.788</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C119[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s45/F</td>
</tr>
<tr>
<td>73.898</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C113[2][A]</td>
<td>isp_inst/awb_top_inst/n348_s21/I2</td>
</tr>
<tr>
<td>74.466</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C113[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s21/F</td>
</tr>
<tr>
<td>74.849</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C114[0][A]</td>
<td>isp_inst/awb_top_inst/n348_s9/I1</td>
</tr>
<tr>
<td>75.428</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C114[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s9/F</td>
</tr>
<tr>
<td>76.138</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C119[2][B]</td>
<td>isp_inst/awb_top_inst/n348_s3/I2</td>
</tr>
<tr>
<td>76.427</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R66C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s3/F</td>
</tr>
<tr>
<td>78.602</td>
<td>2.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C114[0][A]</td>
<td>isp_inst/awb_top_inst/n349_s37/I1</td>
</tr>
<tr>
<td>79.181</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R65C114[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s37/F</td>
</tr>
<tr>
<td>80.689</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[1][A]</td>
<td>isp_inst/awb_top_inst/n349_s38/I1</td>
</tr>
<tr>
<td>81.268</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C109[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s38/F</td>
</tr>
<tr>
<td>81.482</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C109[2][B]</td>
<td>isp_inst/awb_top_inst/n349_s15/I2</td>
</tr>
<tr>
<td>81.989</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C109[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s15/F</td>
</tr>
<tr>
<td>82.661</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C112[2][B]</td>
<td>isp_inst/awb_top_inst/n349_s5/I0</td>
</tr>
<tr>
<td>83.239</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C112[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s5/F</td>
</tr>
<tr>
<td>83.412</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C111[0][B]</td>
<td>isp_inst/awb_top_inst/n349_s1/I3</td>
</tr>
<tr>
<td>83.701</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R63C111[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n349_s1/F</td>
</tr>
<tr>
<td>85.372</td>
<td>1.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C111[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_B_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>6.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C111[1][A]</td>
<td>isp_inst/awb_top_inst/gain_B_6_s0/CLK</td>
</tr>
<tr>
<td>17.359</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C111[1][A]</td>
<td>isp_inst/awb_top_inst/gain_B_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>62</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.205%; route: 6.732, 90.795%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 31.579, 40.508%; route: 45.996, 59.002%; tC2Q: 0.382, 0.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.195%; route: 6.740, 90.805%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-67.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>85.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_R_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.424</td>
<td>6.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[1][A]</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/CLK</td>
</tr>
<tr>
<td>7.807</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R41C118[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
</tr>
<tr>
<td>9.088</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C122[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s75/I1</td>
</tr>
<tr>
<td>9.667</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s75/F</td>
</tr>
<tr>
<td>10.221</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C128[0][B]</td>
<td>isp_inst/awb_top_inst/n324_s36/I2</td>
</tr>
<tr>
<td>10.788</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s36/F</td>
</tr>
<tr>
<td>11.759</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s108/I2</td>
</tr>
<tr>
<td>12.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s108/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][A]</td>
<td>isp_inst/awb_top_inst/n21_s87/I1</td>
</tr>
<tr>
<td>12.897</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s87/F</td>
</tr>
<tr>
<td>13.593</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C124[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s88/I0</td>
</tr>
<tr>
<td>13.882</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R49C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s88/F</td>
</tr>
<tr>
<td>14.686</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td>isp_inst/awb_top_inst/n21_s122/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s122/F</td>
</tr>
<tr>
<td>15.432</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s115/I1</td>
</tr>
<tr>
<td>16.011</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s115/F</td>
</tr>
<tr>
<td>16.394</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C124[3][A]</td>
<td>isp_inst/awb_top_inst/n21_s103/I2</td>
</tr>
<tr>
<td>16.968</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s103/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s120/I0</td>
</tr>
<tr>
<td>17.933</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C123[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s120/F</td>
</tr>
<tr>
<td>18.317</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td>isp_inst/awb_top_inst/n20_s121/I3</td>
</tr>
<tr>
<td>18.896</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s121/F</td>
</tr>
<tr>
<td>19.282</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s89/I2</td>
</tr>
<tr>
<td>19.861</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s89/F</td>
</tr>
<tr>
<td>20.434</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s117/I0</td>
</tr>
<tr>
<td>21.013</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s117/F</td>
</tr>
<tr>
<td>21.644</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C126[3][A]</td>
<td>isp_inst/awb_top_inst/n20_s118/I2</td>
</tr>
<tr>
<td>22.192</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C126[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s118/F</td>
</tr>
<tr>
<td>22.824</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[3][B]</td>
<td>isp_inst/awb_top_inst/n20_s113/I1</td>
</tr>
<tr>
<td>23.281</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C129[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s113/F</td>
</tr>
<tr>
<td>23.832</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C125[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s94/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R50C125[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s94/F</td>
</tr>
<tr>
<td>25.006</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[1][A]</td>
<td>isp_inst/awb_top_inst/n20_s102/I1</td>
</tr>
<tr>
<td>25.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s102/F</td>
</tr>
<tr>
<td>26.343</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s90/I0</td>
</tr>
<tr>
<td>26.851</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s90/F</td>
</tr>
<tr>
<td>27.004</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s76/I1</td>
</tr>
<tr>
<td>27.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C127[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s76/F</td>
</tr>
<tr>
<td>28.744</td>
<td>1.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s71/I0</td>
</tr>
<tr>
<td>29.033</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C130[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s71/F</td>
</tr>
<tr>
<td>29.427</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s76/I2</td>
</tr>
<tr>
<td>30.006</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C129[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s76/F</td>
</tr>
<tr>
<td>30.394</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s63/I1</td>
</tr>
<tr>
<td>30.973</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R47C130[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s63/F</td>
</tr>
<tr>
<td>31.438</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s55/I0</td>
</tr>
<tr>
<td>31.946</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s55/F</td>
</tr>
<tr>
<td>32.909</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s52/I0</td>
</tr>
<tr>
<td>33.488</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R45C129[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s52/F</td>
</tr>
<tr>
<td>34.456</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[1][B]</td>
<td>isp_inst/awb_top_inst/n22_s56/I0</td>
</tr>
<tr>
<td>34.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s56/F</td>
</tr>
<tr>
<td>35.926</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C125[0][A]</td>
<td>isp_inst/awb_top_inst/n22_s39/I2</td>
</tr>
<tr>
<td>36.493</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s39/F</td>
</tr>
<tr>
<td>37.196</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C129[3][A]</td>
<td>isp_inst/awb_top_inst/n22_s28/I2</td>
</tr>
<tr>
<td>37.514</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s28/F</td>
</tr>
<tr>
<td>38.774</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s113/I2</td>
</tr>
<tr>
<td>39.063</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s113/F</td>
</tr>
<tr>
<td>39.447</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s93/I2</td>
</tr>
<tr>
<td>40.026</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s93/F</td>
</tr>
<tr>
<td>40.388</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C124[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s82/I0</td>
</tr>
<tr>
<td>40.967</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R48C124[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s82/F</td>
</tr>
<tr>
<td>41.892</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s76/I0</td>
</tr>
<tr>
<td>42.471</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s76/F</td>
</tr>
<tr>
<td>43.734</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C119[3][B]</td>
<td>isp_inst/awb_top_inst/n23_s74/I0</td>
</tr>
<tr>
<td>44.053</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R51C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s74/F</td>
</tr>
<tr>
<td>45.327</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C128[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s79/I0</td>
</tr>
<tr>
<td>45.894</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R43C128[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s79/F</td>
</tr>
<tr>
<td>46.764</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[2][A]</td>
<td>isp_inst/awb_top_inst/n24_s62/I3</td>
</tr>
<tr>
<td>47.272</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s62/F</td>
</tr>
<tr>
<td>47.426</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s52/I2</td>
</tr>
<tr>
<td>48.004</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s52/F</td>
</tr>
<tr>
<td>48.759</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s49/I0</td>
</tr>
<tr>
<td>49.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s49/F</td>
</tr>
<tr>
<td>50.086</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s48/I0</td>
</tr>
<tr>
<td>50.653</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s48/F</td>
</tr>
<tr>
<td>51.783</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C123[0][A]</td>
<td>isp_inst/awb_top_inst/n25_s83/I2</td>
</tr>
<tr>
<td>52.291</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s83/F</td>
</tr>
<tr>
<td>53.216</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[1][A]</td>
<td>isp_inst/awb_top_inst/n25_s70/I3</td>
</tr>
<tr>
<td>53.794</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s70/F</td>
</tr>
<tr>
<td>54.551</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s62/I0</td>
</tr>
<tr>
<td>55.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s62/F</td>
</tr>
<tr>
<td>55.063</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[0][B]</td>
<td>isp_inst/awb_top_inst/n25_s59/I0</td>
</tr>
<tr>
<td>55.571</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s59/F</td>
</tr>
<tr>
<td>56.744</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s58/I0</td>
</tr>
<tr>
<td>57.252</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R44C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s58/F</td>
</tr>
<tr>
<td>58.179</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C123[0][A]</td>
<td>isp_inst/awb_top_inst/n26_s42/I2</td>
</tr>
<tr>
<td>58.468</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s42/F</td>
</tr>
<tr>
<td>59.596</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C126[2][B]</td>
<td>isp_inst/awb_top_inst/n26_s27/I0</td>
</tr>
<tr>
<td>60.163</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R43C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s27/F</td>
</tr>
<tr>
<td>60.758</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C122[1][B]</td>
<td>isp_inst/awb_top_inst/n26_s21/I0</td>
</tr>
<tr>
<td>61.266</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R43C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s21/F</td>
</tr>
<tr>
<td>62.407</td>
<td>1.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C120[2][A]</td>
<td>isp_inst/awb_top_inst/n26_s19/I0</td>
</tr>
<tr>
<td>62.914</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C120[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s19/F</td>
</tr>
<tr>
<td>64.093</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C123[0][B]</td>
<td>isp_inst/awb_top_inst/n26_s87/I1</td>
</tr>
<tr>
<td>64.661</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s87/F</td>
</tr>
<tr>
<td>65.449</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C123[1][B]</td>
<td>isp_inst/awb_top_inst/n27_s73/I0</td>
</tr>
<tr>
<td>66.017</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R48C123[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s73/F</td>
</tr>
<tr>
<td>66.938</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C124[3][A]</td>
<td>isp_inst/awb_top_inst/n27_s61/I1</td>
</tr>
<tr>
<td>67.257</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R42C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s61/F</td>
</tr>
<tr>
<td>68.154</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C118[1][B]</td>
<td>isp_inst/awb_top_inst/n27_s57/I0</td>
</tr>
<tr>
<td>68.443</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C118[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s57/F</td>
</tr>
<tr>
<td>69.346</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C116[2][B]</td>
<td>isp_inst/awb_top_inst/n324_s76/I0</td>
</tr>
<tr>
<td>69.853</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C116[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s76/F</td>
</tr>
<tr>
<td>70.688</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C122[2][A]</td>
<td>isp_inst/awb_top_inst/n324_s48/I0</td>
</tr>
<tr>
<td>71.196</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C122[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s48/F</td>
</tr>
<tr>
<td>72.114</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][B]</td>
<td>isp_inst/awb_top_inst/n324_s119/I2</td>
</tr>
<tr>
<td>72.682</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s119/F</td>
</tr>
<tr>
<td>73.066</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[3][A]</td>
<td>isp_inst/awb_top_inst/n324_s9/I1</td>
</tr>
<tr>
<td>73.522</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s9/F</td>
</tr>
<tr>
<td>75.114</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td>isp_inst/awb_top_inst/n325_s78/I1</td>
</tr>
<tr>
<td>75.693</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R50C111[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s78/F</td>
</tr>
<tr>
<td>75.873</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][A]</td>
<td>isp_inst/awb_top_inst/n324_s1/I1</td>
</tr>
<tr>
<td>76.162</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R51C111[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s1/F</td>
</tr>
<tr>
<td>77.771</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C124[2][B]</td>
<td>isp_inst/awb_top_inst/n325_s40/I2</td>
</tr>
<tr>
<td>78.349</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s40/F</td>
</tr>
<tr>
<td>79.858</td>
<td>1.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[2][B]</td>
<td>isp_inst/awb_top_inst/n325_s16/I0</td>
</tr>
<tr>
<td>80.366</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C113[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s16/F</td>
</tr>
<tr>
<td>80.368</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[1][A]</td>
<td>isp_inst/awb_top_inst/n325_s5/I2</td>
</tr>
<tr>
<td>80.947</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R49C113[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s5/F</td>
</tr>
<tr>
<td>82.057</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C109[0][A]</td>
<td>isp_inst/awb_top_inst/n325_s2/I1</td>
</tr>
<tr>
<td>82.624</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R44C109[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s2/F</td>
</tr>
<tr>
<td>84.767</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[1][B]</td>
<td>isp_inst/awb_top_inst/n325_s111/I2</td>
</tr>
<tr>
<td>85.056</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s111/F</td>
</tr>
<tr>
<td>85.056</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[1][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_R_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.401</td>
<td>6.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[1][B]</td>
<td>isp_inst/awb_top_inst/gain_R_6_s2/CLK</td>
</tr>
<tr>
<td>17.337</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C121[1][B]</td>
<td>isp_inst/awb_top_inst/gain_R_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>61</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.193%; route: 6.742, 90.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 30.556, 39.361%; route: 46.692, 60.147%; tC2Q: 0.382, 0.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.221%; route: 6.719, 90.779%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-63.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>80.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_B_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.414</td>
<td>6.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C117[0][B]</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/CLK</td>
</tr>
<tr>
<td>7.797</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R63C117[0][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
</tr>
<tr>
<td>9.394</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C120[0][A]</td>
<td>isp_inst/awb_top_inst/n45_s99/I1</td>
</tr>
<tr>
<td>9.962</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R57C120[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s99/F</td>
</tr>
<tr>
<td>11.144</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C125[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s133/I1</td>
</tr>
<tr>
<td>11.712</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s133/F</td>
</tr>
<tr>
<td>12.466</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s187/I3</td>
</tr>
<tr>
<td>13.039</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s187/F</td>
</tr>
<tr>
<td>13.734</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[0][B]</td>
<td>isp_inst/awb_top_inst/n44_s211/I3</td>
</tr>
<tr>
<td>14.313</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s211/F</td>
</tr>
<tr>
<td>14.467</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s221/I2</td>
</tr>
<tr>
<td>15.014</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s221/F</td>
</tr>
<tr>
<td>15.187</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s202/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s202/F</td>
</tr>
<tr>
<td>16.078</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s185/I2</td>
</tr>
<tr>
<td>16.652</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C126[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s185/F</td>
</tr>
<tr>
<td>16.659</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s209/I1</td>
</tr>
<tr>
<td>17.238</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s209/F</td>
</tr>
<tr>
<td>17.828</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C122[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s191/I2</td>
</tr>
<tr>
<td>18.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s191/F</td>
</tr>
<tr>
<td>18.959</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s174/I2</td>
</tr>
<tr>
<td>19.467</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s174/F</td>
</tr>
<tr>
<td>19.889</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C126[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s142/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s142/F</td>
</tr>
<tr>
<td>20.912</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s171/I1</td>
</tr>
<tr>
<td>21.231</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R58C127[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s171/F</td>
</tr>
<tr>
<td>22.173</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s136/I1</td>
</tr>
<tr>
<td>22.752</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R63C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s136/F</td>
</tr>
<tr>
<td>23.471</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C120[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s103/I3</td>
</tr>
<tr>
<td>24.038</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R65C120[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s103/F</td>
</tr>
<tr>
<td>25.163</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s82/I0</td>
</tr>
<tr>
<td>25.452</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C122[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s82/F</td>
</tr>
<tr>
<td>25.836</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s125/I3</td>
</tr>
<tr>
<td>26.124</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s125/F</td>
</tr>
<tr>
<td>26.696</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s98/I3</td>
</tr>
<tr>
<td>27.152</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s98/F</td>
</tr>
<tr>
<td>27.332</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s108/I1</td>
</tr>
<tr>
<td>27.899</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s108/F</td>
</tr>
<tr>
<td>28.464</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s90/I1</td>
</tr>
<tr>
<td>29.032</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s90/F</td>
</tr>
<tr>
<td>29.778</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td>isp_inst/awb_top_inst/n44_s75/I2</td>
</tr>
<tr>
<td>30.346</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s75/F</td>
</tr>
<tr>
<td>30.348</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s70/I3</td>
</tr>
<tr>
<td>30.856</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C119[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s70/F</td>
</tr>
<tr>
<td>31.641</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C122[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s75/I0</td>
</tr>
<tr>
<td>32.148</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C122[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s75/F</td>
</tr>
<tr>
<td>32.323</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s62/I3</td>
</tr>
<tr>
<td>32.891</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C121[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s62/F</td>
</tr>
<tr>
<td>33.462</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s55/I0</td>
</tr>
<tr>
<td>34.036</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C119[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s55/F</td>
</tr>
<tr>
<td>34.568</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C121[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s52/I0</td>
</tr>
<tr>
<td>35.142</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C121[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s52/F</td>
</tr>
<tr>
<td>35.953</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s51/I0</td>
</tr>
<tr>
<td>36.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R58C120[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s51/F</td>
</tr>
<tr>
<td>37.181</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s30/I0</td>
</tr>
<tr>
<td>37.688</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s30/F</td>
</tr>
<tr>
<td>38.751</td>
<td>1.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td>isp_inst/awb_top_inst/n46_s29/I0</td>
</tr>
<tr>
<td>39.298</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s29/F</td>
</tr>
<tr>
<td>39.301</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[2][B]</td>
<td>isp_inst/awb_top_inst/n46_s24/I3</td>
</tr>
<tr>
<td>39.879</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R63C128[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s24/F</td>
</tr>
<tr>
<td>40.612</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s85/I0</td>
</tr>
<tr>
<td>41.119</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C124[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s85/F</td>
</tr>
<tr>
<td>42.268</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C129[3][A]</td>
<td>isp_inst/awb_top_inst/n47_s97/I1</td>
</tr>
<tr>
<td>42.842</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s97/F</td>
</tr>
<tr>
<td>43.228</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[1][A]</td>
<td>isp_inst/awb_top_inst/n47_s82/I3</td>
</tr>
<tr>
<td>43.736</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C129[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s82/F</td>
</tr>
<tr>
<td>43.911</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s106/I0</td>
</tr>
<tr>
<td>44.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s106/F</td>
</tr>
<tr>
<td>44.914</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s93/I0</td>
</tr>
<tr>
<td>45.482</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C129[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s93/F</td>
</tr>
<tr>
<td>46.619</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s73/I2</td>
</tr>
<tr>
<td>47.198</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s73/F</td>
</tr>
<tr>
<td>48.119</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s57/I1</td>
</tr>
<tr>
<td>48.627</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s57/F</td>
</tr>
<tr>
<td>49.092</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[2][B]</td>
<td>isp_inst/awb_top_inst/n49_s105/I0</td>
</tr>
<tr>
<td>49.659</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R56C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s105/F</td>
</tr>
<tr>
<td>50.199</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td>isp_inst/awb_top_inst/n49_s99/I0</td>
</tr>
<tr>
<td>50.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s99/F</td>
</tr>
<tr>
<td>51.211</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td>isp_inst/awb_top_inst/n49_s78/I3</td>
</tr>
<tr>
<td>51.667</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C125[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s78/F</td>
</tr>
<tr>
<td>53.088</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s63/I2</td>
</tr>
<tr>
<td>53.377</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C130[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s63/F</td>
</tr>
<tr>
<td>54.542</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s59/I0</td>
</tr>
<tr>
<td>55.121</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R58C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s59/F</td>
</tr>
<tr>
<td>55.553</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C124[2][A]</td>
<td>isp_inst/awb_top_inst/n49_s58/I0</td>
</tr>
<tr>
<td>56.121</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R58C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s58/F</td>
</tr>
<tr>
<td>58.294</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s63/I0</td>
</tr>
<tr>
<td>58.842</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C130[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s63/F</td>
</tr>
<tr>
<td>60.009</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td>isp_inst/awb_top_inst/n50_s42/I3</td>
</tr>
<tr>
<td>60.517</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s42/F</td>
</tr>
<tr>
<td>60.519</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[1][B]</td>
<td>isp_inst/awb_top_inst/n50_s26/I3</td>
</tr>
<tr>
<td>61.027</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s26/F</td>
</tr>
<tr>
<td>61.816</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s19/I0</td>
</tr>
<tr>
<td>62.363</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s19/F</td>
</tr>
<tr>
<td>64.319</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>isp_inst/awb_top_inst/n51_s109/I2</td>
</tr>
<tr>
<td>64.887</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s109/F</td>
</tr>
<tr>
<td>64.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s89/I0</td>
</tr>
<tr>
<td>65.457</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s89/F</td>
</tr>
<tr>
<td>66.837</td>
<td>1.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[1][B]</td>
<td>isp_inst/awb_top_inst/n51_s73/I0</td>
</tr>
<tr>
<td>67.404</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s73/F</td>
</tr>
<tr>
<td>67.796</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C125[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s61/I3</td>
</tr>
<tr>
<td>68.363</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s61/F</td>
</tr>
<tr>
<td>68.541</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C124[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s57/I1</td>
</tr>
<tr>
<td>69.119</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R67C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s57/F</td>
</tr>
<tr>
<td>70.232</td>
<td>1.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C126[1][A]</td>
<td>isp_inst/awb_top_inst/n51_s56/I0</td>
</tr>
<tr>
<td>70.739</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C126[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s56/F</td>
</tr>
<tr>
<td>72.209</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C119[0][B]</td>
<td>isp_inst/awb_top_inst/n348_s45/I1</td>
</tr>
<tr>
<td>72.788</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C119[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s45/F</td>
</tr>
<tr>
<td>73.898</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C113[2][A]</td>
<td>isp_inst/awb_top_inst/n348_s21/I2</td>
</tr>
<tr>
<td>74.466</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C113[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s21/F</td>
</tr>
<tr>
<td>74.849</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C114[0][A]</td>
<td>isp_inst/awb_top_inst/n348_s9/I1</td>
</tr>
<tr>
<td>75.428</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R67C114[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s9/F</td>
</tr>
<tr>
<td>76.138</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C119[2][B]</td>
<td>isp_inst/awb_top_inst/n348_s3/I2</td>
</tr>
<tr>
<td>76.427</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R66C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s3/F</td>
</tr>
<tr>
<td>80.079</td>
<td>3.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C111[0][B]</td>
<td>isp_inst/awb_top_inst/n348_s103/I3</td>
</tr>
<tr>
<td>80.587</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C111[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n348_s103/F</td>
</tr>
<tr>
<td>80.587</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C111[0][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_B_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.417</td>
<td>6.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C111[0][B]</td>
<td>isp_inst/awb_top_inst/gain_B_7_s2/CLK</td>
</tr>
<tr>
<td>17.354</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C111[0][B]</td>
<td>isp_inst/awb_top_inst/gain_B_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>58</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.205%; route: 6.732, 90.795%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 29.554, 40.389%; route: 43.236, 59.088%; tC2Q: 0.382, 0.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.201%; route: 6.735, 90.799%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-60.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>78.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_R_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.424</td>
<td>6.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[1][A]</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/CLK</td>
</tr>
<tr>
<td>7.807</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R41C118[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
</tr>
<tr>
<td>9.088</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C122[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s75/I1</td>
</tr>
<tr>
<td>9.667</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s75/F</td>
</tr>
<tr>
<td>10.221</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C128[0][B]</td>
<td>isp_inst/awb_top_inst/n324_s36/I2</td>
</tr>
<tr>
<td>10.788</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s36/F</td>
</tr>
<tr>
<td>11.759</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s108/I2</td>
</tr>
<tr>
<td>12.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s108/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][A]</td>
<td>isp_inst/awb_top_inst/n21_s87/I1</td>
</tr>
<tr>
<td>12.897</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s87/F</td>
</tr>
<tr>
<td>13.593</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C124[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s88/I0</td>
</tr>
<tr>
<td>13.882</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R49C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s88/F</td>
</tr>
<tr>
<td>14.686</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td>isp_inst/awb_top_inst/n21_s122/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s122/F</td>
</tr>
<tr>
<td>15.432</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s115/I1</td>
</tr>
<tr>
<td>16.011</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s115/F</td>
</tr>
<tr>
<td>16.394</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C124[3][A]</td>
<td>isp_inst/awb_top_inst/n21_s103/I2</td>
</tr>
<tr>
<td>16.968</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s103/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s120/I0</td>
</tr>
<tr>
<td>17.933</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C123[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s120/F</td>
</tr>
<tr>
<td>18.317</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td>isp_inst/awb_top_inst/n20_s121/I3</td>
</tr>
<tr>
<td>18.896</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s121/F</td>
</tr>
<tr>
<td>19.282</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s89/I2</td>
</tr>
<tr>
<td>19.861</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s89/F</td>
</tr>
<tr>
<td>20.434</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s117/I0</td>
</tr>
<tr>
<td>21.013</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s117/F</td>
</tr>
<tr>
<td>21.644</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C126[3][A]</td>
<td>isp_inst/awb_top_inst/n20_s118/I2</td>
</tr>
<tr>
<td>22.192</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C126[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s118/F</td>
</tr>
<tr>
<td>22.824</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[3][B]</td>
<td>isp_inst/awb_top_inst/n20_s113/I1</td>
</tr>
<tr>
<td>23.281</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C129[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s113/F</td>
</tr>
<tr>
<td>23.832</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C125[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s94/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R50C125[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s94/F</td>
</tr>
<tr>
<td>25.006</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[1][A]</td>
<td>isp_inst/awb_top_inst/n20_s102/I1</td>
</tr>
<tr>
<td>25.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s102/F</td>
</tr>
<tr>
<td>26.343</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s90/I0</td>
</tr>
<tr>
<td>26.851</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s90/F</td>
</tr>
<tr>
<td>27.004</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s76/I1</td>
</tr>
<tr>
<td>27.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C127[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s76/F</td>
</tr>
<tr>
<td>28.744</td>
<td>1.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s71/I0</td>
</tr>
<tr>
<td>29.033</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C130[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s71/F</td>
</tr>
<tr>
<td>29.427</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s76/I2</td>
</tr>
<tr>
<td>30.006</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C129[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s76/F</td>
</tr>
<tr>
<td>30.394</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s63/I1</td>
</tr>
<tr>
<td>30.973</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R47C130[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s63/F</td>
</tr>
<tr>
<td>31.438</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s55/I0</td>
</tr>
<tr>
<td>31.946</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s55/F</td>
</tr>
<tr>
<td>32.909</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s52/I0</td>
</tr>
<tr>
<td>33.488</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R45C129[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s52/F</td>
</tr>
<tr>
<td>34.456</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[1][B]</td>
<td>isp_inst/awb_top_inst/n22_s56/I0</td>
</tr>
<tr>
<td>34.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s56/F</td>
</tr>
<tr>
<td>35.926</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C125[0][A]</td>
<td>isp_inst/awb_top_inst/n22_s39/I2</td>
</tr>
<tr>
<td>36.493</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s39/F</td>
</tr>
<tr>
<td>37.196</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C129[3][A]</td>
<td>isp_inst/awb_top_inst/n22_s28/I2</td>
</tr>
<tr>
<td>37.514</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s28/F</td>
</tr>
<tr>
<td>38.774</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s113/I2</td>
</tr>
<tr>
<td>39.063</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s113/F</td>
</tr>
<tr>
<td>39.447</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s93/I2</td>
</tr>
<tr>
<td>40.026</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s93/F</td>
</tr>
<tr>
<td>40.388</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C124[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s82/I0</td>
</tr>
<tr>
<td>40.967</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R48C124[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s82/F</td>
</tr>
<tr>
<td>41.892</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s76/I0</td>
</tr>
<tr>
<td>42.471</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s76/F</td>
</tr>
<tr>
<td>43.734</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C119[3][B]</td>
<td>isp_inst/awb_top_inst/n23_s74/I0</td>
</tr>
<tr>
<td>44.053</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R51C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s74/F</td>
</tr>
<tr>
<td>45.327</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C128[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s79/I0</td>
</tr>
<tr>
<td>45.894</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R43C128[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s79/F</td>
</tr>
<tr>
<td>46.764</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[2][A]</td>
<td>isp_inst/awb_top_inst/n24_s62/I3</td>
</tr>
<tr>
<td>47.272</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s62/F</td>
</tr>
<tr>
<td>47.426</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s52/I2</td>
</tr>
<tr>
<td>48.004</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s52/F</td>
</tr>
<tr>
<td>48.759</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s49/I0</td>
</tr>
<tr>
<td>49.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s49/F</td>
</tr>
<tr>
<td>50.086</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s48/I0</td>
</tr>
<tr>
<td>50.653</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s48/F</td>
</tr>
<tr>
<td>51.783</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C123[0][A]</td>
<td>isp_inst/awb_top_inst/n25_s83/I2</td>
</tr>
<tr>
<td>52.291</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s83/F</td>
</tr>
<tr>
<td>53.216</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[1][A]</td>
<td>isp_inst/awb_top_inst/n25_s70/I3</td>
</tr>
<tr>
<td>53.794</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s70/F</td>
</tr>
<tr>
<td>54.551</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s62/I0</td>
</tr>
<tr>
<td>55.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s62/F</td>
</tr>
<tr>
<td>55.063</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[0][B]</td>
<td>isp_inst/awb_top_inst/n25_s59/I0</td>
</tr>
<tr>
<td>55.571</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s59/F</td>
</tr>
<tr>
<td>56.744</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s58/I0</td>
</tr>
<tr>
<td>57.252</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R44C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s58/F</td>
</tr>
<tr>
<td>58.179</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C123[0][A]</td>
<td>isp_inst/awb_top_inst/n26_s42/I2</td>
</tr>
<tr>
<td>58.468</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s42/F</td>
</tr>
<tr>
<td>59.596</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C126[2][B]</td>
<td>isp_inst/awb_top_inst/n26_s27/I0</td>
</tr>
<tr>
<td>60.163</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R43C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s27/F</td>
</tr>
<tr>
<td>60.758</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C122[1][B]</td>
<td>isp_inst/awb_top_inst/n26_s21/I0</td>
</tr>
<tr>
<td>61.266</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R43C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s21/F</td>
</tr>
<tr>
<td>62.407</td>
<td>1.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C120[2][A]</td>
<td>isp_inst/awb_top_inst/n26_s19/I0</td>
</tr>
<tr>
<td>62.914</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C120[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s19/F</td>
</tr>
<tr>
<td>64.093</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C123[0][B]</td>
<td>isp_inst/awb_top_inst/n26_s87/I1</td>
</tr>
<tr>
<td>64.661</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s87/F</td>
</tr>
<tr>
<td>65.449</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C123[1][B]</td>
<td>isp_inst/awb_top_inst/n27_s73/I0</td>
</tr>
<tr>
<td>66.017</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R48C123[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s73/F</td>
</tr>
<tr>
<td>66.938</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C124[3][A]</td>
<td>isp_inst/awb_top_inst/n27_s61/I1</td>
</tr>
<tr>
<td>67.257</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R42C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s61/F</td>
</tr>
<tr>
<td>68.154</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C118[1][B]</td>
<td>isp_inst/awb_top_inst/n27_s57/I0</td>
</tr>
<tr>
<td>68.443</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R45C118[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s57/F</td>
</tr>
<tr>
<td>69.346</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C116[2][B]</td>
<td>isp_inst/awb_top_inst/n324_s76/I0</td>
</tr>
<tr>
<td>69.853</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C116[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s76/F</td>
</tr>
<tr>
<td>70.688</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C122[2][A]</td>
<td>isp_inst/awb_top_inst/n324_s48/I0</td>
</tr>
<tr>
<td>71.196</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R48C122[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s48/F</td>
</tr>
<tr>
<td>72.114</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][B]</td>
<td>isp_inst/awb_top_inst/n324_s119/I2</td>
</tr>
<tr>
<td>72.682</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s119/F</td>
</tr>
<tr>
<td>73.066</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[3][A]</td>
<td>isp_inst/awb_top_inst/n324_s9/I1</td>
</tr>
<tr>
<td>73.522</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R45C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s9/F</td>
</tr>
<tr>
<td>75.114</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[0][A]</td>
<td>isp_inst/awb_top_inst/n325_s78/I1</td>
</tr>
<tr>
<td>75.693</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R50C111[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n325_s78/F</td>
</tr>
<tr>
<td>75.873</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C111[1][A]</td>
<td>isp_inst/awb_top_inst/n324_s1/I1</td>
</tr>
<tr>
<td>76.162</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R51C111[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s1/F</td>
</tr>
<tr>
<td>78.127</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C123[0][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_R_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.388</td>
<td>6.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C123[0][A]</td>
<td>isp_inst/awb_top_inst/gain_R_7_s0/CLK</td>
</tr>
<tr>
<td>17.324</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C123[0][A]</td>
<td>isp_inst/awb_top_inst/gain_R_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>56</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.193%; route: 6.742, 90.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 28.035, 39.652%; route: 42.285, 59.807%; tC2Q: 0.382, 0.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.238%; route: 6.706, 90.762%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-56.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_B_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.414</td>
<td>6.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C117[0][B]</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/CLK</td>
</tr>
<tr>
<td>7.797</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R63C117[0][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
</tr>
<tr>
<td>9.394</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C120[0][A]</td>
<td>isp_inst/awb_top_inst/n45_s99/I1</td>
</tr>
<tr>
<td>9.962</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R57C120[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s99/F</td>
</tr>
<tr>
<td>11.144</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C125[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s133/I1</td>
</tr>
<tr>
<td>11.712</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s133/F</td>
</tr>
<tr>
<td>12.466</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s187/I3</td>
</tr>
<tr>
<td>13.039</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s187/F</td>
</tr>
<tr>
<td>13.734</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[0][B]</td>
<td>isp_inst/awb_top_inst/n44_s211/I3</td>
</tr>
<tr>
<td>14.313</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s211/F</td>
</tr>
<tr>
<td>14.467</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s221/I2</td>
</tr>
<tr>
<td>15.014</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s221/F</td>
</tr>
<tr>
<td>15.187</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s202/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s202/F</td>
</tr>
<tr>
<td>16.078</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s185/I2</td>
</tr>
<tr>
<td>16.652</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C126[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s185/F</td>
</tr>
<tr>
<td>16.659</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s209/I1</td>
</tr>
<tr>
<td>17.238</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s209/F</td>
</tr>
<tr>
<td>17.828</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C122[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s191/I2</td>
</tr>
<tr>
<td>18.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s191/F</td>
</tr>
<tr>
<td>18.959</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s174/I2</td>
</tr>
<tr>
<td>19.467</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s174/F</td>
</tr>
<tr>
<td>19.889</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C126[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s142/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s142/F</td>
</tr>
<tr>
<td>20.912</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s171/I1</td>
</tr>
<tr>
<td>21.231</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R58C127[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s171/F</td>
</tr>
<tr>
<td>22.173</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s136/I1</td>
</tr>
<tr>
<td>22.752</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R63C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s136/F</td>
</tr>
<tr>
<td>23.471</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C120[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s103/I3</td>
</tr>
<tr>
<td>24.038</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R65C120[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s103/F</td>
</tr>
<tr>
<td>25.163</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s82/I0</td>
</tr>
<tr>
<td>25.452</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C122[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s82/F</td>
</tr>
<tr>
<td>25.836</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s125/I3</td>
</tr>
<tr>
<td>26.124</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s125/F</td>
</tr>
<tr>
<td>26.696</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s98/I3</td>
</tr>
<tr>
<td>27.152</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s98/F</td>
</tr>
<tr>
<td>27.332</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s108/I1</td>
</tr>
<tr>
<td>27.899</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s108/F</td>
</tr>
<tr>
<td>28.464</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s90/I1</td>
</tr>
<tr>
<td>29.032</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s90/F</td>
</tr>
<tr>
<td>29.778</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td>isp_inst/awb_top_inst/n44_s75/I2</td>
</tr>
<tr>
<td>30.346</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s75/F</td>
</tr>
<tr>
<td>30.348</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s70/I3</td>
</tr>
<tr>
<td>30.856</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C119[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s70/F</td>
</tr>
<tr>
<td>31.641</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C122[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s75/I0</td>
</tr>
<tr>
<td>32.148</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C122[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s75/F</td>
</tr>
<tr>
<td>32.323</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s62/I3</td>
</tr>
<tr>
<td>32.891</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C121[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s62/F</td>
</tr>
<tr>
<td>33.462</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s55/I0</td>
</tr>
<tr>
<td>34.036</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C119[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s55/F</td>
</tr>
<tr>
<td>34.568</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C121[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s52/I0</td>
</tr>
<tr>
<td>35.142</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C121[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s52/F</td>
</tr>
<tr>
<td>35.953</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s51/I0</td>
</tr>
<tr>
<td>36.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R58C120[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s51/F</td>
</tr>
<tr>
<td>37.181</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s30/I0</td>
</tr>
<tr>
<td>37.688</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s30/F</td>
</tr>
<tr>
<td>38.751</td>
<td>1.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td>isp_inst/awb_top_inst/n46_s29/I0</td>
</tr>
<tr>
<td>39.298</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s29/F</td>
</tr>
<tr>
<td>39.301</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[2][B]</td>
<td>isp_inst/awb_top_inst/n46_s24/I3</td>
</tr>
<tr>
<td>39.879</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R63C128[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s24/F</td>
</tr>
<tr>
<td>40.612</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s85/I0</td>
</tr>
<tr>
<td>41.119</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C124[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s85/F</td>
</tr>
<tr>
<td>42.268</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C129[3][A]</td>
<td>isp_inst/awb_top_inst/n47_s97/I1</td>
</tr>
<tr>
<td>42.842</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s97/F</td>
</tr>
<tr>
<td>43.228</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[1][A]</td>
<td>isp_inst/awb_top_inst/n47_s82/I3</td>
</tr>
<tr>
<td>43.736</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C129[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s82/F</td>
</tr>
<tr>
<td>43.911</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s106/I0</td>
</tr>
<tr>
<td>44.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s106/F</td>
</tr>
<tr>
<td>44.914</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s93/I0</td>
</tr>
<tr>
<td>45.482</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C129[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s93/F</td>
</tr>
<tr>
<td>46.619</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s73/I2</td>
</tr>
<tr>
<td>47.198</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s73/F</td>
</tr>
<tr>
<td>48.119</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s57/I1</td>
</tr>
<tr>
<td>48.627</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s57/F</td>
</tr>
<tr>
<td>49.092</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[2][B]</td>
<td>isp_inst/awb_top_inst/n49_s105/I0</td>
</tr>
<tr>
<td>49.659</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R56C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s105/F</td>
</tr>
<tr>
<td>50.199</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td>isp_inst/awb_top_inst/n49_s99/I0</td>
</tr>
<tr>
<td>50.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s99/F</td>
</tr>
<tr>
<td>51.211</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td>isp_inst/awb_top_inst/n49_s78/I3</td>
</tr>
<tr>
<td>51.667</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C125[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s78/F</td>
</tr>
<tr>
<td>53.088</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s63/I2</td>
</tr>
<tr>
<td>53.377</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C130[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s63/F</td>
</tr>
<tr>
<td>54.542</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s59/I0</td>
</tr>
<tr>
<td>55.121</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R58C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s59/F</td>
</tr>
<tr>
<td>55.553</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C124[2][A]</td>
<td>isp_inst/awb_top_inst/n49_s58/I0</td>
</tr>
<tr>
<td>56.121</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R58C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s58/F</td>
</tr>
<tr>
<td>58.294</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s63/I0</td>
</tr>
<tr>
<td>58.842</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C130[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s63/F</td>
</tr>
<tr>
<td>60.009</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td>isp_inst/awb_top_inst/n50_s42/I3</td>
</tr>
<tr>
<td>60.517</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s42/F</td>
</tr>
<tr>
<td>60.519</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[1][B]</td>
<td>isp_inst/awb_top_inst/n50_s26/I3</td>
</tr>
<tr>
<td>61.027</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s26/F</td>
</tr>
<tr>
<td>61.816</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s19/I0</td>
</tr>
<tr>
<td>62.363</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s19/F</td>
</tr>
<tr>
<td>64.319</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td>isp_inst/awb_top_inst/n51_s109/I2</td>
</tr>
<tr>
<td>64.887</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s109/F</td>
</tr>
<tr>
<td>64.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C130[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s89/I0</td>
</tr>
<tr>
<td>65.457</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R59C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s89/F</td>
</tr>
<tr>
<td>66.837</td>
<td>1.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[1][B]</td>
<td>isp_inst/awb_top_inst/n51_s73/I0</td>
</tr>
<tr>
<td>67.404</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R66C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s73/F</td>
</tr>
<tr>
<td>67.796</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C125[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s61/I3</td>
</tr>
<tr>
<td>68.363</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R67C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s61/F</td>
</tr>
<tr>
<td>68.541</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C124[0][A]</td>
<td>isp_inst/awb_top_inst/n51_s57/I1</td>
</tr>
<tr>
<td>69.119</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R67C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s57/F</td>
</tr>
<tr>
<td>70.232</td>
<td>1.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C126[1][A]</td>
<td>isp_inst/awb_top_inst/n51_s56/I0</td>
</tr>
<tr>
<td>70.739</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R60C126[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n51_s56/F</td>
</tr>
<tr>
<td>73.854</td>
<td>3.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C111[0][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_B_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>6.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C111[0][B]</td>
<td>isp_inst/awb_top_inst/gain_B_8_s0/CLK</td>
</tr>
<tr>
<td>17.359</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C111[0][B]</td>
<td>isp_inst/awb_top_inst/gain_B_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>53</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.205%; route: 6.732, 90.795%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 27.032, 40.687%; route: 39.025, 58.737%; tC2Q: 0.382, 0.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.195%; route: 6.740, 90.805%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-54.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_R_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.424</td>
<td>6.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[1][A]</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/CLK</td>
</tr>
<tr>
<td>7.807</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R41C118[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
</tr>
<tr>
<td>9.088</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C122[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s75/I1</td>
</tr>
<tr>
<td>9.667</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s75/F</td>
</tr>
<tr>
<td>10.221</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C128[0][B]</td>
<td>isp_inst/awb_top_inst/n324_s36/I2</td>
</tr>
<tr>
<td>10.788</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s36/F</td>
</tr>
<tr>
<td>11.759</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s108/I2</td>
</tr>
<tr>
<td>12.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s108/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][A]</td>
<td>isp_inst/awb_top_inst/n21_s87/I1</td>
</tr>
<tr>
<td>12.897</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s87/F</td>
</tr>
<tr>
<td>13.593</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C124[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s88/I0</td>
</tr>
<tr>
<td>13.882</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R49C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s88/F</td>
</tr>
<tr>
<td>14.686</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td>isp_inst/awb_top_inst/n21_s122/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s122/F</td>
</tr>
<tr>
<td>15.432</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s115/I1</td>
</tr>
<tr>
<td>16.011</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s115/F</td>
</tr>
<tr>
<td>16.394</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C124[3][A]</td>
<td>isp_inst/awb_top_inst/n21_s103/I2</td>
</tr>
<tr>
<td>16.968</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s103/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s120/I0</td>
</tr>
<tr>
<td>17.933</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C123[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s120/F</td>
</tr>
<tr>
<td>18.317</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td>isp_inst/awb_top_inst/n20_s121/I3</td>
</tr>
<tr>
<td>18.896</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s121/F</td>
</tr>
<tr>
<td>19.282</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s89/I2</td>
</tr>
<tr>
<td>19.861</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s89/F</td>
</tr>
<tr>
<td>20.434</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s117/I0</td>
</tr>
<tr>
<td>21.013</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s117/F</td>
</tr>
<tr>
<td>21.644</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C126[3][A]</td>
<td>isp_inst/awb_top_inst/n20_s118/I2</td>
</tr>
<tr>
<td>22.192</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C126[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s118/F</td>
</tr>
<tr>
<td>22.824</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[3][B]</td>
<td>isp_inst/awb_top_inst/n20_s113/I1</td>
</tr>
<tr>
<td>23.281</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C129[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s113/F</td>
</tr>
<tr>
<td>23.832</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C125[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s94/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R50C125[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s94/F</td>
</tr>
<tr>
<td>25.006</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[1][A]</td>
<td>isp_inst/awb_top_inst/n20_s102/I1</td>
</tr>
<tr>
<td>25.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s102/F</td>
</tr>
<tr>
<td>26.343</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s90/I0</td>
</tr>
<tr>
<td>26.851</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s90/F</td>
</tr>
<tr>
<td>27.004</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s76/I1</td>
</tr>
<tr>
<td>27.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C127[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s76/F</td>
</tr>
<tr>
<td>28.744</td>
<td>1.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s71/I0</td>
</tr>
<tr>
<td>29.033</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C130[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s71/F</td>
</tr>
<tr>
<td>29.427</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s76/I2</td>
</tr>
<tr>
<td>30.006</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C129[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s76/F</td>
</tr>
<tr>
<td>30.394</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s63/I1</td>
</tr>
<tr>
<td>30.973</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R47C130[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s63/F</td>
</tr>
<tr>
<td>31.438</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s55/I0</td>
</tr>
<tr>
<td>31.946</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s55/F</td>
</tr>
<tr>
<td>32.909</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s52/I0</td>
</tr>
<tr>
<td>33.488</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R45C129[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s52/F</td>
</tr>
<tr>
<td>34.456</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[1][B]</td>
<td>isp_inst/awb_top_inst/n22_s56/I0</td>
</tr>
<tr>
<td>34.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s56/F</td>
</tr>
<tr>
<td>35.926</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C125[0][A]</td>
<td>isp_inst/awb_top_inst/n22_s39/I2</td>
</tr>
<tr>
<td>36.493</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s39/F</td>
</tr>
<tr>
<td>37.196</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C129[3][A]</td>
<td>isp_inst/awb_top_inst/n22_s28/I2</td>
</tr>
<tr>
<td>37.514</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s28/F</td>
</tr>
<tr>
<td>38.774</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s113/I2</td>
</tr>
<tr>
<td>39.063</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s113/F</td>
</tr>
<tr>
<td>39.447</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s93/I2</td>
</tr>
<tr>
<td>40.026</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s93/F</td>
</tr>
<tr>
<td>40.388</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C124[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s82/I0</td>
</tr>
<tr>
<td>40.967</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R48C124[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s82/F</td>
</tr>
<tr>
<td>41.892</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s76/I0</td>
</tr>
<tr>
<td>42.471</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s76/F</td>
</tr>
<tr>
<td>43.734</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C119[3][B]</td>
<td>isp_inst/awb_top_inst/n23_s74/I0</td>
</tr>
<tr>
<td>44.053</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R51C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s74/F</td>
</tr>
<tr>
<td>45.327</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C128[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s79/I0</td>
</tr>
<tr>
<td>45.894</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R43C128[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s79/F</td>
</tr>
<tr>
<td>46.764</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[2][A]</td>
<td>isp_inst/awb_top_inst/n24_s62/I3</td>
</tr>
<tr>
<td>47.272</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s62/F</td>
</tr>
<tr>
<td>47.426</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s52/I2</td>
</tr>
<tr>
<td>48.004</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s52/F</td>
</tr>
<tr>
<td>48.759</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s49/I0</td>
</tr>
<tr>
<td>49.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s49/F</td>
</tr>
<tr>
<td>50.086</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s48/I0</td>
</tr>
<tr>
<td>50.653</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s48/F</td>
</tr>
<tr>
<td>51.783</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C123[0][A]</td>
<td>isp_inst/awb_top_inst/n25_s83/I2</td>
</tr>
<tr>
<td>52.291</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s83/F</td>
</tr>
<tr>
<td>53.216</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[1][A]</td>
<td>isp_inst/awb_top_inst/n25_s70/I3</td>
</tr>
<tr>
<td>53.794</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s70/F</td>
</tr>
<tr>
<td>54.551</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s62/I0</td>
</tr>
<tr>
<td>55.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s62/F</td>
</tr>
<tr>
<td>55.063</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[0][B]</td>
<td>isp_inst/awb_top_inst/n25_s59/I0</td>
</tr>
<tr>
<td>55.571</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s59/F</td>
</tr>
<tr>
<td>56.744</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s58/I0</td>
</tr>
<tr>
<td>57.252</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R44C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s58/F</td>
</tr>
<tr>
<td>58.179</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C123[0][A]</td>
<td>isp_inst/awb_top_inst/n26_s42/I2</td>
</tr>
<tr>
<td>58.468</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s42/F</td>
</tr>
<tr>
<td>59.596</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C126[2][B]</td>
<td>isp_inst/awb_top_inst/n26_s27/I0</td>
</tr>
<tr>
<td>60.163</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R43C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s27/F</td>
</tr>
<tr>
<td>60.758</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C122[1][B]</td>
<td>isp_inst/awb_top_inst/n26_s21/I0</td>
</tr>
<tr>
<td>61.266</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R43C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s21/F</td>
</tr>
<tr>
<td>62.407</td>
<td>1.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C120[2][A]</td>
<td>isp_inst/awb_top_inst/n26_s19/I0</td>
</tr>
<tr>
<td>62.914</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C120[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s19/F</td>
</tr>
<tr>
<td>64.093</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C123[0][B]</td>
<td>isp_inst/awb_top_inst/n26_s87/I1</td>
</tr>
<tr>
<td>64.661</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s87/F</td>
</tr>
<tr>
<td>65.824</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C119[1][A]</td>
<td>isp_inst/awb_top_inst/n27_s88/I0</td>
</tr>
<tr>
<td>66.392</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R43C119[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s88/F</td>
</tr>
<tr>
<td>67.547</td>
<td>1.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C116[0][A]</td>
<td>isp_inst/awb_top_inst/n27_s68/I1</td>
</tr>
<tr>
<td>68.054</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C116[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s68/F</td>
</tr>
<tr>
<td>68.441</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C116[1][A]</td>
<td>isp_inst/awb_top_inst/n27_s59/I0</td>
</tr>
<tr>
<td>69.019</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C116[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s59/F</td>
</tr>
<tr>
<td>69.977</td>
<td>0.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C121[2][A]</td>
<td>isp_inst/awb_top_inst/n27_s56/I2</td>
</tr>
<tr>
<td>70.556</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R49C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n27_s56/F</td>
</tr>
<tr>
<td>71.421</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C121[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_R_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.405</td>
<td>6.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C121[1][A]</td>
<td>isp_inst/awb_top_inst/gain_R_8_s0/CLK</td>
</tr>
<tr>
<td>17.341</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C121[1][A]</td>
<td>isp_inst/awb_top_inst/gain_R_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>51</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.193%; route: 6.742, 90.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 26.186, 40.918%; route: 37.427, 58.484%; tC2Q: 0.382, 0.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.217%; route: 6.722, 90.783%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-48.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>65.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_B_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.414</td>
<td>6.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C117[0][B]</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/CLK</td>
</tr>
<tr>
<td>7.797</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R63C117[0][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
</tr>
<tr>
<td>9.394</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C120[0][A]</td>
<td>isp_inst/awb_top_inst/n45_s99/I1</td>
</tr>
<tr>
<td>9.962</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R57C120[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s99/F</td>
</tr>
<tr>
<td>11.144</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C125[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s133/I1</td>
</tr>
<tr>
<td>11.712</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s133/F</td>
</tr>
<tr>
<td>12.466</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s187/I3</td>
</tr>
<tr>
<td>13.039</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s187/F</td>
</tr>
<tr>
<td>13.734</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[0][B]</td>
<td>isp_inst/awb_top_inst/n44_s211/I3</td>
</tr>
<tr>
<td>14.313</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s211/F</td>
</tr>
<tr>
<td>14.467</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s221/I2</td>
</tr>
<tr>
<td>15.014</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s221/F</td>
</tr>
<tr>
<td>15.187</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s202/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s202/F</td>
</tr>
<tr>
<td>16.078</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s185/I2</td>
</tr>
<tr>
<td>16.652</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C126[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s185/F</td>
</tr>
<tr>
<td>16.659</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s209/I1</td>
</tr>
<tr>
<td>17.238</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s209/F</td>
</tr>
<tr>
<td>17.828</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C122[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s191/I2</td>
</tr>
<tr>
<td>18.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s191/F</td>
</tr>
<tr>
<td>18.959</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s174/I2</td>
</tr>
<tr>
<td>19.467</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s174/F</td>
</tr>
<tr>
<td>19.889</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C126[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s142/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s142/F</td>
</tr>
<tr>
<td>20.912</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s171/I1</td>
</tr>
<tr>
<td>21.231</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R58C127[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s171/F</td>
</tr>
<tr>
<td>22.173</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s136/I1</td>
</tr>
<tr>
<td>22.752</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R63C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s136/F</td>
</tr>
<tr>
<td>23.471</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C120[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s103/I3</td>
</tr>
<tr>
<td>24.038</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R65C120[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s103/F</td>
</tr>
<tr>
<td>25.163</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s82/I0</td>
</tr>
<tr>
<td>25.452</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C122[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s82/F</td>
</tr>
<tr>
<td>25.836</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s125/I3</td>
</tr>
<tr>
<td>26.124</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s125/F</td>
</tr>
<tr>
<td>26.696</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s98/I3</td>
</tr>
<tr>
<td>27.152</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s98/F</td>
</tr>
<tr>
<td>27.332</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s108/I1</td>
</tr>
<tr>
<td>27.899</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s108/F</td>
</tr>
<tr>
<td>28.464</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s90/I1</td>
</tr>
<tr>
<td>29.032</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s90/F</td>
</tr>
<tr>
<td>29.778</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td>isp_inst/awb_top_inst/n44_s75/I2</td>
</tr>
<tr>
<td>30.346</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s75/F</td>
</tr>
<tr>
<td>30.348</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s70/I3</td>
</tr>
<tr>
<td>30.856</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C119[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s70/F</td>
</tr>
<tr>
<td>31.641</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C122[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s75/I0</td>
</tr>
<tr>
<td>32.148</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C122[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s75/F</td>
</tr>
<tr>
<td>32.323</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s62/I3</td>
</tr>
<tr>
<td>32.891</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C121[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s62/F</td>
</tr>
<tr>
<td>33.462</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s55/I0</td>
</tr>
<tr>
<td>34.036</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C119[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s55/F</td>
</tr>
<tr>
<td>34.568</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C121[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s52/I0</td>
</tr>
<tr>
<td>35.142</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C121[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s52/F</td>
</tr>
<tr>
<td>35.953</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s51/I0</td>
</tr>
<tr>
<td>36.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R58C120[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s51/F</td>
</tr>
<tr>
<td>37.181</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s30/I0</td>
</tr>
<tr>
<td>37.688</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s30/F</td>
</tr>
<tr>
<td>38.751</td>
<td>1.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td>isp_inst/awb_top_inst/n46_s29/I0</td>
</tr>
<tr>
<td>39.298</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s29/F</td>
</tr>
<tr>
<td>39.301</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[2][B]</td>
<td>isp_inst/awb_top_inst/n46_s24/I3</td>
</tr>
<tr>
<td>39.879</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R63C128[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s24/F</td>
</tr>
<tr>
<td>40.612</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s85/I0</td>
</tr>
<tr>
<td>41.119</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C124[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s85/F</td>
</tr>
<tr>
<td>42.268</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C129[3][A]</td>
<td>isp_inst/awb_top_inst/n47_s97/I1</td>
</tr>
<tr>
<td>42.842</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s97/F</td>
</tr>
<tr>
<td>43.228</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[1][A]</td>
<td>isp_inst/awb_top_inst/n47_s82/I3</td>
</tr>
<tr>
<td>43.736</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C129[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s82/F</td>
</tr>
<tr>
<td>43.911</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s106/I0</td>
</tr>
<tr>
<td>44.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s106/F</td>
</tr>
<tr>
<td>44.914</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s93/I0</td>
</tr>
<tr>
<td>45.482</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C129[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s93/F</td>
</tr>
<tr>
<td>46.619</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s73/I2</td>
</tr>
<tr>
<td>47.198</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s73/F</td>
</tr>
<tr>
<td>48.119</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s57/I1</td>
</tr>
<tr>
<td>48.627</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s57/F</td>
</tr>
<tr>
<td>49.092</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[2][B]</td>
<td>isp_inst/awb_top_inst/n49_s105/I0</td>
</tr>
<tr>
<td>49.659</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R56C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s105/F</td>
</tr>
<tr>
<td>50.199</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td>isp_inst/awb_top_inst/n49_s99/I0</td>
</tr>
<tr>
<td>50.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s99/F</td>
</tr>
<tr>
<td>51.211</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td>isp_inst/awb_top_inst/n49_s78/I3</td>
</tr>
<tr>
<td>51.667</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C125[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s78/F</td>
</tr>
<tr>
<td>53.088</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s63/I2</td>
</tr>
<tr>
<td>53.377</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C130[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s63/F</td>
</tr>
<tr>
<td>54.542</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s59/I0</td>
</tr>
<tr>
<td>55.121</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R58C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s59/F</td>
</tr>
<tr>
<td>55.553</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C124[2][A]</td>
<td>isp_inst/awb_top_inst/n49_s58/I0</td>
</tr>
<tr>
<td>56.121</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R58C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s58/F</td>
</tr>
<tr>
<td>58.294</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s63/I0</td>
</tr>
<tr>
<td>58.842</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R53C130[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s63/F</td>
</tr>
<tr>
<td>60.009</td>
<td>1.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td>isp_inst/awb_top_inst/n50_s42/I3</td>
</tr>
<tr>
<td>60.517</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s42/F</td>
</tr>
<tr>
<td>60.519</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C127[1][B]</td>
<td>isp_inst/awb_top_inst/n50_s26/I3</td>
</tr>
<tr>
<td>61.027</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C127[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s26/F</td>
</tr>
<tr>
<td>61.816</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C127[3][B]</td>
<td>isp_inst/awb_top_inst/n50_s19/I0</td>
</tr>
<tr>
<td>62.363</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R66C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s19/F</td>
</tr>
<tr>
<td>63.319</td>
<td>0.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[2][A]</td>
<td>isp_inst/awb_top_inst/n50_s17/I1</td>
</tr>
<tr>
<td>63.827</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R60C128[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n50_s17/F</td>
</tr>
<tr>
<td>65.437</td>
<td>1.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C111[0][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_B_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.423</td>
<td>6.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C111[0][A]</td>
<td>isp_inst/awb_top_inst/gain_B_9_s0/CLK</td>
</tr>
<tr>
<td>17.359</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C111[0][A]</td>
<td>isp_inst/awb_top_inst/gain_B_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>48</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.205%; route: 6.732, 90.795%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 24.184, 41.680%; route: 33.456, 57.661%; tC2Q: 0.382, 0.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.195%; route: 6.740, 90.805%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-46.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>63.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_R_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.424</td>
<td>6.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[1][A]</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/CLK</td>
</tr>
<tr>
<td>7.807</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R41C118[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
</tr>
<tr>
<td>9.088</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C122[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s75/I1</td>
</tr>
<tr>
<td>9.667</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s75/F</td>
</tr>
<tr>
<td>10.221</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C128[0][B]</td>
<td>isp_inst/awb_top_inst/n324_s36/I2</td>
</tr>
<tr>
<td>10.788</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s36/F</td>
</tr>
<tr>
<td>11.759</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s108/I2</td>
</tr>
<tr>
<td>12.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s108/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][A]</td>
<td>isp_inst/awb_top_inst/n21_s87/I1</td>
</tr>
<tr>
<td>12.897</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s87/F</td>
</tr>
<tr>
<td>13.593</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C124[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s88/I0</td>
</tr>
<tr>
<td>13.882</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R49C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s88/F</td>
</tr>
<tr>
<td>14.686</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td>isp_inst/awb_top_inst/n21_s122/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s122/F</td>
</tr>
<tr>
<td>15.432</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s115/I1</td>
</tr>
<tr>
<td>16.011</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s115/F</td>
</tr>
<tr>
<td>16.394</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C124[3][A]</td>
<td>isp_inst/awb_top_inst/n21_s103/I2</td>
</tr>
<tr>
<td>16.968</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s103/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s120/I0</td>
</tr>
<tr>
<td>17.933</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C123[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s120/F</td>
</tr>
<tr>
<td>18.317</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td>isp_inst/awb_top_inst/n20_s121/I3</td>
</tr>
<tr>
<td>18.896</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s121/F</td>
</tr>
<tr>
<td>19.282</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s89/I2</td>
</tr>
<tr>
<td>19.861</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s89/F</td>
</tr>
<tr>
<td>20.434</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s117/I0</td>
</tr>
<tr>
<td>21.013</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s117/F</td>
</tr>
<tr>
<td>21.644</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C126[3][A]</td>
<td>isp_inst/awb_top_inst/n20_s118/I2</td>
</tr>
<tr>
<td>22.192</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C126[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s118/F</td>
</tr>
<tr>
<td>22.824</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[3][B]</td>
<td>isp_inst/awb_top_inst/n20_s113/I1</td>
</tr>
<tr>
<td>23.281</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C129[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s113/F</td>
</tr>
<tr>
<td>23.832</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C125[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s94/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R50C125[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s94/F</td>
</tr>
<tr>
<td>25.006</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[1][A]</td>
<td>isp_inst/awb_top_inst/n20_s102/I1</td>
</tr>
<tr>
<td>25.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s102/F</td>
</tr>
<tr>
<td>26.343</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s90/I0</td>
</tr>
<tr>
<td>26.851</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s90/F</td>
</tr>
<tr>
<td>27.004</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s76/I1</td>
</tr>
<tr>
<td>27.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C127[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s76/F</td>
</tr>
<tr>
<td>28.744</td>
<td>1.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s71/I0</td>
</tr>
<tr>
<td>29.033</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C130[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s71/F</td>
</tr>
<tr>
<td>29.427</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s76/I2</td>
</tr>
<tr>
<td>30.006</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C129[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s76/F</td>
</tr>
<tr>
<td>30.394</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s63/I1</td>
</tr>
<tr>
<td>30.973</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R47C130[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s63/F</td>
</tr>
<tr>
<td>31.438</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s55/I0</td>
</tr>
<tr>
<td>31.946</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s55/F</td>
</tr>
<tr>
<td>32.909</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s52/I0</td>
</tr>
<tr>
<td>33.488</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R45C129[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s52/F</td>
</tr>
<tr>
<td>34.456</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[1][B]</td>
<td>isp_inst/awb_top_inst/n22_s56/I0</td>
</tr>
<tr>
<td>34.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s56/F</td>
</tr>
<tr>
<td>35.926</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C125[0][A]</td>
<td>isp_inst/awb_top_inst/n22_s39/I2</td>
</tr>
<tr>
<td>36.493</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s39/F</td>
</tr>
<tr>
<td>37.196</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C129[3][A]</td>
<td>isp_inst/awb_top_inst/n22_s28/I2</td>
</tr>
<tr>
<td>37.514</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s28/F</td>
</tr>
<tr>
<td>38.774</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s113/I2</td>
</tr>
<tr>
<td>39.063</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s113/F</td>
</tr>
<tr>
<td>39.447</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s93/I2</td>
</tr>
<tr>
<td>40.026</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s93/F</td>
</tr>
<tr>
<td>40.388</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C124[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s82/I0</td>
</tr>
<tr>
<td>40.967</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R48C124[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s82/F</td>
</tr>
<tr>
<td>41.892</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s76/I0</td>
</tr>
<tr>
<td>42.471</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s76/F</td>
</tr>
<tr>
<td>43.734</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C119[3][B]</td>
<td>isp_inst/awb_top_inst/n23_s74/I0</td>
</tr>
<tr>
<td>44.053</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R51C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s74/F</td>
</tr>
<tr>
<td>45.327</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C128[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s79/I0</td>
</tr>
<tr>
<td>45.894</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R43C128[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s79/F</td>
</tr>
<tr>
<td>46.764</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[2][A]</td>
<td>isp_inst/awb_top_inst/n24_s62/I3</td>
</tr>
<tr>
<td>47.272</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s62/F</td>
</tr>
<tr>
<td>47.426</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s52/I2</td>
</tr>
<tr>
<td>48.004</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s52/F</td>
</tr>
<tr>
<td>48.759</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s49/I0</td>
</tr>
<tr>
<td>49.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s49/F</td>
</tr>
<tr>
<td>50.086</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s48/I0</td>
</tr>
<tr>
<td>50.653</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s48/F</td>
</tr>
<tr>
<td>51.783</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C123[0][A]</td>
<td>isp_inst/awb_top_inst/n25_s83/I2</td>
</tr>
<tr>
<td>52.291</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s83/F</td>
</tr>
<tr>
<td>53.216</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[1][A]</td>
<td>isp_inst/awb_top_inst/n25_s70/I3</td>
</tr>
<tr>
<td>53.794</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s70/F</td>
</tr>
<tr>
<td>54.551</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s62/I0</td>
</tr>
<tr>
<td>55.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s62/F</td>
</tr>
<tr>
<td>55.063</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[0][B]</td>
<td>isp_inst/awb_top_inst/n25_s59/I0</td>
</tr>
<tr>
<td>55.571</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s59/F</td>
</tr>
<tr>
<td>56.744</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s58/I0</td>
</tr>
<tr>
<td>57.252</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R44C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s58/F</td>
</tr>
<tr>
<td>58.179</td>
<td>0.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C123[0][A]</td>
<td>isp_inst/awb_top_inst/n26_s42/I2</td>
</tr>
<tr>
<td>58.468</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s42/F</td>
</tr>
<tr>
<td>59.596</td>
<td>1.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C126[2][B]</td>
<td>isp_inst/awb_top_inst/n26_s27/I0</td>
</tr>
<tr>
<td>60.163</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R43C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s27/F</td>
</tr>
<tr>
<td>60.758</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C122[1][B]</td>
<td>isp_inst/awb_top_inst/n26_s21/I0</td>
</tr>
<tr>
<td>61.266</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R43C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s21/F</td>
</tr>
<tr>
<td>62.407</td>
<td>1.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C120[2][A]</td>
<td>isp_inst/awb_top_inst/n26_s19/I0</td>
</tr>
<tr>
<td>62.914</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R48C120[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s19/F</td>
</tr>
<tr>
<td>62.933</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C120[0][A]</td>
<td>isp_inst/awb_top_inst/n26_s86/I3</td>
</tr>
<tr>
<td>63.441</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C120[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n26_s86/F</td>
</tr>
<tr>
<td>63.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C120[0][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_R_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.374</td>
<td>6.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C120[0][A]</td>
<td>isp_inst/awb_top_inst/gain_R_9_s2/CLK</td>
</tr>
<tr>
<td>17.310</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C120[0][A]</td>
<td>isp_inst/awb_top_inst/gain_R_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>47</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.193%; route: 6.742, 90.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 23.894, 42.655%; route: 31.740, 56.662%; tC2Q: 0.382, 0.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.255%; route: 6.692, 90.745%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-41.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_B_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.414</td>
<td>6.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C117[0][B]</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/CLK</td>
</tr>
<tr>
<td>7.797</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R63C117[0][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
</tr>
<tr>
<td>9.394</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C120[0][A]</td>
<td>isp_inst/awb_top_inst/n45_s99/I1</td>
</tr>
<tr>
<td>9.962</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R57C120[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s99/F</td>
</tr>
<tr>
<td>11.144</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C125[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s133/I1</td>
</tr>
<tr>
<td>11.712</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s133/F</td>
</tr>
<tr>
<td>12.466</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s187/I3</td>
</tr>
<tr>
<td>13.039</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s187/F</td>
</tr>
<tr>
<td>13.734</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[0][B]</td>
<td>isp_inst/awb_top_inst/n44_s211/I3</td>
</tr>
<tr>
<td>14.313</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s211/F</td>
</tr>
<tr>
<td>14.467</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s221/I2</td>
</tr>
<tr>
<td>15.014</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s221/F</td>
</tr>
<tr>
<td>15.187</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s202/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s202/F</td>
</tr>
<tr>
<td>16.078</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s185/I2</td>
</tr>
<tr>
<td>16.652</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C126[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s185/F</td>
</tr>
<tr>
<td>16.659</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s209/I1</td>
</tr>
<tr>
<td>17.238</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s209/F</td>
</tr>
<tr>
<td>17.828</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C122[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s191/I2</td>
</tr>
<tr>
<td>18.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s191/F</td>
</tr>
<tr>
<td>18.959</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s174/I2</td>
</tr>
<tr>
<td>19.467</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s174/F</td>
</tr>
<tr>
<td>19.889</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C126[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s142/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s142/F</td>
</tr>
<tr>
<td>20.912</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s171/I1</td>
</tr>
<tr>
<td>21.231</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R58C127[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s171/F</td>
</tr>
<tr>
<td>22.173</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s136/I1</td>
</tr>
<tr>
<td>22.752</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R63C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s136/F</td>
</tr>
<tr>
<td>23.471</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C120[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s103/I3</td>
</tr>
<tr>
<td>24.038</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R65C120[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s103/F</td>
</tr>
<tr>
<td>25.163</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s82/I0</td>
</tr>
<tr>
<td>25.452</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C122[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s82/F</td>
</tr>
<tr>
<td>25.836</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s125/I3</td>
</tr>
<tr>
<td>26.124</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s125/F</td>
</tr>
<tr>
<td>26.696</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s98/I3</td>
</tr>
<tr>
<td>27.152</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s98/F</td>
</tr>
<tr>
<td>27.332</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s108/I1</td>
</tr>
<tr>
<td>27.899</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s108/F</td>
</tr>
<tr>
<td>28.464</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s90/I1</td>
</tr>
<tr>
<td>29.032</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s90/F</td>
</tr>
<tr>
<td>29.778</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td>isp_inst/awb_top_inst/n44_s75/I2</td>
</tr>
<tr>
<td>30.346</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s75/F</td>
</tr>
<tr>
<td>30.348</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s70/I3</td>
</tr>
<tr>
<td>30.856</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C119[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s70/F</td>
</tr>
<tr>
<td>31.641</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C122[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s75/I0</td>
</tr>
<tr>
<td>32.148</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C122[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s75/F</td>
</tr>
<tr>
<td>32.323</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s62/I3</td>
</tr>
<tr>
<td>32.891</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C121[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s62/F</td>
</tr>
<tr>
<td>33.462</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s55/I0</td>
</tr>
<tr>
<td>34.036</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C119[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s55/F</td>
</tr>
<tr>
<td>34.568</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C121[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s52/I0</td>
</tr>
<tr>
<td>35.142</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C121[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s52/F</td>
</tr>
<tr>
<td>35.953</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s51/I0</td>
</tr>
<tr>
<td>36.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R58C120[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s51/F</td>
</tr>
<tr>
<td>37.181</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s30/I0</td>
</tr>
<tr>
<td>37.688</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s30/F</td>
</tr>
<tr>
<td>38.751</td>
<td>1.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td>isp_inst/awb_top_inst/n46_s29/I0</td>
</tr>
<tr>
<td>39.298</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s29/F</td>
</tr>
<tr>
<td>39.301</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[2][B]</td>
<td>isp_inst/awb_top_inst/n46_s24/I3</td>
</tr>
<tr>
<td>39.879</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R63C128[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s24/F</td>
</tr>
<tr>
<td>40.612</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s85/I0</td>
</tr>
<tr>
<td>41.119</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C124[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s85/F</td>
</tr>
<tr>
<td>42.268</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C129[3][A]</td>
<td>isp_inst/awb_top_inst/n47_s97/I1</td>
</tr>
<tr>
<td>42.842</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s97/F</td>
</tr>
<tr>
<td>43.228</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[1][A]</td>
<td>isp_inst/awb_top_inst/n47_s82/I3</td>
</tr>
<tr>
<td>43.736</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C129[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s82/F</td>
</tr>
<tr>
<td>43.911</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s106/I0</td>
</tr>
<tr>
<td>44.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s106/F</td>
</tr>
<tr>
<td>44.914</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s93/I0</td>
</tr>
<tr>
<td>45.482</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C129[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s93/F</td>
</tr>
<tr>
<td>46.619</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s73/I2</td>
</tr>
<tr>
<td>47.198</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s73/F</td>
</tr>
<tr>
<td>48.119</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s57/I1</td>
</tr>
<tr>
<td>48.627</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s57/F</td>
</tr>
<tr>
<td>49.092</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[2][B]</td>
<td>isp_inst/awb_top_inst/n49_s105/I0</td>
</tr>
<tr>
<td>49.659</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R56C124[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s105/F</td>
</tr>
<tr>
<td>50.199</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td>isp_inst/awb_top_inst/n49_s99/I0</td>
</tr>
<tr>
<td>50.767</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s99/F</td>
</tr>
<tr>
<td>51.211</td>
<td>0.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td>isp_inst/awb_top_inst/n49_s78/I3</td>
</tr>
<tr>
<td>51.667</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C125[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s78/F</td>
</tr>
<tr>
<td>53.088</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s63/I2</td>
</tr>
<tr>
<td>53.377</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C130[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s63/F</td>
</tr>
<tr>
<td>54.542</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[1][A]</td>
<td>isp_inst/awb_top_inst/n49_s59/I0</td>
</tr>
<tr>
<td>55.121</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R58C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s59/F</td>
</tr>
<tr>
<td>55.553</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C124[2][A]</td>
<td>isp_inst/awb_top_inst/n49_s58/I0</td>
</tr>
<tr>
<td>56.121</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R58C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n49_s58/F</td>
</tr>
<tr>
<td>59.267</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[0][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_B_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.388</td>
<td>6.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[0][B]</td>
<td>isp_inst/awb_top_inst/gain_B_10_s0/CLK</td>
</tr>
<tr>
<td>17.324</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C111[0][B]</td>
<td>isp_inst/awb_top_inst/gain_B_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>43</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.205%; route: 6.732, 90.795%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 21.566, 41.592%; route: 29.904, 57.671%; tC2Q: 0.382, 0.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.238%; route: 6.706, 90.762%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-41.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.319</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_R_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.424</td>
<td>6.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[1][A]</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/CLK</td>
</tr>
<tr>
<td>7.807</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R41C118[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
</tr>
<tr>
<td>9.088</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C122[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s75/I1</td>
</tr>
<tr>
<td>9.667</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s75/F</td>
</tr>
<tr>
<td>10.221</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C128[0][B]</td>
<td>isp_inst/awb_top_inst/n324_s36/I2</td>
</tr>
<tr>
<td>10.788</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s36/F</td>
</tr>
<tr>
<td>11.759</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s108/I2</td>
</tr>
<tr>
<td>12.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s108/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][A]</td>
<td>isp_inst/awb_top_inst/n21_s87/I1</td>
</tr>
<tr>
<td>12.897</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s87/F</td>
</tr>
<tr>
<td>13.593</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C124[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s88/I0</td>
</tr>
<tr>
<td>13.882</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R49C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s88/F</td>
</tr>
<tr>
<td>14.686</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td>isp_inst/awb_top_inst/n21_s122/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s122/F</td>
</tr>
<tr>
<td>15.432</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s115/I1</td>
</tr>
<tr>
<td>16.011</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s115/F</td>
</tr>
<tr>
<td>16.394</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C124[3][A]</td>
<td>isp_inst/awb_top_inst/n21_s103/I2</td>
</tr>
<tr>
<td>16.968</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s103/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s120/I0</td>
</tr>
<tr>
<td>17.933</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C123[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s120/F</td>
</tr>
<tr>
<td>18.317</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td>isp_inst/awb_top_inst/n20_s121/I3</td>
</tr>
<tr>
<td>18.896</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s121/F</td>
</tr>
<tr>
<td>19.282</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s89/I2</td>
</tr>
<tr>
<td>19.861</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s89/F</td>
</tr>
<tr>
<td>20.434</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s117/I0</td>
</tr>
<tr>
<td>21.013</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s117/F</td>
</tr>
<tr>
<td>21.644</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C126[3][A]</td>
<td>isp_inst/awb_top_inst/n20_s118/I2</td>
</tr>
<tr>
<td>22.192</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C126[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s118/F</td>
</tr>
<tr>
<td>22.824</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[3][B]</td>
<td>isp_inst/awb_top_inst/n20_s113/I1</td>
</tr>
<tr>
<td>23.281</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C129[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s113/F</td>
</tr>
<tr>
<td>23.832</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C125[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s94/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R50C125[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s94/F</td>
</tr>
<tr>
<td>25.006</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[1][A]</td>
<td>isp_inst/awb_top_inst/n20_s102/I1</td>
</tr>
<tr>
<td>25.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s102/F</td>
</tr>
<tr>
<td>26.343</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s90/I0</td>
</tr>
<tr>
<td>26.851</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s90/F</td>
</tr>
<tr>
<td>27.004</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s76/I1</td>
</tr>
<tr>
<td>27.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C127[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s76/F</td>
</tr>
<tr>
<td>28.744</td>
<td>1.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s71/I0</td>
</tr>
<tr>
<td>29.033</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C130[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s71/F</td>
</tr>
<tr>
<td>29.427</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s76/I2</td>
</tr>
<tr>
<td>30.006</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C129[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s76/F</td>
</tr>
<tr>
<td>30.394</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s63/I1</td>
</tr>
<tr>
<td>30.973</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R47C130[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s63/F</td>
</tr>
<tr>
<td>31.438</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s55/I0</td>
</tr>
<tr>
<td>31.946</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s55/F</td>
</tr>
<tr>
<td>32.909</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s52/I0</td>
</tr>
<tr>
<td>33.488</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R45C129[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s52/F</td>
</tr>
<tr>
<td>34.456</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[1][B]</td>
<td>isp_inst/awb_top_inst/n22_s56/I0</td>
</tr>
<tr>
<td>34.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s56/F</td>
</tr>
<tr>
<td>35.926</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C125[0][A]</td>
<td>isp_inst/awb_top_inst/n22_s39/I2</td>
</tr>
<tr>
<td>36.493</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s39/F</td>
</tr>
<tr>
<td>37.196</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C129[3][A]</td>
<td>isp_inst/awb_top_inst/n22_s28/I2</td>
</tr>
<tr>
<td>37.514</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s28/F</td>
</tr>
<tr>
<td>38.774</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s113/I2</td>
</tr>
<tr>
<td>39.063</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s113/F</td>
</tr>
<tr>
<td>39.447</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s93/I2</td>
</tr>
<tr>
<td>40.026</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s93/F</td>
</tr>
<tr>
<td>40.388</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C124[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s82/I0</td>
</tr>
<tr>
<td>40.967</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R48C124[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s82/F</td>
</tr>
<tr>
<td>41.892</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s76/I0</td>
</tr>
<tr>
<td>42.471</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s76/F</td>
</tr>
<tr>
<td>43.734</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C119[3][B]</td>
<td>isp_inst/awb_top_inst/n23_s74/I0</td>
</tr>
<tr>
<td>44.053</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R51C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s74/F</td>
</tr>
<tr>
<td>45.327</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C128[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s79/I0</td>
</tr>
<tr>
<td>45.894</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R43C128[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s79/F</td>
</tr>
<tr>
<td>46.764</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[2][A]</td>
<td>isp_inst/awb_top_inst/n24_s62/I3</td>
</tr>
<tr>
<td>47.272</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s62/F</td>
</tr>
<tr>
<td>47.426</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s52/I2</td>
</tr>
<tr>
<td>48.004</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s52/F</td>
</tr>
<tr>
<td>48.759</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s49/I0</td>
</tr>
<tr>
<td>49.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s49/F</td>
</tr>
<tr>
<td>50.086</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s48/I0</td>
</tr>
<tr>
<td>50.653</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s48/F</td>
</tr>
<tr>
<td>51.783</td>
<td>1.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C123[0][A]</td>
<td>isp_inst/awb_top_inst/n25_s83/I2</td>
</tr>
<tr>
<td>52.291</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R49C123[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s83/F</td>
</tr>
<tr>
<td>53.216</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[1][A]</td>
<td>isp_inst/awb_top_inst/n25_s70/I3</td>
</tr>
<tr>
<td>53.794</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R45C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s70/F</td>
</tr>
<tr>
<td>54.551</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s62/I0</td>
</tr>
<tr>
<td>55.058</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R47C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s62/F</td>
</tr>
<tr>
<td>55.063</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C121[0][B]</td>
<td>isp_inst/awb_top_inst/n25_s59/I0</td>
</tr>
<tr>
<td>55.571</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R47C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s59/F</td>
</tr>
<tr>
<td>56.744</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C124[2][A]</td>
<td>isp_inst/awb_top_inst/n25_s58/I0</td>
</tr>
<tr>
<td>57.252</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R44C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n25_s58/F</td>
</tr>
<tr>
<td>58.933</td>
<td>1.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C123[3][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_R_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.382</td>
<td>6.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C123[3][A]</td>
<td>isp_inst/awb_top_inst/gain_R_10_s0/CLK</td>
</tr>
<tr>
<td>17.319</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C123[3][A]</td>
<td>isp_inst/awb_top_inst/gain_R_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>42</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.193%; route: 6.742, 90.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 21.515, 41.770%; route: 29.611, 57.488%; tC2Q: 0.382, 0.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.245%; route: 6.700, 90.755%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-35.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_B_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.414</td>
<td>6.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C117[0][B]</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/CLK</td>
</tr>
<tr>
<td>7.797</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R63C117[0][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
</tr>
<tr>
<td>9.394</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C120[0][A]</td>
<td>isp_inst/awb_top_inst/n45_s99/I1</td>
</tr>
<tr>
<td>9.962</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R57C120[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s99/F</td>
</tr>
<tr>
<td>11.144</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C125[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s133/I1</td>
</tr>
<tr>
<td>11.712</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s133/F</td>
</tr>
<tr>
<td>12.466</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s187/I3</td>
</tr>
<tr>
<td>13.039</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s187/F</td>
</tr>
<tr>
<td>13.734</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[0][B]</td>
<td>isp_inst/awb_top_inst/n44_s211/I3</td>
</tr>
<tr>
<td>14.313</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s211/F</td>
</tr>
<tr>
<td>14.467</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s221/I2</td>
</tr>
<tr>
<td>15.014</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s221/F</td>
</tr>
<tr>
<td>15.187</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s202/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s202/F</td>
</tr>
<tr>
<td>16.078</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s185/I2</td>
</tr>
<tr>
<td>16.652</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C126[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s185/F</td>
</tr>
<tr>
<td>16.659</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s209/I1</td>
</tr>
<tr>
<td>17.238</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s209/F</td>
</tr>
<tr>
<td>17.828</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C122[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s191/I2</td>
</tr>
<tr>
<td>18.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s191/F</td>
</tr>
<tr>
<td>18.959</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s174/I2</td>
</tr>
<tr>
<td>19.467</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s174/F</td>
</tr>
<tr>
<td>19.889</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C126[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s142/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s142/F</td>
</tr>
<tr>
<td>20.912</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s171/I1</td>
</tr>
<tr>
<td>21.231</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R58C127[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s171/F</td>
</tr>
<tr>
<td>22.173</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s136/I1</td>
</tr>
<tr>
<td>22.752</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R63C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s136/F</td>
</tr>
<tr>
<td>23.471</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C120[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s103/I3</td>
</tr>
<tr>
<td>24.038</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R65C120[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s103/F</td>
</tr>
<tr>
<td>25.163</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s82/I0</td>
</tr>
<tr>
<td>25.452</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C122[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s82/F</td>
</tr>
<tr>
<td>25.836</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s125/I3</td>
</tr>
<tr>
<td>26.124</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s125/F</td>
</tr>
<tr>
<td>26.696</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s98/I3</td>
</tr>
<tr>
<td>27.152</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s98/F</td>
</tr>
<tr>
<td>27.332</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s108/I1</td>
</tr>
<tr>
<td>27.899</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s108/F</td>
</tr>
<tr>
<td>28.464</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s90/I1</td>
</tr>
<tr>
<td>29.032</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s90/F</td>
</tr>
<tr>
<td>29.778</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td>isp_inst/awb_top_inst/n44_s75/I2</td>
</tr>
<tr>
<td>30.346</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s75/F</td>
</tr>
<tr>
<td>30.348</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s70/I3</td>
</tr>
<tr>
<td>30.856</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C119[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s70/F</td>
</tr>
<tr>
<td>31.641</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C122[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s75/I0</td>
</tr>
<tr>
<td>32.148</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C122[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s75/F</td>
</tr>
<tr>
<td>32.323</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s62/I3</td>
</tr>
<tr>
<td>32.891</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C121[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s62/F</td>
</tr>
<tr>
<td>33.462</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s55/I0</td>
</tr>
<tr>
<td>34.036</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C119[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s55/F</td>
</tr>
<tr>
<td>34.568</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C121[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s52/I0</td>
</tr>
<tr>
<td>35.142</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C121[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s52/F</td>
</tr>
<tr>
<td>35.953</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s51/I0</td>
</tr>
<tr>
<td>36.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R58C120[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s51/F</td>
</tr>
<tr>
<td>37.181</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s30/I0</td>
</tr>
<tr>
<td>37.688</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s30/F</td>
</tr>
<tr>
<td>38.751</td>
<td>1.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td>isp_inst/awb_top_inst/n46_s29/I0</td>
</tr>
<tr>
<td>39.298</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s29/F</td>
</tr>
<tr>
<td>39.301</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[2][B]</td>
<td>isp_inst/awb_top_inst/n46_s24/I3</td>
</tr>
<tr>
<td>39.879</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R63C128[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s24/F</td>
</tr>
<tr>
<td>40.612</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s85/I0</td>
</tr>
<tr>
<td>41.119</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C124[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s85/F</td>
</tr>
<tr>
<td>42.268</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C129[3][A]</td>
<td>isp_inst/awb_top_inst/n47_s97/I1</td>
</tr>
<tr>
<td>42.842</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s97/F</td>
</tr>
<tr>
<td>43.228</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[1][A]</td>
<td>isp_inst/awb_top_inst/n47_s82/I3</td>
</tr>
<tr>
<td>43.736</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C129[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s82/F</td>
</tr>
<tr>
<td>43.911</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s106/I0</td>
</tr>
<tr>
<td>44.489</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s106/F</td>
</tr>
<tr>
<td>44.914</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C129[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s93/I0</td>
</tr>
<tr>
<td>45.482</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R58C129[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s93/F</td>
</tr>
<tr>
<td>46.619</td>
<td>1.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td>isp_inst/awb_top_inst/n48_s73/I2</td>
</tr>
<tr>
<td>47.198</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C130[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s73/F</td>
</tr>
<tr>
<td>48.119</td>
<td>0.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C128[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s57/I1</td>
</tr>
<tr>
<td>48.627</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R56C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s57/F</td>
</tr>
<tr>
<td>49.048</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[1][A]</td>
<td>isp_inst/awb_top_inst/n48_s50/I1</td>
</tr>
<tr>
<td>49.616</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s50/F</td>
</tr>
<tr>
<td>49.772</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[0][B]</td>
<td>isp_inst/awb_top_inst/n48_s48/I1</td>
</tr>
<tr>
<td>50.339</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R56C125[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n48_s48/F</td>
</tr>
<tr>
<td>53.108</td>
<td>2.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[0][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_B_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.388</td>
<td>6.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[0][A]</td>
<td>isp_inst/awb_top_inst/gain_B_11_s0/CLK</td>
</tr>
<tr>
<td>17.324</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C111[0][A]</td>
<td>isp_inst/awb_top_inst/gain_B_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>39</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.205%; route: 6.732, 90.795%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.675, 43.058%; route: 25.636, 56.105%; tC2Q: 0.382, 0.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.238%; route: 6.706, 90.762%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-35.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_R_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.424</td>
<td>6.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[1][A]</td>
<td>isp_inst/awb_top_inst/frame_R_15_s1/CLK</td>
</tr>
<tr>
<td>7.807</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>52</td>
<td>R41C118[1][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_R_15_s1/Q</td>
</tr>
<tr>
<td>9.088</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C122[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s75/I1</td>
</tr>
<tr>
<td>9.667</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s75/F</td>
</tr>
<tr>
<td>10.221</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C128[0][B]</td>
<td>isp_inst/awb_top_inst/n324_s36/I2</td>
</tr>
<tr>
<td>10.788</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R47C128[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n324_s36/F</td>
</tr>
<tr>
<td>11.759</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s108/I2</td>
</tr>
<tr>
<td>12.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s108/F</td>
</tr>
<tr>
<td>12.329</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C125[1][A]</td>
<td>isp_inst/awb_top_inst/n21_s87/I1</td>
</tr>
<tr>
<td>12.897</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R52C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s87/F</td>
</tr>
<tr>
<td>13.593</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C124[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s88/I0</td>
</tr>
<tr>
<td>13.882</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R49C124[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s88/F</td>
</tr>
<tr>
<td>14.686</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td>isp_inst/awb_top_inst/n21_s122/I3</td>
</tr>
<tr>
<td>15.259</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s122/F</td>
</tr>
<tr>
<td>15.432</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s115/I1</td>
</tr>
<tr>
<td>16.011</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s115/F</td>
</tr>
<tr>
<td>16.394</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C124[3][A]</td>
<td>isp_inst/awb_top_inst/n21_s103/I2</td>
</tr>
<tr>
<td>16.968</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C124[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s103/F</td>
</tr>
<tr>
<td>17.354</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s120/I0</td>
</tr>
<tr>
<td>17.933</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C123[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s120/F</td>
</tr>
<tr>
<td>18.317</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td>isp_inst/awb_top_inst/n20_s121/I3</td>
</tr>
<tr>
<td>18.896</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s121/F</td>
</tr>
<tr>
<td>19.282</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[0][B]</td>
<td>isp_inst/awb_top_inst/n21_s89/I2</td>
</tr>
<tr>
<td>19.861</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R53C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s89/F</td>
</tr>
<tr>
<td>20.434</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C121[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s117/I0</td>
</tr>
<tr>
<td>21.013</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C121[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s117/F</td>
</tr>
<tr>
<td>21.644</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C126[3][A]</td>
<td>isp_inst/awb_top_inst/n20_s118/I2</td>
</tr>
<tr>
<td>22.192</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R51C126[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s118/F</td>
</tr>
<tr>
<td>22.824</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C129[3][B]</td>
<td>isp_inst/awb_top_inst/n20_s113/I1</td>
</tr>
<tr>
<td>23.281</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C129[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s113/F</td>
</tr>
<tr>
<td>23.832</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C125[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s94/I1</td>
</tr>
<tr>
<td>24.411</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R50C125[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s94/F</td>
</tr>
<tr>
<td>25.006</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[1][A]</td>
<td>isp_inst/awb_top_inst/n20_s102/I1</td>
</tr>
<tr>
<td>25.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C127[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s102/F</td>
</tr>
<tr>
<td>26.343</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s90/I0</td>
</tr>
<tr>
<td>26.851</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R44C127[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s90/F</td>
</tr>
<tr>
<td>27.004</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C127[0][B]</td>
<td>isp_inst/awb_top_inst/n20_s76/I1</td>
</tr>
<tr>
<td>27.572</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R44C127[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s76/F</td>
</tr>
<tr>
<td>28.744</td>
<td>1.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[2][A]</td>
<td>isp_inst/awb_top_inst/n20_s71/I0</td>
</tr>
<tr>
<td>29.033</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R47C130[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n20_s71/F</td>
</tr>
<tr>
<td>29.427</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C129[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s76/I2</td>
</tr>
<tr>
<td>30.006</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R48C129[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s76/F</td>
</tr>
<tr>
<td>30.394</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C130[1][B]</td>
<td>isp_inst/awb_top_inst/n21_s63/I1</td>
</tr>
<tr>
<td>30.973</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R47C130[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s63/F</td>
</tr>
<tr>
<td>31.438</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s55/I0</td>
</tr>
<tr>
<td>31.946</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R47C126[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s55/F</td>
</tr>
<tr>
<td>32.909</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C129[2][A]</td>
<td>isp_inst/awb_top_inst/n21_s52/I0</td>
</tr>
<tr>
<td>33.488</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R45C129[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n21_s52/F</td>
</tr>
<tr>
<td>34.456</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C126[1][B]</td>
<td>isp_inst/awb_top_inst/n22_s56/I0</td>
</tr>
<tr>
<td>34.963</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R47C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s56/F</td>
</tr>
<tr>
<td>35.926</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C125[0][A]</td>
<td>isp_inst/awb_top_inst/n22_s39/I2</td>
</tr>
<tr>
<td>36.493</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R44C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s39/F</td>
</tr>
<tr>
<td>37.196</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C129[3][A]</td>
<td>isp_inst/awb_top_inst/n22_s28/I2</td>
</tr>
<tr>
<td>37.514</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n22_s28/F</td>
</tr>
<tr>
<td>38.774</td>
<td>1.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s113/I2</td>
</tr>
<tr>
<td>39.063</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R48C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s113/F</td>
</tr>
<tr>
<td>39.447</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C124[0][A]</td>
<td>isp_inst/awb_top_inst/n23_s93/I2</td>
</tr>
<tr>
<td>40.026</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R50C124[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s93/F</td>
</tr>
<tr>
<td>40.388</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C124[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s82/I0</td>
</tr>
<tr>
<td>40.967</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R48C124[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s82/F</td>
</tr>
<tr>
<td>41.892</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C125[1][A]</td>
<td>isp_inst/awb_top_inst/n23_s76/I0</td>
</tr>
<tr>
<td>42.471</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s76/F</td>
</tr>
<tr>
<td>43.734</td>
<td>1.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C119[3][B]</td>
<td>isp_inst/awb_top_inst/n23_s74/I0</td>
</tr>
<tr>
<td>44.053</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R51C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n23_s74/F</td>
</tr>
<tr>
<td>45.327</td>
<td>1.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C128[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s79/I0</td>
</tr>
<tr>
<td>45.894</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R43C128[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s79/F</td>
</tr>
<tr>
<td>46.764</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[2][A]</td>
<td>isp_inst/awb_top_inst/n24_s62/I3</td>
</tr>
<tr>
<td>47.272</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s62/F</td>
</tr>
<tr>
<td>47.426</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C121[1][B]</td>
<td>isp_inst/awb_top_inst/n24_s52/I2</td>
</tr>
<tr>
<td>48.004</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s52/F</td>
</tr>
<tr>
<td>48.759</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s49/I0</td>
</tr>
<tr>
<td>49.327</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R47C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s49/F</td>
</tr>
<tr>
<td>50.086</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C120[1][A]</td>
<td>isp_inst/awb_top_inst/n24_s48/I0</td>
</tr>
<tr>
<td>50.653</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R44C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n24_s48/F</td>
</tr>
<tr>
<td>52.443</td>
<td>1.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C123[2][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_R_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.371</td>
<td>6.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C123[2][A]</td>
<td>isp_inst/awb_top_inst/gain_R_11_s0/CLK</td>
</tr>
<tr>
<td>17.307</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C123[2][A]</td>
<td>isp_inst/awb_top_inst/gain_R_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.054</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.193%; route: 6.742, 90.807%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.906, 41.996%; route: 25.730, 57.154%; tC2Q: 0.382, 0.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.260%; route: 6.688, 90.740%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/awb_top_inst/gain_B_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.414</td>
<td>6.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C117[0][B]</td>
<td>isp_inst/awb_top_inst/frame_B_8_s1/CLK</td>
</tr>
<tr>
<td>7.797</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R63C117[0][B]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/frame_B_8_s1/Q</td>
</tr>
<tr>
<td>9.394</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C120[0][A]</td>
<td>isp_inst/awb_top_inst/n45_s99/I1</td>
</tr>
<tr>
<td>9.962</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R57C120[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s99/F</td>
</tr>
<tr>
<td>11.144</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C125[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s133/I1</td>
</tr>
<tr>
<td>11.712</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C125[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s133/F</td>
</tr>
<tr>
<td>12.466</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C125[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s187/I3</td>
</tr>
<tr>
<td>13.039</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C125[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s187/F</td>
</tr>
<tr>
<td>13.734</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[0][B]</td>
<td>isp_inst/awb_top_inst/n44_s211/I3</td>
</tr>
<tr>
<td>14.313</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C123[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s211/F</td>
</tr>
<tr>
<td>14.467</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s221/I2</td>
</tr>
<tr>
<td>15.014</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C123[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s221/F</td>
</tr>
<tr>
<td>15.187</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C123[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s202/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C123[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s202/F</td>
</tr>
<tr>
<td>16.078</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s185/I2</td>
</tr>
<tr>
<td>16.652</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C126[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s185/F</td>
</tr>
<tr>
<td>16.659</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s209/I1</td>
</tr>
<tr>
<td>17.238</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C126[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s209/F</td>
</tr>
<tr>
<td>17.828</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C122[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s191/I2</td>
</tr>
<tr>
<td>18.117</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C122[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s191/F</td>
</tr>
<tr>
<td>18.959</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C125[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s174/I2</td>
</tr>
<tr>
<td>19.467</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C125[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s174/F</td>
</tr>
<tr>
<td>19.889</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C126[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s142/I1</td>
</tr>
<tr>
<td>20.178</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R63C126[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s142/F</td>
</tr>
<tr>
<td>20.912</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C127[3][A]</td>
<td>isp_inst/awb_top_inst/n44_s171/I1</td>
</tr>
<tr>
<td>21.231</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R58C127[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s171/F</td>
</tr>
<tr>
<td>22.173</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s136/I1</td>
</tr>
<tr>
<td>22.752</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R63C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s136/F</td>
</tr>
<tr>
<td>23.471</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C120[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s103/I3</td>
</tr>
<tr>
<td>24.038</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R65C120[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s103/F</td>
</tr>
<tr>
<td>25.163</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C122[0][A]</td>
<td>isp_inst/awb_top_inst/n44_s82/I0</td>
</tr>
<tr>
<td>25.452</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R61C122[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s82/F</td>
</tr>
<tr>
<td>25.836</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s125/I3</td>
</tr>
<tr>
<td>26.124</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R60C121[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s125/F</td>
</tr>
<tr>
<td>26.696</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][B]</td>
<td>isp_inst/awb_top_inst/n44_s98/I3</td>
</tr>
<tr>
<td>27.152</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R62C119[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s98/F</td>
</tr>
<tr>
<td>27.332</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C120[1][A]</td>
<td>isp_inst/awb_top_inst/n44_s108/I1</td>
</tr>
<tr>
<td>27.899</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R62C120[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s108/F</td>
</tr>
<tr>
<td>28.464</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C119[2][B]</td>
<td>isp_inst/awb_top_inst/n44_s90/I1</td>
</tr>
<tr>
<td>29.032</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R63C119[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s90/F</td>
</tr>
<tr>
<td>29.778</td>
<td>0.746</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td>isp_inst/awb_top_inst/n44_s75/I2</td>
</tr>
<tr>
<td>30.346</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C119[2][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s75/F</td>
</tr>
<tr>
<td>30.348</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[1][B]</td>
<td>isp_inst/awb_top_inst/n44_s70/I3</td>
</tr>
<tr>
<td>30.856</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R59C119[1][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n44_s70/F</td>
</tr>
<tr>
<td>31.641</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C122[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s75/I0</td>
</tr>
<tr>
<td>32.148</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C122[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s75/F</td>
</tr>
<tr>
<td>32.323</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C121[1][A]</td>
<td>isp_inst/awb_top_inst/n45_s62/I3</td>
</tr>
<tr>
<td>32.891</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C121[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s62/F</td>
</tr>
<tr>
<td>33.462</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C119[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s55/I0</td>
</tr>
<tr>
<td>34.036</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R62C119[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s55/F</td>
</tr>
<tr>
<td>34.568</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C121[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s52/I0</td>
</tr>
<tr>
<td>35.142</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C121[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s52/F</td>
</tr>
<tr>
<td>35.953</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][A]</td>
<td>isp_inst/awb_top_inst/n45_s51/I0</td>
</tr>
<tr>
<td>36.527</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R58C120[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n45_s51/F</td>
</tr>
<tr>
<td>37.181</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C122[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s30/I0</td>
</tr>
<tr>
<td>37.688</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R62C122[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s30/F</td>
</tr>
<tr>
<td>38.751</td>
<td>1.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td>isp_inst/awb_top_inst/n46_s29/I0</td>
</tr>
<tr>
<td>39.298</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s29/F</td>
</tr>
<tr>
<td>39.301</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[2][B]</td>
<td>isp_inst/awb_top_inst/n46_s24/I3</td>
</tr>
<tr>
<td>39.879</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R63C128[2][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s24/F</td>
</tr>
<tr>
<td>40.612</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][B]</td>
<td>isp_inst/awb_top_inst/n46_s85/I0</td>
</tr>
<tr>
<td>41.119</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R60C124[0][B]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n46_s85/F</td>
</tr>
<tr>
<td>42.268</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C129[3][A]</td>
<td>isp_inst/awb_top_inst/n47_s97/I1</td>
</tr>
<tr>
<td>42.842</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R62C129[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s97/F</td>
</tr>
<tr>
<td>43.228</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C129[1][A]</td>
<td>isp_inst/awb_top_inst/n47_s82/I3</td>
</tr>
<tr>
<td>43.736</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C129[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s82/F</td>
</tr>
<tr>
<td>44.119</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[1][A]</td>
<td>isp_inst/awb_top_inst/n47_s75/I1</td>
</tr>
<tr>
<td>44.687</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R59C128[1][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s75/F</td>
</tr>
<tr>
<td>44.899</td>
<td>0.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C127[3][A]</td>
<td>isp_inst/awb_top_inst/n47_s73/I1</td>
</tr>
<tr>
<td>45.191</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R59C127[3][A]</td>
<td style=" background: #97FFFF;">isp_inst/awb_top_inst/n47_s73/F</td>
</tr>
<tr>
<td>47.314</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C112[0][A]</td>
<td style=" font-weight:bold;">isp_inst/awb_top_inst/gain_B_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>17.397</td>
<td>6.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C112[0][A]</td>
<td>isp_inst/awb_top_inst/gain_B_12_s0/CLK</td>
</tr>
<tr>
<td>17.334</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C112[0][A]</td>
<td>isp_inst/awb_top_inst/gain_B_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 9.205%; route: 6.732, 90.795%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.166, 43.023%; route: 22.351, 56.018%; tC2Q: 0.382, 0.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 9.226%; route: 6.715, 90.774%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.274</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C72[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_2_s0/CLK</td>
</tr>
<tr>
<td>3.454</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R65C72[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_2_s0/Q</td>
</tr>
<tr>
<td>3.596</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s/I2</td>
</tr>
<tr>
<td>3.854</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R65C73[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s/F</td>
</tr>
<tr>
<td>3.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.703</td>
<td>1.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/CLK</td>
</tr>
<tr>
<td>5.738</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td>5.739</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.239, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 44.397%; route: 0.142, 24.569%; tC2Q: 0.180, 31.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.269, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.714</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.280</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C103[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>3.460</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C103[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0/Q</td>
</tr>
<tr>
<td>3.879</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C103[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.702</td>
<td>1.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C103[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>5.737</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0</td>
</tr>
<tr>
<td>5.714</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C103[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.268, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.280</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C107[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0/CLK</td>
</tr>
<tr>
<td>3.460</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C107[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_6_s0/Q</td>
</tr>
<tr>
<td>3.879</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C106[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.689</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C106[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0/CLK</td>
</tr>
<tr>
<td>5.724</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0</td>
</tr>
<tr>
<td>5.700</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C106[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.409</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.261</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C106[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0/CLK</td>
</tr>
<tr>
<td>3.441</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C106[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0/Q</td>
</tr>
<tr>
<td>3.860</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C105[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.669</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C105[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0/CLK</td>
</tr>
<tr>
<td>5.704</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0</td>
</tr>
<tr>
<td>5.680</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C105[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.408</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.261</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C106[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>3.441</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C106[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0/Q</td>
</tr>
<tr>
<td>3.860</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C105[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.664</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C105[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>5.699</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0</td>
</tr>
<tr>
<td>5.675</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C105[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.262</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C106[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>3.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R65C106[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0/Q</td>
</tr>
<tr>
<td>3.861</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C107[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.664</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C107[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>5.699</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0</td>
</tr>
<tr>
<td>5.675</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C107[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.266</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C107[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>3.446</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C107[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0/Q</td>
</tr>
<tr>
<td>3.865</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C106[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.664</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C106[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>5.699</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0</td>
</tr>
<tr>
<td>5.675</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C106[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.398</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.266</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C107[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>3.446</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C107[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0/Q</td>
</tr>
<tr>
<td>3.865</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C106[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.664</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C106[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>5.699</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0</td>
</tr>
<tr>
<td>5.675</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C106[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.398</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.716</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.291</td>
<td>1.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C104[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C104[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0/Q</td>
</tr>
<tr>
<td>4.010</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.705</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C103[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0/CLK</td>
</tr>
<tr>
<td>5.740</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0</td>
</tr>
<tr>
<td>5.716</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C103[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.256, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.539, 74.957%; tC2Q: 0.180, 25.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.680</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.266</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C105[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_9_s0/CLK</td>
</tr>
<tr>
<td>3.446</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R68C105[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_9_s0/Q</td>
</tr>
<tr>
<td>3.995</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C107[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.669</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C107[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_9_s0/CLK</td>
</tr>
<tr>
<td>5.704</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_9_s0</td>
</tr>
<tr>
<td>5.680</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C107[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.549, 75.300%; tC2Q: 0.180, 24.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.675</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.267</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C103[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>3.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R65C103[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0/Q</td>
</tr>
<tr>
<td>3.996</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C106[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.664</td>
<td>1.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C106[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>5.699</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0</td>
</tr>
<tr>
<td>5.675</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C106[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.397</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.549, 75.300%; tC2Q: 0.180, 24.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.230, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.143</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.289</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C102[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_6_s0/Q</td>
</tr>
<tr>
<td>3.888</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.132</td>
<td>3.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>4.167</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0</td>
</tr>
<tr>
<td>4.143</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C101[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.349%; route: 3.456, 83.651%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.143</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.289</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_7_s0/Q</td>
</tr>
<tr>
<td>3.888</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.132</td>
<td>3.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>4.167</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>4.143</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C101[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.349%; route: 3.456, 83.651%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.143</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.289</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C102[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_5_s0/Q</td>
</tr>
<tr>
<td>3.901</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.132</td>
<td>3.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>4.167</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>4.143</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C101[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.431, 70.552%; tC2Q: 0.180, 29.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.349%; route: 3.456, 83.651%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.143</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.289</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>3.469</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0/Q</td>
</tr>
<tr>
<td>3.901</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.132</td>
<td>3.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>4.167</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>4.143</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C101[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.431, 70.552%; tC2Q: 0.180, 29.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.349%; route: 3.456, 83.651%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.294</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C101[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>3.474</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C101[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_3_s0/Q</td>
</tr>
<tr>
<td>3.987</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C102[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.121</td>
<td>3.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C102[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>4.155</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0</td>
</tr>
<tr>
<td>4.132</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C102[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.826</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 74.007%; tC2Q: 0.180, 25.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.394%; route: 3.445, 83.606%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.294</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C101[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>3.474</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C101[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_2_s0/Q</td>
</tr>
<tr>
<td>3.989</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C102[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.121</td>
<td>3.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C102[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.155</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0</td>
</tr>
<tr>
<td>4.132</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C102[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.826</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.515, 74.101%; tC2Q: 0.180, 25.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.394%; route: 3.445, 83.606%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.126</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.269</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C102[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>3.449</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C102[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_0_s0/Q</td>
</tr>
<tr>
<td>3.985</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.114</td>
<td>3.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>4.149</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0</td>
</tr>
<tr>
<td>4.126</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C102[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.536, 74.869%; tC2Q: 0.180, 25.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.419%; route: 3.439, 83.581%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.126</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.294</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C101[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>3.474</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C101[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_1_s0/Q</td>
</tr>
<tr>
<td>4.013</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.114</td>
<td>3.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C102[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>4.149</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>4.126</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C102[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.820</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.539, 74.957%; tC2Q: 0.180, 25.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.419%; route: 3.439, 83.581%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.294</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C101[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>3.474</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C101[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0/Q</td>
</tr>
<tr>
<td>4.021</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C102[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.121</td>
<td>3.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C102[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>4.155</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>4.132</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C102[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.826</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.546, 75.215%; tC2Q: 0.180, 24.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.394%; route: 3.445, 83.606%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.286</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C52[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.466</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R45C52[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL56[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL56[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.251, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.268, 92.646%; tC2Q: 0.180, 7.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.781</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.287</td>
<td>1.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C53[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>3.467</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R44C53[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>5.805</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL71[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL71[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td>5.781</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL71[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.252, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.337, 92.850%; tC2Q: 0.180, 7.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_69_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.301</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C84[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_69_s0/CLK</td>
</tr>
<tr>
<td>3.481</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R60C84[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_69_s0/Q</td>
</tr>
<tr>
<td>3.619</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[16][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/DI[33]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.280</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[16][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.529</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[16][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.139, 43.529%; tC2Q: 0.180, 56.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.282</td>
<td>1.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C78[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_20_s0/CLK</td>
</tr>
<tr>
<td>3.462</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C78[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_20_s0/Q</td>
</tr>
<tr>
<td>3.680</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[16][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[20]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.275</td>
<td>1.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[16][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.524</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[16][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.247, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.217, 54.717%; tC2Q: 0.180, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.240, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>isp_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>isp_inst/out_data_G_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR103[B]</td>
<td>clk50m_ibuf/O</td>
</tr>
<tr>
<td>3.238</td>
<td>2.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C118[0][B]</td>
<td>isp_mode_1_s0/CLK</td>
</tr>
<tr>
<td>3.414</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R69C118[0][B]</td>
<td style=" font-weight:bold;">isp_mode_1_s0/Q</td>
</tr>
<tr>
<td>3.508</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C118[2][B]</td>
<td>n47_s4/I3</td>
</tr>
<tr>
<td>3.690</td>
<td>0.183</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R69C118[2][B]</td>
<td style=" background: #97FFFF;">n47_s4/F</td>
</tr>
<tr>
<td>3.997</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C111[0][A]</td>
<td>isp_inst/n108_s5/I0</td>
</tr>
<tr>
<td>4.307</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C111[0][A]</td>
<td style=" background: #97FFFF;">isp_inst/n108_s5/F</td>
</tr>
<tr>
<td>4.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C111[0][A]</td>
<td style=" font-weight:bold;">isp_inst/out_data_G_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>386</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.101</td>
<td>3.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C111[0][A]</td>
<td>isp_inst/out_data_G_1_s0/CLK</td>
</tr>
<tr>
<td>4.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>isp_inst/out_data_G_1_s0</td>
</tr>
<tr>
<td>4.137</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C111[0][A]</td>
<td>isp_inst/out_data_G_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.863</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.862%; route: 2.562, 79.138%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.493, 46.082%; route: 0.400, 37.427%; tC2Q: 0.176, 16.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.474%; route: 3.425, 83.526%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.485</td>
<td>3.736</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.604</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.506</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.736, 91.045%; tC2Q: 0.368, 8.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.476</td>
<td>3.727</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.604</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.506</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 91.024%; tC2Q: 0.368, 8.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.476</td>
<td>3.727</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.604</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.506</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 91.024%; tC2Q: 0.368, 8.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.604</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.466</td>
<td>3.717</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.604</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.506</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.717, 91.004%; tC2Q: 0.368, 8.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.423</td>
<td>3.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>7.940</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.506</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.674, 90.906%; tC2Q: 0.368, 9.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.423</td>
<td>3.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>7.940</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.506</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.674, 90.906%; tC2Q: 0.368, 9.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>3.671</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>7.940</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.506</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.671, 90.900%; tC2Q: 0.368, 9.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.417</td>
<td>3.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>7.940</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.506</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.668, 90.894%; tC2Q: 0.368, 9.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.940</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.417</td>
<td>3.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.684</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.126</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL40[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td>7.940</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.506</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.668, 90.894%; tC2Q: 0.368, 9.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.485</td>
<td>3.736</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.128</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.736, 91.045%; tC2Q: 0.368, 8.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.476</td>
<td>3.727</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.128</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 91.024%; tC2Q: 0.368, 8.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.476</td>
<td>3.727</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.128</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 91.024%; tC2Q: 0.368, 8.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.237</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.466</td>
<td>3.717</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.128</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.717, 91.004%; tC2Q: 0.368, 8.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.423</td>
<td>3.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>9.565</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.128</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.674, 90.906%; tC2Q: 0.368, 9.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.423</td>
<td>3.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>9.565</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.128</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.674, 90.906%; tC2Q: 0.368, 9.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>3.671</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>9.565</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.128</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.671, 90.900%; tC2Q: 0.368, 9.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.417</td>
<td>3.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.934</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>9.753</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>9.565</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.128</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.668, 90.894%; tC2Q: 0.368, 9.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.485</td>
<td>3.736</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.624</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>14.589</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>14.091</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.736, 91.045%; tC2Q: 0.368, 8.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.589, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.476</td>
<td>3.727</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.614</td>
<td>2.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>14.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>14.081</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.767</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 91.024%; tC2Q: 0.368, 8.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.580, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.476</td>
<td>3.727</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.625</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>14.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>14.092</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.756</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.727, 91.024%; tC2Q: 0.368, 8.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.591, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.466</td>
<td>3.717</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.624</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>14.589</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>14.091</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.758</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.717, 91.004%; tC2Q: 0.368, 8.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.589, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.423</td>
<td>3.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.658</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>14.623</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>14.470</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.724</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.674, 90.906%; tC2Q: 0.368, 9.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.623, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.423</td>
<td>3.674</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.658</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>14.623</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>14.470</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.724</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.674, 90.906%; tC2Q: 0.368, 9.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.623, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.420</td>
<td>3.671</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.655</td>
<td>2.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>14.620</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>14.467</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.726</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.671, 90.900%; tC2Q: 0.368, 9.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.621, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.382</td>
<td>2.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.749</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.417</td>
<td>3.668</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>2.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>14.618</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>14.465</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.729</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.947, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.668, 90.894%; tC2Q: 0.368, 9.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.618, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>304.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>305.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>300.000</td>
<td>300.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>302.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>303.266</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C101[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>303.442</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C101[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>303.525</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C101[3][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/n2281_s1/I0</td>
</tr>
<tr>
<td>303.850</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R68C101[3][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/n2281_s1/F</td>
</tr>
<tr>
<td>304.190</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C104[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>300.000</td>
<td>300.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>304.434</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>305.924</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C104[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>305.959</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td>305.825</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C104[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.658</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 35.183%; route: 0.422, 45.737%; tC2Q: 0.176, 19.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.490, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>304.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>305.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>300.000</td>
<td>300.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>302.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>303.266</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C101[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>303.442</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R68C101[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>303.525</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C101[3][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/n2281_s1/I0</td>
</tr>
<tr>
<td>303.850</td>
<td>0.325</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R68C101[3][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/n2281_s1/F</td>
</tr>
<tr>
<td>304.190</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C104[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>300.000</td>
<td>300.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>304.434</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>305.924</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C104[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>305.959</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td>305.825</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C104[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.658</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 35.183%; route: 0.422, 45.737%; tC2Q: 0.176, 19.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.490, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.700</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C142[1][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C142[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.216</td>
<td>1.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.189</td>
<td>1.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>6.224</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>6.377</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.489</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.336, 88.129%; tC2Q: 0.180, 11.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.755, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.700</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C142[1][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C142[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.338</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.189</td>
<td>1.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>6.224</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>6.377</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.489</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.459, 89.016%; tC2Q: 0.180, 10.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.755, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.700</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C142[1][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C142[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.216</td>
<td>1.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.674</td>
<td>-0.674</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.674</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.760</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.874</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>5.909</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>6.060</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.848</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.336, 88.129%; tC2Q: 0.180, 11.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.279</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.700</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C142[1][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C142[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.338</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.674</td>
<td>-0.674</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.674</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.760</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.874</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>5.909</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>6.060</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.848</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.459, 89.016%; tC2Q: 0.180, 10.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.377</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.700</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C142[1][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C142[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.658</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>6.189</td>
<td>1.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>6.224</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>6.377</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.489</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.779, 90.810%; tC2Q: 0.180, 9.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.755, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.728</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.908</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.658</td>
<td>1.750</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.114</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>6.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>6.149</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.302</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.750, 90.674%; tC2Q: 0.180, 9.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 21.906%; route: 1.312, 78.094%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.836</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.700</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C142[1][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C142[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.216</td>
<td>1.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.683</td>
<td>1.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>5.836</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.336, 88.129%; tC2Q: 0.180, 11.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.249, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.728</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.908</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.692</td>
<td>1.784</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.114</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>6.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>6.149</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.302</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.784, 90.835%; tC2Q: 0.180, 9.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 21.906%; route: 1.312, 78.094%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.728</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.908</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.711</td>
<td>1.804</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.114</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>6.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>6.149</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.302</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.804, 90.926%; tC2Q: 0.180, 9.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 21.906%; route: 1.312, 78.094%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.728</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.908</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.716</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.114</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>6.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL94[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>6.149</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>6.302</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 90.946%; tC2Q: 0.180, 9.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.368, 21.906%; route: 1.312, 78.094%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.700</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C142[1][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C142[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.338</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.680</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.459, 89.016%; tC2Q: 0.180, 10.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.060</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.700</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C142[1][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C142[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.658</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.674</td>
<td>-0.674</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.674</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>3.760</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.874</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>5.909</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>6.060</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.848</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.779, 90.810%; tC2Q: 0.180, 9.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.728</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.908</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.658</td>
<td>1.750</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.934</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.750, 90.674%; tC2Q: 0.180, 9.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.728</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.908</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.692</td>
<td>1.784</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.934</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.784, 90.835%; tC2Q: 0.180, 9.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.728</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.908</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.711</td>
<td>1.804</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.934</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.804, 90.926%; tC2Q: 0.180, 9.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.728</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.908</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.716</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL94[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>5.746</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL94[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/FCLK</td>
</tr>
<tr>
<td>5.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.934</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL94[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 90.946%; tC2Q: 0.180, 9.054%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.818</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.700</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C142[1][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R41C142[1][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>7.658</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.665</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>5.818</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.779, 90.810%; tC2Q: 0.180, 9.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.728</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.908</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.658</td>
<td>1.750</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.184</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.751</td>
<td>1.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.140</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.175</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.326</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.750, 90.674%; tC2Q: 0.180, 9.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.389, 19.892%; route: 1.567, 80.108%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.728</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.908</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.692</td>
<td>1.784</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.184</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.751</td>
<td>1.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.140</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.175</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.326</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.784, 90.835%; tC2Q: 0.180, 9.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.389, 19.892%; route: 1.567, 80.108%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.728</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.908</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.711</td>
<td>1.804</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>3.184</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>4.751</td>
<td>1.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.140</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>5.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/TCLK</td>
</tr>
<tr>
<td>5.175</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>5.326</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.804, 90.926%; tC2Q: 0.180, 9.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.389, 19.892%; route: 1.567, 80.108%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.728</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.908</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.658</td>
<td>1.750</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL65[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.251</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>3.286</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>3.439</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL65[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.477</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.750, 90.674%; tC2Q: 0.180, 9.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.728</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.908</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.711</td>
<td>1.804</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL96[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.278</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>3.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>3.466</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL96[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.450</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.804, 90.926%; tC2Q: 0.180, 9.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.728</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.908</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5076</td>
<td>R43C73[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.692</td>
<td>1.784</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL69[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5958</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.255</td>
<td>1.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen/PCLK</td>
</tr>
<tr>
<td>3.290</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
<tr>
<td>3.443</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL69[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.473</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.294, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.784, 90.835%; tC2Q: 0.180, 9.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.220, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.200</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.105</td>
<td>2.671</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.304</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.200</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.105</td>
<td>2.671</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.304</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.204</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.096</td>
<td>2.662</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.299</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.204</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.096</td>
<td>2.662</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.299</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.204</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.096</td>
<td>2.662</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.299</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.204</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.096</td>
<td>2.662</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.299</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.204</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.096</td>
<td>2.662</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.299</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_7_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.208</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.434</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.086</td>
<td>2.652</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>9.294</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.241</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.187</td>
<td>2.382</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.176</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.428</td>
<td>1.252</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.241</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>7.805</td>
<td>4.434</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.187</td>
<td>2.382</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>11.176</td>
<td>4.434</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.428</td>
<td>1.252</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5958</td>
<td>ui_clk</td>
<td>-6.068</td>
<td>2.740</td>
</tr>
<tr>
<td>5076</td>
<td>ui_clk_sync_rst</td>
<td>-3.882</td>
<td>4.147</td>
</tr>
<tr>
<td>386</td>
<td>camera_pclk_d</td>
<td>-98.088</td>
<td>6.759</td>
</tr>
<tr>
<td>342</td>
<td>ddr_init_internal_rr</td>
<td>4.996</td>
<td>4.173</td>
</tr>
<tr>
<td>342</td>
<td>eye_calib_start_rr</td>
<td>3.651</td>
<td>5.347</td>
</tr>
<tr>
<td>325</td>
<td>eye_calib_start_rr[0]</td>
<td>3.653</td>
<td>5.111</td>
</tr>
<tr>
<td>292</td>
<td>dqsts1</td>
<td>4.547</td>
<td>4.550</td>
</tr>
<tr>
<td>291</td>
<td>dqs_reg</td>
<td>4.998</td>
<td>3.828</td>
</tr>
<tr>
<td>257</td>
<td>phy_rddata_valid_d1</td>
<td>5.795</td>
<td>3.128</td>
</tr>
<tr>
<td>171</td>
<td>rdfifo_clk</td>
<td>-12.010</td>
<td>2.768</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R44C65</td>
<td>70.83%</td>
</tr>
<tr>
<td>R62C105</td>
<td>69.44%</td>
</tr>
<tr>
<td>R54C61</td>
<td>66.67%</td>
</tr>
<tr>
<td>R66C66</td>
<td>66.67%</td>
</tr>
<tr>
<td>R64C65</td>
<td>66.67%</td>
</tr>
<tr>
<td>R66C57</td>
<td>65.28%</td>
</tr>
<tr>
<td>R64C56</td>
<td>65.28%</td>
</tr>
<tr>
<td>R48C120</td>
<td>65.28%</td>
</tr>
<tr>
<td>R60C85</td>
<td>63.89%</td>
</tr>
<tr>
<td>R66C65</td>
<td>62.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
