#-----------------------------------------------------------
# PlanAhead v14.3 (64-bit)
# Build 209282 by xbuild on Thu Oct 18 20:46:04 MDT 2012
# Start of session at: Mon Oct 28 11:49:30 2013
# Process ID: 26732
# Log file: /Gameboy/DRAM/planAhead_run_1/planAhead.log
# Journal file: /Gameboy/DRAM/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /Gameboy/DRAM/pa.fromNetlist.tcl
# create_project -name DRAM -dir "/Gameboy/DRAM/planAhead_run_1" -part xc5vlx110tff1136-1
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/Gameboy/DRAM/tb.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/Gameboy/DRAM} {ipcore_dir} }
# add_files [list {ipcore_dir/dram.ncf}] -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "tb.ucf" [current_fileset -constrset]
Adding file '/Gameboy/DRAM/tb.ucf' to fileset 'constrs_1'
# add_files [list {tb.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc5vlx110tff1136-1
Release 14.3 - ngc2edif P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.3 - ngc2edif P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design tb.ngc ...
WARNING:NetListWriters:298 - No output is written to tb.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file tb.edif ...
ngc2edif: Total memory usage is 102908 kilobytes

Parsing EDIF File [./planAhead_run_1/DRAM.data/cache/tb_ngc_c9e3415f.edif]
Finished Parsing EDIF File [./planAhead_run_1/DRAM.data/cache/tb_ngc_c9e3415f.edif]
Release 14.3 - ngc2edif P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.3 - ngc2edif P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design dram.ngc ...
WARNING:NetListWriters:298 - No output is written to dram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dram.edif ...
ngc2edif: Total memory usage is 103636 kilobytes

Reading core file '/Gameboy/DRAM/ipcore_dir/dram.ngc' for (cell view 'dram', library 'tb_lib', file 'tb.ngc')
Parsing EDIF File [./planAhead_run_1/DRAM.data/cache/dram_ngc_c4e0e564.edif]
Finished Parsing EDIF File [./planAhead_run_1/DRAM.data/cache/dram_ngc_c4e0e564.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
INFO: [Device 21-21] Reading bus macro file /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/virtex5/pr_bus_macros.xml
Loading clock regions from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ClockBuffers.xml
Loading package from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ff1136/Package.xml
Loading io standards from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/virtex5/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ff1136/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/virtex5/drc.xml
Parsing UCF File [/Gameboy/DRAM/ipcore_dir/dram.ncf]
Finished Parsing UCF File [/Gameboy/DRAM/ipcore_dir/dram.ncf]
Parsing UCF File [/Gameboy/DRAM/tb.ucf]
Finished Parsing UCF File [/Gameboy/DRAM/tb.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUFG, BUFG): 1 instances

Phase 0 | Netlist Checksum: 6499c7c3
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2952.129 ; gain = 285.273
startgroup
set_property package_pin AH15 [get_ports clka]
endgroup
startgroup
set_property package_pin H18 [get_ports {douta[7]}]
endgroup
startgroup
set_property package_pin L18 [get_ports {douta[6]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {douta[5]}]
endgroup
startgroup
set_property package_pin AD26 [get_ports {douta[4]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {douta[3]}]
endgroup
startgroup
set_property package_pin AD25 [get_ports {douta[2]}]
endgroup
startgroup
set_property package_pin AD24 [get_ports {douta[1]}]
endgroup
startgroup
set_property package_pin AE24 [get_ports {douta[0]}]
endgroup
startgroup
set_property package_pin AC24 [get_ports {dina[0]}]
endgroup
startgroup
set_property package_pin AC25 [get_ports {dina[1]}]
endgroup
startgroup
set_property package_pin AE26 [get_ports {dina[2]}]
endgroup
startgroup
set_property package_pin AE27 [get_ports {dina[3]}]
endgroup
startgroup
set_property package_pin AF26 [get_ports {addra[0]}]
endgroup
startgroup
set_property package_pin AF25 [get_ports {addra[1]}]
endgroup
startgroup
set_property package_pin AG27 [get_ports {addra[2]}]
endgroup
startgroup
set_property package_pin U25 [get_ports {addra[3]}]
endgroup
set_property package_pin "" [get_ports [list  {dina[0]}]]
set_property package_pin "" [get_ports [list  {dina[1]}]]
startgroup
set_property package_pin AC25 [get_ports {dina[0]}]
endgroup
set_property package_pin "" [get_ports [list  {dina[2]}]]
startgroup
set_property package_pin AE26 [get_ports {dina[1]}]
endgroup
set_property package_pin "" [get_ports [list  {dina[3]}]]
startgroup
set_property package_pin AE27 [get_ports {dina[2]}]
endgroup
startgroup
set_property package_pin AC24 [get_ports wea]
endgroup
save_design
exit
INFO: [Common 17-206] Exiting PlanAhead at Mon Oct 28 11:55:19 2013...
INFO: [Common 17-83] Releasing license: PlanAhead
