timestamp=1607404005293

[~A]
D:/ASUS/Documents/Google Drive - udea.edu.co/Fabian_Documentos/Proyectos/TutorialesFPGA/5_ClockDivision/TestClock/ClockDivisionSrc.v=0*396*1240
D:/ASUS/Documents/Google Drive - udea.edu.co/Fabian_Documentos/Proyectos/TutorialesFPGA/5_ClockDivision/TestClock/testClock.v=0*2279*2956
LastVerilogToplevel=divide_tb
ModifyID=2
Version=74

[$root]
A/$root=22|||1*2335
BinI32/$root=3*3363
SLP=3*3467
Version=10.5.216.6767 (Windows)|0000000a789cd34d494a57d02d33ca360500104b02f0|c73a565f2ade592f8ac1c68f484c9216f152bacfa5784f36b261640cdd28d500

[divide]
A/divide=22|./../ClockDivisionSrc.v|18|1*374
BinI32/divide=3*172
R=./../ClockDivisionSrc.v|18
SLP=3*2515
Version=10.5.216.6767 (Windows)|0000000a789cd34d494a57d02d33ca360500104b02f0|bc36abb14c1aa6139ed05fb8fcd9f654c4496d7c717921ab8dea5ade30ab1a3e

[divide_tb]
A/divide_tb=22|./../testClock.v|20|1*2709
BinI32/divide_tb=3*3535
R=./../testClock.v|20
SLP=3*3993
Version=10.5.216.6767 (Windows)|0000000a789cd34d494a57d02d33ca360500104b02f0|5c29f509fc9de33f5d7d87302b3d8dc8ca3f2bfb9615ce8da1628794c98150fed44c5ae4b5c4068f016d68822a2f431c

[~MFT]
0=4|0work.mgf|2956|0
1=3|1work.mgf|2709|374
3=6|3work.mgf|3993|172

[~U]
$root=12|0*1933|
divide=12|0*166||0x10
divide_tb=12|0*2115||0x10
