// Seed: 3053589289
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3, id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    output supply1 id_3,
    output tri0 id_4,
    input supply0 id_5,
    output wire id_6,
    input tri1 id_7,
    output supply0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply0 id_11,
    output uwire id_12,
    input tri id_13,
    input wor id_14,
    output wand id_15,
    input supply0 id_16,
    input tri1 id_17
);
  assign id_15 = 1'b0;
  assign id_4  = 1;
  assign id_8  = {id_13, 1'b0, id_2} && 1;
  xnor (
      id_15,
      id_13,
      id_1,
      id_2,
      id_9,
      id_5,
      id_19,
      id_11,
      id_0,
      id_16,
      id_17,
      id_14,
      id_20,
      id_21,
      id_7
  );
  wand id_19, id_20 = 1'b0;
  wire id_21;
  module_0(
      id_21, id_19
  );
  wire id_22;
  rnmos (1);
endmodule
