

================================================================
== Vivado HLS Report for 'mergesort'
================================================================
* Date:           Thu Mar  1 10:51:46 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        RTL_mergesort.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.59|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|  909|   58|  910|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+-----+-----+-----+-----+---------+
        |                  |       |  Latency  |  Interval | Pipeline|
        |     Instance     | Module| min | max | min | max |   Type  |
        +------------------+-------+-----+-----+-----+-----+---------+
        |grp_merge_fu_154  |merge  |    8|   41|    8|   41|   none  |
        +------------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- FOR1    |   56|  908| 14 ~ 227 |          -|          -|      4|    no    |
        | + FOR2   |   12|  225|  12 ~ 45 |          -|          -| 1 ~ 5 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     788|    436|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|    2560|   1096|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    238|
|Register         |        -|      -|     454|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    3802|   1770|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       3|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------+-------+---------+-------+------+------+
    |     Instance     | Module| BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------+-------+---------+-------+------+------+
    |grp_merge_fu_154  |merge  |        0|      0|  2560|  1096|
    +------------------+-------+---------+-------+------+------+
    |Total             |       |        0|      0|  2560|  1096|
    +------------------+-------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+-----+----+------------+------------+
    |     Variable Name    | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+-----+----+------------+------------+
    |c_assign_fu_224_p2    |     +    |      0|  197|  69|          64|          64|
    |tmp1_fu_212_p2        |     +    |      0|  197|  69|          64|           2|
    |tmp_5_fu_218_p2       |     +    |      0|  197|  69|          64|          64|
    |x_1_fu_229_p2         |     +    |      0|  197|  69|          64|          64|
    |tmp_3_fu_206_p2       |   icmp   |      0|    0|  32|          64|           4|
    |tmp_fu_194_p2         |   icmp   |      0|    0|  32|          64|           4|
    |tmp_i_fu_234_p2       |   icmp   |      0|    0|  32|          64|           4|
    |c_assign_1_fu_239_p3  |  select  |      0|    0|  64|           1|          64|
    +----------------------+----------+-------+-----+----+------------+------------+
    |Total                 |          |      0|  788| 436|         449|         270|
    +----------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  40|          7|    1|          7|
    |arr_0_o         |   9|          2|   64|        128|
    |arr_0_o_ap_vld  |   9|          2|    1|          2|
    |arr_1_o         |   9|          2|   64|        128|
    |arr_1_o_ap_vld  |   9|          2|    1|          2|
    |arr_2_o         |   9|          2|   64|        128|
    |arr_2_o_ap_vld  |   9|          2|    1|          2|
    |arr_3_o         |   9|          2|   64|        128|
    |arr_3_o_ap_vld  |   9|          2|    1|          2|
    |arr_4_o         |   9|          2|   64|        128|
    |arr_4_o_ap_vld  |   9|          2|    1|          2|
    |arr_5_o         |   9|          2|   64|        128|
    |arr_5_o_ap_vld  |   9|          2|    1|          2|
    |arr_6_o         |   9|          2|   64|        128|
    |arr_6_o_ap_vld  |   9|          2|    1|          2|
    |arr_7_o         |   9|          2|   64|        128|
    |arr_7_o_ap_vld  |   9|          2|    1|          2|
    |arr_8_o         |   9|          2|   64|        128|
    |arr_8_o_ap_vld  |   9|          2|    1|          2|
    |arr_9_o         |   9|          2|   64|        128|
    |arr_9_o_ap_vld  |   9|          2|    1|          2|
    |m_reg_130       |   9|          2|   64|        128|
    |x_reg_142       |   9|          2|   64|        128|
    +----------------+----+-----------+-----+-----------+
    |Total           | 238|         51|  779|       1563|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_reg_grp_merge_fu_154_ap_start  |   1|   0|    1|          0|
    |c_assign_1_reg_275                |  64|   0|   64|          0|
    |c_assign_reg_264                  |  64|   0|   64|          0|
    |m_1_reg_249                       |  63|   0|   64|          1|
    |m_reg_130                         |  64|   0|   64|          0|
    |tmp_5_reg_259                     |  64|   0|   64|          0|
    |x_1_reg_270                       |  64|   0|   64|          0|
    |x_reg_142                         |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 454|   0|  455|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   mergesort  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   mergesort  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   mergesort  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   mergesort  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   mergesort  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   mergesort  | return value |
|arr_0_i         |  in |   64|   ap_ovld  |     arr_0    |    pointer   |
|arr_0_o         | out |   64|   ap_ovld  |     arr_0    |    pointer   |
|arr_0_o_ap_vld  | out |    1|   ap_ovld  |     arr_0    |    pointer   |
|arr_1_i         |  in |   64|   ap_ovld  |     arr_1    |    pointer   |
|arr_1_o         | out |   64|   ap_ovld  |     arr_1    |    pointer   |
|arr_1_o_ap_vld  | out |    1|   ap_ovld  |     arr_1    |    pointer   |
|arr_2_i         |  in |   64|   ap_ovld  |     arr_2    |    pointer   |
|arr_2_o         | out |   64|   ap_ovld  |     arr_2    |    pointer   |
|arr_2_o_ap_vld  | out |    1|   ap_ovld  |     arr_2    |    pointer   |
|arr_3_i         |  in |   64|   ap_ovld  |     arr_3    |    pointer   |
|arr_3_o         | out |   64|   ap_ovld  |     arr_3    |    pointer   |
|arr_3_o_ap_vld  | out |    1|   ap_ovld  |     arr_3    |    pointer   |
|arr_4_i         |  in |   64|   ap_ovld  |     arr_4    |    pointer   |
|arr_4_o         | out |   64|   ap_ovld  |     arr_4    |    pointer   |
|arr_4_o_ap_vld  | out |    1|   ap_ovld  |     arr_4    |    pointer   |
|arr_5_i         |  in |   64|   ap_ovld  |     arr_5    |    pointer   |
|arr_5_o         | out |   64|   ap_ovld  |     arr_5    |    pointer   |
|arr_5_o_ap_vld  | out |    1|   ap_ovld  |     arr_5    |    pointer   |
|arr_6_i         |  in |   64|   ap_ovld  |     arr_6    |    pointer   |
|arr_6_o         | out |   64|   ap_ovld  |     arr_6    |    pointer   |
|arr_6_o_ap_vld  | out |    1|   ap_ovld  |     arr_6    |    pointer   |
|arr_7_i         |  in |   64|   ap_ovld  |     arr_7    |    pointer   |
|arr_7_o         | out |   64|   ap_ovld  |     arr_7    |    pointer   |
|arr_7_o_ap_vld  | out |    1|   ap_ovld  |     arr_7    |    pointer   |
|arr_8_i         |  in |   64|   ap_ovld  |     arr_8    |    pointer   |
|arr_8_o         | out |   64|   ap_ovld  |     arr_8    |    pointer   |
|arr_8_o_ap_vld  | out |    1|   ap_ovld  |     arr_8    |    pointer   |
|arr_9_i         |  in |   64|   ap_ovld  |     arr_9    |    pointer   |
|arr_9_o         | out |   64|   ap_ovld  |     arr_9    |    pointer   |
|arr_9_o_ap_vld  | out |    1|   ap_ovld  |     arr_9    |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

