

================================================================
== Vivado HLS Report for 'GenerationGenerator_generateGeneration'
================================================================
* Date:           Thu Dec 20 15:06:53 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        GeneticAlgoHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     7.474|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  269|  269|  269|  269|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  268|  268|       268|          -|          -|  inf |    no    |
        | + mutateChild1  |  128|  128|         2|          2|          2|    64|    yes   |
        | + mutateChild2  |  128|  128|         2|          2|          2|    64|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 2
  Pipeline-0 : II = 2, D = 2, States = { 7 8 }
  Pipeline-1 : II = 2, D = 2, States = { 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	9  / (exitcond1)
	8  / (!exitcond1)
8 --> 
	7  / true
9 --> 
	10  / true
10 --> 
	12  / (exitcond)
	11  / (!exitcond)
11 --> 
	10  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !188"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !192"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %startGenerating), !map !196"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %generatingDone), !map !200"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_parent1), !map !204"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_parent2), !map !208"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_child1), !map !212"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_child2), !map !216"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %mutation_probability), !map !220"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %random), !map !224"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %GenerationGenerator_randomNumberIndex_V), !map !228"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %GenerationGenerator_trueRandomIndex_V), !map !232"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([160 x i24]* %GenerationGenerator_randomNumbers_V), !map !236"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:34]   --->   Operation 29 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:35]   --->   Operation 30 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [16 x i8]* @p_str4, i32 0, i32 0, i1* %startGenerating) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:36]   --->   Operation 31 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [15 x i8]* @p_str5, i32 0, i32 0, i1* %generatingDone) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:37]   --->   Operation 32 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [19 x i8]* @p_str7, i32 0, i32 0, i64* %generation_parent1) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:38]   --->   Operation 33 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [19 x i8]* @p_str8, i32 0, i32 0, i64* %generation_parent2) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:39]   --->   Operation 34 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [18 x i8]* @p_str9, i32 0, i32 0, i64* %generation_child1) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:40]   --->   Operation 35 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [18 x i8]* @p_str10, i32 0, i32 0, i64* %generation_child2) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:41]   --->   Operation 36 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str11, [21 x i8]* @p_str12, i32 0, i32 0, i24* %mutation_probability) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:42]   --->   Operation 37 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str11, [7 x i8]* @p_str13, i32 0, i32 0, i24* %random) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:43]   --->   Operation 38 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([20 x i8]* @p_str, i32 2, [19 x i8]* @p_str21) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:44]   --->   Operation 39 'specprocessdef' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str15)" [../GenerationGenerator/GenerationGenerator.cpp:44]   --->   Operation 40 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str16) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:44]   --->   Operation 41 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:44]   --->   Operation 42 'specstatebegin' 'p_ssdm_reset_v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %generation_parent1, [10 x i8]* @p_str22, i32 0, i32 0, [1 x i8]* @p_str16, i32 0, i32 0, [5 x i8]* @p_str23, [1 x i8]* @p_str16, [1 x i8]* @p_str16, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str16) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:34]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:34]   --->   Operation 44 'specstateend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str15, i32 %tmp_9)" [../GenerationGenerator/GenerationGenerator.cpp:34]   --->   Operation 45 'specregionend' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "br label %_ZN7_ap_sc_7sc_core4waitEi.exit7" [../GenerationGenerator/GenerationGenerator.cpp:34]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:44]   --->   Operation 47 'wait' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %startGenerating)" [../GenerationGenerator/GenerationGenerator.cpp:44]   --->   Operation 48 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Poll(i1 %tmp)" [../GenerationGenerator/GenerationGenerator.cpp:44]   --->   Operation 49 'poll' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %generatingDone, i1 false)" [../GenerationGenerator/GenerationGenerator.cpp:45]   --->   Operation 50 'write' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:46]   --->   Operation 51 'wait' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.00ns)   --->   "%val_V_3 = call i64 @_ssdm_op_Read.s_axilite.volatile.i64P(i64* %generation_parent1)" [../GenerationGenerator/GenerationGenerator.cpp:49]   --->   Operation 52 'read' 'val_V_3' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:50]   --->   Operation 53 'wait' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%val_V_4 = call i64 @_ssdm_op_Read.ap_auto.volatile.i64P(i64* %generation_parent2)" [../GenerationGenerator/GenerationGenerator.cpp:51]   --->   Operation 54 'read' 'val_V_4' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.29>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:52]   --->   Operation 55 'wait' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%GenerationGenerator_s = call i24 @_ssdm_op_Read.ap_auto.i24P(i24* %GenerationGenerator_trueRandomIndex_V)" [../GenerationGenerator/GenerationGenerator.cpp:23->../GenerationGenerator/GenerationGenerator.cpp:62]   --->   Operation 56 'read' 'GenerationGenerator_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.45ns)   --->   "%tmp_4 = icmp eq i24 %GenerationGenerator_s, 23" [../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:62]   --->   Operation 57 'icmp' 'tmp_4' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (2.31ns)   --->   "%tmp_5 = add i24 %GenerationGenerator_s, 1" [../GenerationGenerator/GenerationGenerator.cpp:28->../GenerationGenerator/GenerationGenerator.cpp:62]   --->   Operation 58 'add' 'tmp_5' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.69ns)   --->   "%storemerge_i = select i1 %tmp_4, i24 0, i24 %tmp_5" [../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:62]   --->   Operation 59 'select' 'storemerge_i' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (2.45ns)   --->   "%tmp_7 = icmp eq i24 %storemerge_i, 23" [../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:63]   --->   Operation 60 'icmp' 'tmp_7' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (2.31ns)   --->   "%tmp_8 = add i24 %storemerge_i, 1" [../GenerationGenerator/GenerationGenerator.cpp:28->../GenerationGenerator/GenerationGenerator.cpp:63]   --->   Operation 61 'add' 'tmp_8' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.69ns)   --->   "%p_tmp_8 = select i1 %tmp_7, i24 0, i24 %tmp_8" [../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:63]   --->   Operation 62 'select' 'p_tmp_8' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i24P(i24* %GenerationGenerator_trueRandomIndex_V, i24 %p_tmp_8)" [../GenerationGenerator/GenerationGenerator.cpp:25->../GenerationGenerator/GenerationGenerator.cpp:63]   --->   Operation 63 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%val_V = call i24 @_ssdm_op_Read.ap_auto.volatile.i24P(i24* %mutation_probability)" [../GenerationGenerator/GenerationGenerator.cpp:92]   --->   Operation 64 'read' 'val_V' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"   --->   Operation 65 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:93]   --->   Operation 66 'wait' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.76ns)   --->   "br label %1" [../GenerationGenerator/GenerationGenerator.cpp:96]   --->   Operation 67 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%GenerationGenerator_2 = phi i24 [ %p_tmp_8, %_ZN7_ap_sc_7sc_core4waitEi.exit7 ], [ %p_tmp_s, %._crit_edge ]" [../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:63]   --->   Operation 68 'phi' 'GenerationGenerator_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%v_V = phi i64 [ %val_V_4, %_ZN7_ap_sc_7sc_core4waitEi.exit7 ], [ %p_0274_1, %._crit_edge ]"   --->   Operation 69 'phi' 'v_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%j = phi i7 [ 0, %_ZN7_ap_sc_7sc_core4waitEi.exit7 ], [ %j_1, %._crit_edge ]"   --->   Operation 70 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.48ns)   --->   "%exitcond1 = icmp eq i7 %j, -64" [../GenerationGenerator/GenerationGenerator.cpp:96]   --->   Operation 71 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 72 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.87ns)   --->   "%j_1 = add i7 %j, 1" [../GenerationGenerator/GenerationGenerator.cpp:96]   --->   Operation 73 'add' 'j_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %trueRandom.exit721" [../GenerationGenerator/GenerationGenerator.cpp:96]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_s = zext i24 %GenerationGenerator_2 to i64" [../GenerationGenerator/GenerationGenerator.cpp:23->../GenerationGenerator/GenerationGenerator.cpp:98]   --->   Operation 75 'zext' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%GenerationGenerator_3 = getelementptr [160 x i24]* %GenerationGenerator_randomNumbers_V, i64 0, i64 %tmp_s" [../GenerationGenerator/GenerationGenerator.cpp:23->../GenerationGenerator/GenerationGenerator.cpp:98]   --->   Operation 76 'getelementptr' 'GenerationGenerator_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 77 [2/2] (3.25ns)   --->   "%GenerationGenerator_4 = load i24* %GenerationGenerator_3, align 4" [../GenerationGenerator/GenerationGenerator.cpp:23->../GenerationGenerator/GenerationGenerator.cpp:98]   --->   Operation 77 'load' 'GenerationGenerator_4' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 160> <RAM>

State 8 <SV = 7> <Delay = 7.47>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%j_cast2 = zext i7 %j to i32" [../GenerationGenerator/GenerationGenerator.cpp:96]   --->   Operation 78 'zext' 'j_cast2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str25) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:96]   --->   Operation 79 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)" [../GenerationGenerator/GenerationGenerator.cpp:96]   --->   Operation 80 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:97]   --->   Operation 81 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/2] (3.25ns)   --->   "%GenerationGenerator_4 = load i24* %GenerationGenerator_3, align 4" [../GenerationGenerator/GenerationGenerator.cpp:23->../GenerationGenerator/GenerationGenerator.cpp:98]   --->   Operation 82 'load' 'GenerationGenerator_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 160> <RAM>
ST_8 : Operation 83 [1/1] (2.45ns)   --->   "%tmp_1 = icmp eq i24 %GenerationGenerator_2, 23" [../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:98]   --->   Operation 83 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (2.31ns)   --->   "%tmp_2 = add i24 %GenerationGenerator_2, 1" [../GenerationGenerator/GenerationGenerator.cpp:28->../GenerationGenerator/GenerationGenerator.cpp:98]   --->   Operation 84 'add' 'tmp_2' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.69ns)   --->   "%p_tmp_s = select i1 %tmp_1, i24 0, i24 %tmp_2" [../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:98]   --->   Operation 85 'select' 'p_tmp_s' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i24P(i24* %GenerationGenerator_trueRandomIndex_V, i24 %p_tmp_s)" [../GenerationGenerator/GenerationGenerator.cpp:25->../GenerationGenerator/GenerationGenerator.cpp:98]   --->   Operation 86 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (2.45ns)   --->   "%tmp_6 = icmp ult i24 %GenerationGenerator_4, %val_V" [../GenerationGenerator/GenerationGenerator.cpp:98]   --->   Operation 87 'icmp' 'tmp_6' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (1.76ns)   --->   "br i1 %tmp_6, label %2, label %._crit_edge" [../GenerationGenerator/GenerationGenerator.cpp:98]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node child1_V_1)   --->   "%op2_assign = shl i32 1, %j_cast2" [../GenerationGenerator/GenerationGenerator.cpp:99]   --->   Operation 89 'shl' 'op2_assign' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node child1_V_1)   --->   "%tmp_10 = sext i32 %op2_assign to i64" [../GenerationGenerator/GenerationGenerator.cpp:99]   --->   Operation 90 'sext' 'tmp_10' <Predicate = (tmp_6)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (3.04ns) (out node of the LUT)   --->   "%child1_V_1 = xor i64 %v_V, %tmp_10" [../GenerationGenerator/GenerationGenerator.cpp:99]   --->   Operation 91 'xor' 'child1_V_1' <Predicate = (tmp_6)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (1.76ns)   --->   "br label %._crit_edge" [../GenerationGenerator/GenerationGenerator.cpp:100]   --->   Operation 92 'br' <Predicate = (tmp_6)> <Delay = 1.76>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%p_0274_1 = phi i64 [ %child1_V_1, %2 ], [ %v_V, %trueRandom.exit721 ]"   --->   Operation 93 'phi' 'p_0274_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_3)" [../GenerationGenerator/GenerationGenerator.cpp:101]   --->   Operation 94 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "br label %1" [../GenerationGenerator/GenerationGenerator.cpp:96]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 1.76>
ST_9 : Operation 96 [1/1] (1.76ns)   --->   "br label %.preheader" [../GenerationGenerator/GenerationGenerator.cpp:104]   --->   Operation 96 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%GenerationGenerator_5 = phi i24 [ %p_tmp_1, %._crit_edge709 ], [ %GenerationGenerator_2, %.preheader.preheader ]" [../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:106]   --->   Operation 97 'phi' 'GenerationGenerator_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%v_V_1 = phi i64 [ %p_0438_1, %._crit_edge709 ], [ %val_V_3, %.preheader.preheader ]"   --->   Operation 98 'phi' 'v_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%j1 = phi i7 [ %j_2, %._crit_edge709 ], [ 0, %.preheader.preheader ]"   --->   Operation 99 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %j1, -64" [../GenerationGenerator/GenerationGenerator.cpp:104]   --->   Operation 100 'icmp' 'exitcond' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 101 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (1.87ns)   --->   "%j_2 = add i7 %j1, 1" [../GenerationGenerator/GenerationGenerator.cpp:104]   --->   Operation 102 'add' 'j_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %_ZN7_ap_sc_7sc_core4waitEi.exit5, label %trueRandom.exit723" [../GenerationGenerator/GenerationGenerator.cpp:104]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_14 = zext i24 %GenerationGenerator_5 to i64" [../GenerationGenerator/GenerationGenerator.cpp:23->../GenerationGenerator/GenerationGenerator.cpp:106]   --->   Operation 104 'zext' 'tmp_14' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%GenerationGenerator_6 = getelementptr [160 x i24]* %GenerationGenerator_randomNumbers_V, i64 0, i64 %tmp_14" [../GenerationGenerator/GenerationGenerator.cpp:23->../GenerationGenerator/GenerationGenerator.cpp:106]   --->   Operation 105 'getelementptr' 'GenerationGenerator_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 106 [2/2] (3.25ns)   --->   "%GenerationGenerator_7 = load i24* %GenerationGenerator_6, align 4" [../GenerationGenerator/GenerationGenerator.cpp:23->../GenerationGenerator/GenerationGenerator.cpp:106]   --->   Operation 106 'load' 'GenerationGenerator_7' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 160> <RAM>
ST_10 : Operation 107 [1/1] (2.45ns)   --->   "%tmp_15 = icmp eq i24 %GenerationGenerator_5, 23" [../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:106]   --->   Operation 107 'icmp' 'tmp_15' <Predicate = (!exitcond)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (2.31ns)   --->   "%tmp_16 = add i24 %GenerationGenerator_5, 1" [../GenerationGenerator/GenerationGenerator.cpp:28->../GenerationGenerator/GenerationGenerator.cpp:106]   --->   Operation 108 'add' 'tmp_16' <Predicate = (!exitcond)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.69ns)   --->   "%p_tmp_1 = select i1 %tmp_15, i24 0, i24 %tmp_16" [../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:106]   --->   Operation 109 'select' 'p_tmp_1' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 9> <Delay = 7.47>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%j1_cast1 = zext i7 %j1 to i32" [../GenerationGenerator/GenerationGenerator.cpp:104]   --->   Operation 110 'zext' 'j1_cast1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str26) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:104]   --->   Operation 111 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [../GenerationGenerator/GenerationGenerator.cpp:104]   --->   Operation 112 'specregionbegin' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:105]   --->   Operation 113 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/2] (3.25ns)   --->   "%GenerationGenerator_7 = load i24* %GenerationGenerator_6, align 4" [../GenerationGenerator/GenerationGenerator.cpp:23->../GenerationGenerator/GenerationGenerator.cpp:106]   --->   Operation 114 'load' 'GenerationGenerator_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 160> <RAM>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i24P(i24* %GenerationGenerator_trueRandomIndex_V, i24 %p_tmp_1)" [../GenerationGenerator/GenerationGenerator.cpp:25->../GenerationGenerator/GenerationGenerator.cpp:106]   --->   Operation 115 'write' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (2.45ns)   --->   "%tmp_17 = icmp ult i24 %GenerationGenerator_7, %val_V" [../GenerationGenerator/GenerationGenerator.cpp:106]   --->   Operation 116 'icmp' 'tmp_17' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (1.76ns)   --->   "br i1 %tmp_17, label %3, label %._crit_edge709" [../GenerationGenerator/GenerationGenerator.cpp:106]   --->   Operation 117 'br' <Predicate = true> <Delay = 1.76>
ST_11 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node child2_V_1)   --->   "%op2_assign_1 = shl i32 1, %j1_cast1" [../GenerationGenerator/GenerationGenerator.cpp:107]   --->   Operation 118 'shl' 'op2_assign_1' <Predicate = (tmp_17)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node child2_V_1)   --->   "%tmp_18 = sext i32 %op2_assign_1 to i64" [../GenerationGenerator/GenerationGenerator.cpp:107]   --->   Operation 119 'sext' 'tmp_18' <Predicate = (tmp_17)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (3.04ns) (out node of the LUT)   --->   "%child2_V_1 = xor i64 %v_V_1, %tmp_18" [../GenerationGenerator/GenerationGenerator.cpp:107]   --->   Operation 120 'xor' 'child2_V_1' <Predicate = (tmp_17)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (1.76ns)   --->   "br label %._crit_edge709" [../GenerationGenerator/GenerationGenerator.cpp:108]   --->   Operation 121 'br' <Predicate = (tmp_17)> <Delay = 1.76>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%p_0438_1 = phi i64 [ %child2_V_1, %3 ], [ %v_V_1, %trueRandom.exit723 ]"   --->   Operation 122 'phi' 'p_0438_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_13)" [../GenerationGenerator/GenerationGenerator.cpp:109]   --->   Operation 123 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "br label %.preheader" [../GenerationGenerator/GenerationGenerator.cpp:104]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i64P(i64* %generation_child1, i64 %v_V)" [../GenerationGenerator/GenerationGenerator.cpp:112]   --->   Operation 125 'write' <Predicate = true> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:113]   --->   Operation 126 'wait' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i64P(i64* %generation_child2, i64 %v_V_1)" [../GenerationGenerator/GenerationGenerator.cpp:114]   --->   Operation 127 'write' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:115]   --->   Operation 128 'wait' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %generatingDone, i1 true)" [../GenerationGenerator/GenerationGenerator.cpp:116]   --->   Operation 129 'write' <Predicate = true> <Delay = 0.00>

State 15 <SV = 12> <Delay = 0.97>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [../GenerationGenerator/GenerationGenerator.cpp:118]   --->   Operation 130 'wait' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %startGenerating)" [../GenerationGenerator/GenerationGenerator.cpp:118]   --->   Operation 131 'read' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.97ns)   --->   "%tmp_12 = xor i1 %tmp_11, true" [../GenerationGenerator/GenerationGenerator.cpp:118]   --->   Operation 132 'xor' 'tmp_12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Poll(i1 %tmp_12)" [../GenerationGenerator/GenerationGenerator.cpp:118]   --->   Operation 133 'poll' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "br label %_ZN7_ap_sc_7sc_core4waitEi.exit7" [../GenerationGenerator/GenerationGenerator.cpp:119]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1ns
The critical path consists of the following:
	s_axi read on port 'generation_parent1' (../GenerationGenerator/GenerationGenerator.cpp:49) [52]  (1 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 6.29ns
The critical path consists of the following:
	wire read on port 'GenerationGenerator_trueRandomIndex_V' (../GenerationGenerator/GenerationGenerator.cpp:23->../GenerationGenerator/GenerationGenerator.cpp:62) [56]  (0 ns)
	'icmp' operation ('tmp_4', ../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:62) [57]  (2.45 ns)
	'select' operation ('storemerge_i', ../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:62) [59]  (0.694 ns)
	'icmp' operation ('tmp_7', ../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:63) [60]  (2.45 ns)
	'select' operation ('p_tmp_8', ../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:63) [62]  (0.694 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('GenerationGenerator_2', ../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:63) with incoming values : ('p_tmp_8', ../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:63) ('p_tmp_s', ../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:98) [68]  (1.77 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('GenerationGenerator_2', ../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:63) with incoming values : ('p_tmp_8', ../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:63) ('p_tmp_s', ../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:98) [68]  (0 ns)
	'getelementptr' operation ('GenerationGenerator_3', ../GenerationGenerator/GenerationGenerator.cpp:23->../GenerationGenerator/GenerationGenerator.cpp:98) [81]  (0 ns)
	'load' operation ('GenerationGenerator_4', ../GenerationGenerator/GenerationGenerator.cpp:23->../GenerationGenerator/GenerationGenerator.cpp:98) on array 'GenerationGenerator_randomNumbers_V' [82]  (3.25 ns)

 <State 8>: 7.47ns
The critical path consists of the following:
	'load' operation ('GenerationGenerator_4', ../GenerationGenerator/GenerationGenerator.cpp:23->../GenerationGenerator/GenerationGenerator.cpp:98) on array 'GenerationGenerator_randomNumbers_V' [82]  (3.25 ns)
	'icmp' operation ('tmp_6', ../GenerationGenerator/GenerationGenerator.cpp:98) [87]  (2.45 ns)
	multiplexor before 'phi' operation ('child1.V') with incoming values : ('val.V', ../GenerationGenerator/GenerationGenerator.cpp:51) ('child1.V', ../GenerationGenerator/GenerationGenerator.cpp:99) [95]  (1.77 ns)
	'phi' operation ('child1.V') with incoming values : ('val.V', ../GenerationGenerator/GenerationGenerator.cpp:51) ('child1.V', ../GenerationGenerator/GenerationGenerator.cpp:99) [95]  (0 ns)

 <State 9>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('GenerationGenerator_5', ../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:106) with incoming values : ('p_tmp_8', ../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:63) ('p_tmp_s', ../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:98) ('p_tmp_1', ../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:106) [101]  (1.77 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'phi' operation ('GenerationGenerator_5', ../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:106) with incoming values : ('p_tmp_8', ../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:63) ('p_tmp_s', ../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:98) ('p_tmp_1', ../GenerationGenerator/GenerationGenerator.cpp:24->../GenerationGenerator/GenerationGenerator.cpp:106) [101]  (0 ns)
	'getelementptr' operation ('GenerationGenerator_6', ../GenerationGenerator/GenerationGenerator.cpp:23->../GenerationGenerator/GenerationGenerator.cpp:106) [114]  (0 ns)
	'load' operation ('GenerationGenerator_7', ../GenerationGenerator/GenerationGenerator.cpp:23->../GenerationGenerator/GenerationGenerator.cpp:106) on array 'GenerationGenerator_randomNumbers_V' [115]  (3.25 ns)

 <State 11>: 7.47ns
The critical path consists of the following:
	'load' operation ('GenerationGenerator_7', ../GenerationGenerator/GenerationGenerator.cpp:23->../GenerationGenerator/GenerationGenerator.cpp:106) on array 'GenerationGenerator_randomNumbers_V' [115]  (3.25 ns)
	'icmp' operation ('tmp_17', ../GenerationGenerator/GenerationGenerator.cpp:106) [120]  (2.45 ns)
	multiplexor before 'phi' operation ('child2.V') with incoming values : ('val.V', ../GenerationGenerator/GenerationGenerator.cpp:49) ('child2.V', ../GenerationGenerator/GenerationGenerator.cpp:107) [128]  (1.77 ns)
	'phi' operation ('child2.V') with incoming values : ('val.V', ../GenerationGenerator/GenerationGenerator.cpp:49) ('child2.V', ../GenerationGenerator/GenerationGenerator.cpp:107) [128]  (0 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0.978ns
The critical path consists of the following:
	wire read on port 'startGenerating' (../GenerationGenerator/GenerationGenerator.cpp:118) [138]  (0 ns)
	'xor' operation ('tmp_12', ../GenerationGenerator/GenerationGenerator.cpp:118) [139]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
