//--------------------------------------------------------------------------------
// Auto-generated by Migen (bee558c) & LiteX (ffa7ca8f) on 2019-12-30 14:39:18
//--------------------------------------------------------------------------------
module top(
	(* keep = "true" *)	input clk12,
	output sdram_clock,
	output reg spiflash_cs_n,
	output reg spiflash_clk,
	output reg spiflash_mosi,
	input spiflash_miso,
	output reg [12:0] sdram_a,
	inout [15:0] sdram_dq,
	output reg sdram_we_n,
	output reg sdram_ras_n,
	output reg sdram_cas_n,
	output reg sdram_cs_n,
	output reg sdram_cke,
	output reg [1:0] sdram_ba,
	output reg [1:0] sdram_dm,
	input serial_rx,
	output reg serial_tx,
	input serial_rts,
	input serial_cts,
	input serial_dtr,
	input serial_dsr,
	input serial_dcd
);

wire soc_basesoc_ctrl_reset_reset_re;
wire soc_basesoc_ctrl_reset_reset_r;
wire soc_basesoc_ctrl_reset_reset_we;
reg soc_basesoc_ctrl_reset_reset_w = 1'd0;
reg [31:0] soc_basesoc_ctrl_storage = 32'd305419896;
reg soc_basesoc_ctrl_re = 1'd0;
wire [31:0] soc_basesoc_ctrl_bus_errors_status;
wire soc_basesoc_ctrl_bus_errors_we;
wire soc_basesoc_ctrl_reset;
wire soc_basesoc_ctrl_bus_error;
reg [31:0] soc_basesoc_ctrl_bus_errors = 32'd0;
wire soc_basesoc_uart_rxtx_re;
wire [7:0] soc_basesoc_uart_rxtx_r;
wire soc_basesoc_uart_rxtx_we;
reg [7:0] soc_basesoc_uart_rxtx_w = 8'd0;
wire soc_basesoc_uart_txfull_status;
wire soc_basesoc_uart_txfull_we;
wire soc_basesoc_uart_rxempty_status;
wire soc_basesoc_uart_rxempty_we;
wire soc_basesoc_uart_irq;
wire soc_basesoc_uart_tx_status;
reg soc_basesoc_uart_tx_pending = 1'd0;
wire soc_basesoc_uart_tx_trigger;
reg soc_basesoc_uart_tx_clear = 1'd0;
reg soc_basesoc_uart_tx_old_trigger = 1'd0;
wire soc_basesoc_uart_rx_status;
reg soc_basesoc_uart_rx_pending = 1'd0;
reg soc_basesoc_uart_rx_trigger = 1'd0;
reg soc_basesoc_uart_rx_clear = 1'd0;
reg soc_basesoc_uart_rx_old_trigger = 1'd0;
wire soc_basesoc_uart_status_re;
wire [1:0] soc_basesoc_uart_status_r;
wire soc_basesoc_uart_status_we;
reg [1:0] soc_basesoc_uart_status_w = 2'd0;
wire soc_basesoc_uart_pending_re;
wire [1:0] soc_basesoc_uart_pending_r;
wire soc_basesoc_uart_pending_we;
reg [1:0] soc_basesoc_uart_pending_w = 2'd0;
reg [1:0] soc_basesoc_uart_storage = 2'd0;
reg soc_basesoc_uart_re = 1'd0;
reg [31:0] soc_basesoc_timer0_load_storage = 32'd0;
reg soc_basesoc_timer0_load_re = 1'd0;
reg [31:0] soc_basesoc_timer0_reload_storage = 32'd0;
reg soc_basesoc_timer0_reload_re = 1'd0;
reg soc_basesoc_timer0_en_storage = 1'd0;
reg soc_basesoc_timer0_en_re = 1'd0;
reg soc_basesoc_timer0_update_value_storage = 1'd0;
reg soc_basesoc_timer0_update_value_re = 1'd0;
reg [31:0] soc_basesoc_timer0_value_status = 32'd0;
wire soc_basesoc_timer0_value_we;
wire soc_basesoc_timer0_irq;
wire soc_basesoc_timer0_zero_status;
reg soc_basesoc_timer0_zero_pending = 1'd0;
wire soc_basesoc_timer0_zero_trigger;
reg soc_basesoc_timer0_zero_clear = 1'd0;
reg soc_basesoc_timer0_zero_old_trigger = 1'd0;
wire soc_basesoc_timer0_eventmanager_status_re;
wire soc_basesoc_timer0_eventmanager_status_r;
wire soc_basesoc_timer0_eventmanager_status_we;
wire soc_basesoc_timer0_eventmanager_status_w;
wire soc_basesoc_timer0_eventmanager_pending_re;
wire soc_basesoc_timer0_eventmanager_pending_r;
wire soc_basesoc_timer0_eventmanager_pending_we;
wire soc_basesoc_timer0_eventmanager_pending_w;
reg soc_basesoc_timer0_eventmanager_storage = 1'd0;
reg soc_basesoc_timer0_eventmanager_re = 1'd0;
reg [31:0] soc_basesoc_timer0_value = 32'd0;
reg [13:0] soc_basesoc_adr = 14'd0;
reg soc_basesoc_we = 1'd0;
wire [7:0] soc_basesoc_dat_w;
wire [7:0] soc_basesoc_dat_r;
wire [29:0] soc_basesoc_bus_wishbone_adr;
wire [31:0] soc_basesoc_bus_wishbone_dat_w;
wire [31:0] soc_basesoc_bus_wishbone_dat_r;
wire [3:0] soc_basesoc_bus_wishbone_sel;
wire soc_basesoc_bus_wishbone_cyc;
wire soc_basesoc_bus_wishbone_stb;
reg soc_basesoc_bus_wishbone_ack = 1'd0;
wire soc_basesoc_bus_wishbone_we;
wire [2:0] soc_basesoc_bus_wishbone_cti;
wire [1:0] soc_basesoc_bus_wishbone_bte;
reg soc_basesoc_bus_wishbone_err = 1'd0;
wire [29:0] soc_interface0_wb_sdram_adr;
wire [31:0] soc_interface0_wb_sdram_dat_w;
wire [31:0] soc_interface0_wb_sdram_dat_r;
wire [3:0] soc_interface0_wb_sdram_sel;
wire soc_interface0_wb_sdram_cyc;
wire soc_interface0_wb_sdram_stb;
reg soc_interface0_wb_sdram_ack = 1'd0;
wire soc_interface0_wb_sdram_we;
wire [2:0] soc_interface0_wb_sdram_cti;
wire [1:0] soc_interface0_wb_sdram_bte;
reg soc_interface0_wb_sdram_err = 1'd0;
(* keep = "true" *) wire sys_clk;
wire sys_rst;
(* keep = "true" *) wire sys_ps_clk;
reg soc_crg_reset = 1'd0;
wire por_clk;
wire por_rst;
reg [11:0] soc_crg_reset_delay = 12'd4095;
wire [29:0] soc_bus_adr;
wire [31:0] soc_bus_dat_w;
wire [31:0] soc_bus_dat_r;
wire [3:0] soc_bus_sel;
wire soc_bus_cyc;
wire soc_bus_stb;
reg soc_bus_ack = 1'd0;
wire soc_bus_we;
wire [2:0] soc_bus_cti;
wire [1:0] soc_bus_bte;
reg soc_bus_err = 1'd0;
reg [3:0] soc_bitbang_storage = 4'd0;
reg soc_bitbang_re = 1'd0;
reg soc_miso_status = 1'd0;
wire soc_miso_we;
reg soc_bitbang_en_storage = 1'd0;
reg soc_bitbang_en_re = 1'd0;
reg soc_cs_n = 1'd1;
reg soc_clk = 1'd0;
reg [31:0] soc_sr = 32'd0;
reg soc_i = 1'd0;
reg soc_miso = 1'd0;
reg [7:0] soc_counter = 8'd0;
wire [12:0] soc_dfi_p0_address;
wire [1:0] soc_dfi_p0_bank;
wire soc_dfi_p0_cas_n;
wire soc_dfi_p0_cs_n;
wire soc_dfi_p0_ras_n;
wire soc_dfi_p0_we_n;
wire soc_dfi_p0_cke;
wire soc_dfi_p0_odt;
wire soc_dfi_p0_reset_n;
wire soc_dfi_p0_act_n;
wire [15:0] soc_dfi_p0_wrdata;
wire soc_dfi_p0_wrdata_en;
wire [1:0] soc_dfi_p0_wrdata_mask;
wire soc_dfi_p0_rddata_en;
reg [15:0] soc_dfi_p0_rddata = 16'd0;
wire soc_dfi_p0_rddata_valid;
reg [15:0] soc_dq_o = 16'd0;
wire soc_dq_oe;
wire [15:0] soc_dq_i;
reg [15:0] soc_dq_in = 16'd0;
reg soc_wrdata_en = 1'd0;
reg [3:0] soc_rddata_en = 4'd0;
wire [12:0] soc_sdram_inti_p0_address;
wire [1:0] soc_sdram_inti_p0_bank;
reg soc_sdram_inti_p0_cas_n = 1'd1;
reg soc_sdram_inti_p0_cs_n = 1'd1;
reg soc_sdram_inti_p0_ras_n = 1'd1;
reg soc_sdram_inti_p0_we_n = 1'd1;
wire soc_sdram_inti_p0_cke;
wire soc_sdram_inti_p0_odt;
wire soc_sdram_inti_p0_reset_n;
reg soc_sdram_inti_p0_act_n = 1'd1;
wire [15:0] soc_sdram_inti_p0_wrdata;
wire soc_sdram_inti_p0_wrdata_en;
wire [1:0] soc_sdram_inti_p0_wrdata_mask;
wire soc_sdram_inti_p0_rddata_en;
reg [15:0] soc_sdram_inti_p0_rddata = 16'd0;
reg soc_sdram_inti_p0_rddata_valid = 1'd0;
wire [12:0] soc_sdram_slave_p0_address;
wire [1:0] soc_sdram_slave_p0_bank;
wire soc_sdram_slave_p0_cas_n;
wire soc_sdram_slave_p0_cs_n;
wire soc_sdram_slave_p0_ras_n;
wire soc_sdram_slave_p0_we_n;
wire soc_sdram_slave_p0_cke;
wire soc_sdram_slave_p0_odt;
wire soc_sdram_slave_p0_reset_n;
wire soc_sdram_slave_p0_act_n;
wire [15:0] soc_sdram_slave_p0_wrdata;
wire soc_sdram_slave_p0_wrdata_en;
wire [1:0] soc_sdram_slave_p0_wrdata_mask;
wire soc_sdram_slave_p0_rddata_en;
reg [15:0] soc_sdram_slave_p0_rddata = 16'd0;
reg soc_sdram_slave_p0_rddata_valid = 1'd0;
reg [12:0] soc_sdram_master_p0_address = 13'd0;
reg [1:0] soc_sdram_master_p0_bank = 2'd0;
reg soc_sdram_master_p0_cas_n = 1'd1;
reg soc_sdram_master_p0_cs_n = 1'd1;
reg soc_sdram_master_p0_ras_n = 1'd1;
reg soc_sdram_master_p0_we_n = 1'd1;
reg soc_sdram_master_p0_cke = 1'd0;
reg soc_sdram_master_p0_odt = 1'd0;
reg soc_sdram_master_p0_reset_n = 1'd0;
reg soc_sdram_master_p0_act_n = 1'd1;
reg [15:0] soc_sdram_master_p0_wrdata = 16'd0;
reg soc_sdram_master_p0_wrdata_en = 1'd0;
reg [1:0] soc_sdram_master_p0_wrdata_mask = 2'd0;
reg soc_sdram_master_p0_rddata_en = 1'd0;
wire [15:0] soc_sdram_master_p0_rddata;
wire soc_sdram_master_p0_rddata_valid;
reg [3:0] soc_sdram_storage = 4'd0;
reg soc_sdram_re = 1'd0;
reg [5:0] soc_sdram_command_storage = 6'd0;
reg soc_sdram_command_re = 1'd0;
wire soc_sdram_command_issue_re;
wire soc_sdram_command_issue_r;
wire soc_sdram_command_issue_we;
reg soc_sdram_command_issue_w = 1'd0;
reg [12:0] soc_sdram_address_storage = 13'd0;
reg soc_sdram_address_re = 1'd0;
reg [1:0] soc_sdram_baddress_storage = 2'd0;
reg soc_sdram_baddress_re = 1'd0;
reg [15:0] soc_sdram_wrdata_storage = 16'd0;
reg soc_sdram_wrdata_re = 1'd0;
reg [15:0] soc_sdram_status = 16'd0;
wire soc_sdram_we;
wire soc_sdram_interface_bank0_valid;
wire soc_sdram_interface_bank0_ready;
wire soc_sdram_interface_bank0_we;
wire [21:0] soc_sdram_interface_bank0_addr;
wire soc_sdram_interface_bank0_lock;
wire soc_sdram_interface_bank0_wdata_ready;
wire soc_sdram_interface_bank0_rdata_valid;
wire soc_sdram_interface_bank1_valid;
wire soc_sdram_interface_bank1_ready;
wire soc_sdram_interface_bank1_we;
wire [21:0] soc_sdram_interface_bank1_addr;
wire soc_sdram_interface_bank1_lock;
wire soc_sdram_interface_bank1_wdata_ready;
wire soc_sdram_interface_bank1_rdata_valid;
wire soc_sdram_interface_bank2_valid;
wire soc_sdram_interface_bank2_ready;
wire soc_sdram_interface_bank2_we;
wire [21:0] soc_sdram_interface_bank2_addr;
wire soc_sdram_interface_bank2_lock;
wire soc_sdram_interface_bank2_wdata_ready;
wire soc_sdram_interface_bank2_rdata_valid;
wire soc_sdram_interface_bank3_valid;
wire soc_sdram_interface_bank3_ready;
wire soc_sdram_interface_bank3_we;
wire [21:0] soc_sdram_interface_bank3_addr;
wire soc_sdram_interface_bank3_lock;
wire soc_sdram_interface_bank3_wdata_ready;
wire soc_sdram_interface_bank3_rdata_valid;
reg [15:0] soc_sdram_interface_wdata = 16'd0;
reg [1:0] soc_sdram_interface_wdata_we = 2'd0;
wire [15:0] soc_sdram_interface_rdata;
reg [12:0] soc_sdram_dfi_p0_address = 13'd0;
reg [1:0] soc_sdram_dfi_p0_bank = 2'd0;
reg soc_sdram_dfi_p0_cas_n = 1'd1;
reg soc_sdram_dfi_p0_cs_n = 1'd1;
reg soc_sdram_dfi_p0_ras_n = 1'd1;
reg soc_sdram_dfi_p0_we_n = 1'd1;
wire soc_sdram_dfi_p0_cke;
wire soc_sdram_dfi_p0_odt;
wire soc_sdram_dfi_p0_reset_n;
reg soc_sdram_dfi_p0_act_n = 1'd1;
wire [15:0] soc_sdram_dfi_p0_wrdata;
reg soc_sdram_dfi_p0_wrdata_en = 1'd0;
wire [1:0] soc_sdram_dfi_p0_wrdata_mask;
reg soc_sdram_dfi_p0_rddata_en = 1'd0;
wire [15:0] soc_sdram_dfi_p0_rddata;
wire soc_sdram_dfi_p0_rddata_valid;
reg soc_sdram_cmd_valid = 1'd0;
reg soc_sdram_cmd_ready = 1'd0;
reg soc_sdram_cmd_last = 1'd0;
reg [12:0] soc_sdram_cmd_payload_a = 13'd0;
reg [1:0] soc_sdram_cmd_payload_ba = 2'd0;
reg soc_sdram_cmd_payload_cas = 1'd0;
reg soc_sdram_cmd_payload_ras = 1'd0;
reg soc_sdram_cmd_payload_we = 1'd0;
reg soc_sdram_cmd_payload_is_read = 1'd0;
reg soc_sdram_cmd_payload_is_write = 1'd0;
wire soc_sdram_wants_refresh;
wire soc_sdram_timer_wait;
wire soc_sdram_timer_done0;
wire [6:0] soc_sdram_timer_count0;
wire soc_sdram_timer_done1;
reg [6:0] soc_sdram_timer_count1 = 7'd93;
wire soc_sdram_postponer_req_i;
reg soc_sdram_postponer_req_o = 1'd0;
reg soc_sdram_postponer_count = 1'd0;
reg soc_sdram_sequencer_start0 = 1'd0;
wire soc_sdram_sequencer_done0;
wire soc_sdram_sequencer_start1;
reg soc_sdram_sequencer_done1 = 1'd0;
reg [1:0] soc_sdram_sequencer_counter = 2'd0;
reg soc_sdram_sequencer_count = 1'd0;
wire soc_sdram_bankmachine0_req_valid;
wire soc_sdram_bankmachine0_req_ready;
wire soc_sdram_bankmachine0_req_we;
wire [21:0] soc_sdram_bankmachine0_req_addr;
wire soc_sdram_bankmachine0_req_lock;
reg soc_sdram_bankmachine0_req_wdata_ready = 1'd0;
reg soc_sdram_bankmachine0_req_rdata_valid = 1'd0;
wire soc_sdram_bankmachine0_refresh_req;
reg soc_sdram_bankmachine0_refresh_gnt = 1'd0;
reg soc_sdram_bankmachine0_cmd_valid = 1'd0;
reg soc_sdram_bankmachine0_cmd_ready = 1'd0;
reg [12:0] soc_sdram_bankmachine0_cmd_payload_a = 13'd0;
wire [1:0] soc_sdram_bankmachine0_cmd_payload_ba;
reg soc_sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg soc_sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg soc_sdram_bankmachine0_cmd_payload_we = 1'd0;
reg soc_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg soc_sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg soc_sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg soc_sdram_bankmachine0_auto_precharge = 1'd0;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;
reg soc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first = 1'd0;
reg soc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last = 1'd0;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] soc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_source_ready;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_source_first;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_source_last;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;
wire [21:0] soc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
wire [24:0] soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
wire [24:0] soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
reg [3:0] soc_sdram_bankmachine0_cmd_buffer_lookahead_level = 4'd0;
reg soc_sdram_bankmachine0_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] soc_sdram_bankmachine0_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] soc_sdram_bankmachine0_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
wire [24:0] soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_do_read;
wire [2:0] soc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr;
wire [24:0] soc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
wire soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
wire soc_sdram_bankmachine0_cmd_buffer_sink_valid;
wire soc_sdram_bankmachine0_cmd_buffer_sink_ready;
wire soc_sdram_bankmachine0_cmd_buffer_sink_first;
wire soc_sdram_bankmachine0_cmd_buffer_sink_last;
wire soc_sdram_bankmachine0_cmd_buffer_sink_payload_we;
wire [21:0] soc_sdram_bankmachine0_cmd_buffer_sink_payload_addr;
wire soc_sdram_bankmachine0_cmd_buffer_source_valid;
wire soc_sdram_bankmachine0_cmd_buffer_source_ready;
wire soc_sdram_bankmachine0_cmd_buffer_source_first;
wire soc_sdram_bankmachine0_cmd_buffer_source_last;
reg soc_sdram_bankmachine0_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] soc_sdram_bankmachine0_cmd_buffer_source_payload_addr = 22'd0;
wire soc_sdram_bankmachine0_cmd_buffer_pipe_ce;
wire soc_sdram_bankmachine0_cmd_buffer_busy;
reg soc_sdram_bankmachine0_cmd_buffer_valid_n = 1'd0;
reg soc_sdram_bankmachine0_cmd_buffer_first_n = 1'd0;
reg soc_sdram_bankmachine0_cmd_buffer_last_n = 1'd0;
reg [12:0] soc_sdram_bankmachine0_row = 13'd0;
reg soc_sdram_bankmachine0_row_opened = 1'd0;
wire soc_sdram_bankmachine0_row_hit;
reg soc_sdram_bankmachine0_row_open = 1'd0;
reg soc_sdram_bankmachine0_row_close = 1'd0;
reg soc_sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire soc_sdram_bankmachine0_twtpcon_valid;
reg soc_sdram_bankmachine0_twtpcon_ready = 1'd1;
reg [1:0] soc_sdram_bankmachine0_twtpcon_count = 2'd0;
wire soc_sdram_bankmachine0_trccon_valid;
reg soc_sdram_bankmachine0_trccon_ready = 1'd1;
wire soc_sdram_bankmachine0_trascon_valid;
reg soc_sdram_bankmachine0_trascon_ready = 1'd1;
wire soc_sdram_bankmachine1_req_valid;
wire soc_sdram_bankmachine1_req_ready;
wire soc_sdram_bankmachine1_req_we;
wire [21:0] soc_sdram_bankmachine1_req_addr;
wire soc_sdram_bankmachine1_req_lock;
reg soc_sdram_bankmachine1_req_wdata_ready = 1'd0;
reg soc_sdram_bankmachine1_req_rdata_valid = 1'd0;
wire soc_sdram_bankmachine1_refresh_req;
reg soc_sdram_bankmachine1_refresh_gnt = 1'd0;
reg soc_sdram_bankmachine1_cmd_valid = 1'd0;
reg soc_sdram_bankmachine1_cmd_ready = 1'd0;
reg [12:0] soc_sdram_bankmachine1_cmd_payload_a = 13'd0;
wire [1:0] soc_sdram_bankmachine1_cmd_payload_ba;
reg soc_sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg soc_sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg soc_sdram_bankmachine1_cmd_payload_we = 1'd0;
reg soc_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg soc_sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg soc_sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg soc_sdram_bankmachine1_auto_precharge = 1'd0;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;
reg soc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first = 1'd0;
reg soc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last = 1'd0;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] soc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_source_ready;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_source_first;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_source_last;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;
wire [21:0] soc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
wire [24:0] soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
wire [24:0] soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
reg [3:0] soc_sdram_bankmachine1_cmd_buffer_lookahead_level = 4'd0;
reg soc_sdram_bankmachine1_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] soc_sdram_bankmachine1_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] soc_sdram_bankmachine1_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we;
wire [24:0] soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_do_read;
wire [2:0] soc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr;
wire [24:0] soc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
wire soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
wire soc_sdram_bankmachine1_cmd_buffer_sink_valid;
wire soc_sdram_bankmachine1_cmd_buffer_sink_ready;
wire soc_sdram_bankmachine1_cmd_buffer_sink_first;
wire soc_sdram_bankmachine1_cmd_buffer_sink_last;
wire soc_sdram_bankmachine1_cmd_buffer_sink_payload_we;
wire [21:0] soc_sdram_bankmachine1_cmd_buffer_sink_payload_addr;
wire soc_sdram_bankmachine1_cmd_buffer_source_valid;
wire soc_sdram_bankmachine1_cmd_buffer_source_ready;
wire soc_sdram_bankmachine1_cmd_buffer_source_first;
wire soc_sdram_bankmachine1_cmd_buffer_source_last;
reg soc_sdram_bankmachine1_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] soc_sdram_bankmachine1_cmd_buffer_source_payload_addr = 22'd0;
wire soc_sdram_bankmachine1_cmd_buffer_pipe_ce;
wire soc_sdram_bankmachine1_cmd_buffer_busy;
reg soc_sdram_bankmachine1_cmd_buffer_valid_n = 1'd0;
reg soc_sdram_bankmachine1_cmd_buffer_first_n = 1'd0;
reg soc_sdram_bankmachine1_cmd_buffer_last_n = 1'd0;
reg [12:0] soc_sdram_bankmachine1_row = 13'd0;
reg soc_sdram_bankmachine1_row_opened = 1'd0;
wire soc_sdram_bankmachine1_row_hit;
reg soc_sdram_bankmachine1_row_open = 1'd0;
reg soc_sdram_bankmachine1_row_close = 1'd0;
reg soc_sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire soc_sdram_bankmachine1_twtpcon_valid;
reg soc_sdram_bankmachine1_twtpcon_ready = 1'd1;
reg [1:0] soc_sdram_bankmachine1_twtpcon_count = 2'd0;
wire soc_sdram_bankmachine1_trccon_valid;
reg soc_sdram_bankmachine1_trccon_ready = 1'd1;
wire soc_sdram_bankmachine1_trascon_valid;
reg soc_sdram_bankmachine1_trascon_ready = 1'd1;
wire soc_sdram_bankmachine2_req_valid;
wire soc_sdram_bankmachine2_req_ready;
wire soc_sdram_bankmachine2_req_we;
wire [21:0] soc_sdram_bankmachine2_req_addr;
wire soc_sdram_bankmachine2_req_lock;
reg soc_sdram_bankmachine2_req_wdata_ready = 1'd0;
reg soc_sdram_bankmachine2_req_rdata_valid = 1'd0;
wire soc_sdram_bankmachine2_refresh_req;
reg soc_sdram_bankmachine2_refresh_gnt = 1'd0;
reg soc_sdram_bankmachine2_cmd_valid = 1'd0;
reg soc_sdram_bankmachine2_cmd_ready = 1'd0;
reg [12:0] soc_sdram_bankmachine2_cmd_payload_a = 13'd0;
wire [1:0] soc_sdram_bankmachine2_cmd_payload_ba;
reg soc_sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg soc_sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg soc_sdram_bankmachine2_cmd_payload_we = 1'd0;
reg soc_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg soc_sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg soc_sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg soc_sdram_bankmachine2_auto_precharge = 1'd0;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;
reg soc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first = 1'd0;
reg soc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last = 1'd0;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] soc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_source_ready;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_source_first;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_source_last;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;
wire [21:0] soc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
wire [24:0] soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
wire [24:0] soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
reg [3:0] soc_sdram_bankmachine2_cmd_buffer_lookahead_level = 4'd0;
reg soc_sdram_bankmachine2_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] soc_sdram_bankmachine2_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] soc_sdram_bankmachine2_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
wire [24:0] soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_do_read;
wire [2:0] soc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr;
wire [24:0] soc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
wire soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
wire soc_sdram_bankmachine2_cmd_buffer_sink_valid;
wire soc_sdram_bankmachine2_cmd_buffer_sink_ready;
wire soc_sdram_bankmachine2_cmd_buffer_sink_first;
wire soc_sdram_bankmachine2_cmd_buffer_sink_last;
wire soc_sdram_bankmachine2_cmd_buffer_sink_payload_we;
wire [21:0] soc_sdram_bankmachine2_cmd_buffer_sink_payload_addr;
wire soc_sdram_bankmachine2_cmd_buffer_source_valid;
wire soc_sdram_bankmachine2_cmd_buffer_source_ready;
wire soc_sdram_bankmachine2_cmd_buffer_source_first;
wire soc_sdram_bankmachine2_cmd_buffer_source_last;
reg soc_sdram_bankmachine2_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] soc_sdram_bankmachine2_cmd_buffer_source_payload_addr = 22'd0;
wire soc_sdram_bankmachine2_cmd_buffer_pipe_ce;
wire soc_sdram_bankmachine2_cmd_buffer_busy;
reg soc_sdram_bankmachine2_cmd_buffer_valid_n = 1'd0;
reg soc_sdram_bankmachine2_cmd_buffer_first_n = 1'd0;
reg soc_sdram_bankmachine2_cmd_buffer_last_n = 1'd0;
reg [12:0] soc_sdram_bankmachine2_row = 13'd0;
reg soc_sdram_bankmachine2_row_opened = 1'd0;
wire soc_sdram_bankmachine2_row_hit;
reg soc_sdram_bankmachine2_row_open = 1'd0;
reg soc_sdram_bankmachine2_row_close = 1'd0;
reg soc_sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire soc_sdram_bankmachine2_twtpcon_valid;
reg soc_sdram_bankmachine2_twtpcon_ready = 1'd1;
reg [1:0] soc_sdram_bankmachine2_twtpcon_count = 2'd0;
wire soc_sdram_bankmachine2_trccon_valid;
reg soc_sdram_bankmachine2_trccon_ready = 1'd1;
wire soc_sdram_bankmachine2_trascon_valid;
reg soc_sdram_bankmachine2_trascon_ready = 1'd1;
wire soc_sdram_bankmachine3_req_valid;
wire soc_sdram_bankmachine3_req_ready;
wire soc_sdram_bankmachine3_req_we;
wire [21:0] soc_sdram_bankmachine3_req_addr;
wire soc_sdram_bankmachine3_req_lock;
reg soc_sdram_bankmachine3_req_wdata_ready = 1'd0;
reg soc_sdram_bankmachine3_req_rdata_valid = 1'd0;
wire soc_sdram_bankmachine3_refresh_req;
reg soc_sdram_bankmachine3_refresh_gnt = 1'd0;
reg soc_sdram_bankmachine3_cmd_valid = 1'd0;
reg soc_sdram_bankmachine3_cmd_ready = 1'd0;
reg [12:0] soc_sdram_bankmachine3_cmd_payload_a = 13'd0;
wire [1:0] soc_sdram_bankmachine3_cmd_payload_ba;
reg soc_sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg soc_sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg soc_sdram_bankmachine3_cmd_payload_we = 1'd0;
reg soc_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg soc_sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg soc_sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg soc_sdram_bankmachine3_auto_precharge = 1'd0;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;
reg soc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first = 1'd0;
reg soc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last = 1'd0;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] soc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_source_ready;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_source_first;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_source_last;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;
wire [21:0] soc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
wire [24:0] soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
wire [24:0] soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
reg [3:0] soc_sdram_bankmachine3_cmd_buffer_lookahead_level = 4'd0;
reg soc_sdram_bankmachine3_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] soc_sdram_bankmachine3_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] soc_sdram_bankmachine3_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
wire [24:0] soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_do_read;
wire [2:0] soc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr;
wire [24:0] soc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
wire soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
wire soc_sdram_bankmachine3_cmd_buffer_sink_valid;
wire soc_sdram_bankmachine3_cmd_buffer_sink_ready;
wire soc_sdram_bankmachine3_cmd_buffer_sink_first;
wire soc_sdram_bankmachine3_cmd_buffer_sink_last;
wire soc_sdram_bankmachine3_cmd_buffer_sink_payload_we;
wire [21:0] soc_sdram_bankmachine3_cmd_buffer_sink_payload_addr;
wire soc_sdram_bankmachine3_cmd_buffer_source_valid;
wire soc_sdram_bankmachine3_cmd_buffer_source_ready;
wire soc_sdram_bankmachine3_cmd_buffer_source_first;
wire soc_sdram_bankmachine3_cmd_buffer_source_last;
reg soc_sdram_bankmachine3_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] soc_sdram_bankmachine3_cmd_buffer_source_payload_addr = 22'd0;
wire soc_sdram_bankmachine3_cmd_buffer_pipe_ce;
wire soc_sdram_bankmachine3_cmd_buffer_busy;
reg soc_sdram_bankmachine3_cmd_buffer_valid_n = 1'd0;
reg soc_sdram_bankmachine3_cmd_buffer_first_n = 1'd0;
reg soc_sdram_bankmachine3_cmd_buffer_last_n = 1'd0;
reg [12:0] soc_sdram_bankmachine3_row = 13'd0;
reg soc_sdram_bankmachine3_row_opened = 1'd0;
wire soc_sdram_bankmachine3_row_hit;
reg soc_sdram_bankmachine3_row_open = 1'd0;
reg soc_sdram_bankmachine3_row_close = 1'd0;
reg soc_sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire soc_sdram_bankmachine3_twtpcon_valid;
reg soc_sdram_bankmachine3_twtpcon_ready = 1'd1;
reg [1:0] soc_sdram_bankmachine3_twtpcon_count = 2'd0;
wire soc_sdram_bankmachine3_trccon_valid;
reg soc_sdram_bankmachine3_trccon_ready = 1'd1;
wire soc_sdram_bankmachine3_trascon_valid;
reg soc_sdram_bankmachine3_trascon_ready = 1'd1;
wire soc_sdram_ras_allowed;
wire soc_sdram_cas_allowed;
reg soc_sdram_choose_cmd_want_reads = 1'd0;
reg soc_sdram_choose_cmd_want_writes = 1'd0;
reg soc_sdram_choose_cmd_want_cmds = 1'd0;
reg soc_sdram_choose_cmd_want_activates = 1'd0;
wire soc_sdram_choose_cmd_cmd_valid;
reg soc_sdram_choose_cmd_cmd_ready = 1'd0;
wire [12:0] soc_sdram_choose_cmd_cmd_payload_a;
wire [1:0] soc_sdram_choose_cmd_cmd_payload_ba;
reg soc_sdram_choose_cmd_cmd_payload_cas = 1'd0;
reg soc_sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg soc_sdram_choose_cmd_cmd_payload_we = 1'd0;
wire soc_sdram_choose_cmd_cmd_payload_is_cmd;
wire soc_sdram_choose_cmd_cmd_payload_is_read;
wire soc_sdram_choose_cmd_cmd_payload_is_write;
reg [3:0] soc_sdram_choose_cmd_valids = 4'd0;
wire [3:0] soc_sdram_choose_cmd_request;
reg [1:0] soc_sdram_choose_cmd_grant = 2'd0;
wire soc_sdram_choose_cmd_ce;
reg soc_sdram_choose_req_want_reads = 1'd0;
reg soc_sdram_choose_req_want_writes = 1'd0;
wire soc_sdram_choose_req_want_cmds;
reg soc_sdram_choose_req_want_activates = 1'd0;
wire soc_sdram_choose_req_cmd_valid;
reg soc_sdram_choose_req_cmd_ready = 1'd0;
wire [12:0] soc_sdram_choose_req_cmd_payload_a;
wire [1:0] soc_sdram_choose_req_cmd_payload_ba;
reg soc_sdram_choose_req_cmd_payload_cas = 1'd0;
reg soc_sdram_choose_req_cmd_payload_ras = 1'd0;
reg soc_sdram_choose_req_cmd_payload_we = 1'd0;
wire soc_sdram_choose_req_cmd_payload_is_cmd;
wire soc_sdram_choose_req_cmd_payload_is_read;
wire soc_sdram_choose_req_cmd_payload_is_write;
reg [3:0] soc_sdram_choose_req_valids = 4'd0;
wire [3:0] soc_sdram_choose_req_request;
reg [1:0] soc_sdram_choose_req_grant = 2'd0;
wire soc_sdram_choose_req_ce;
reg [12:0] soc_sdram_nop_a = 13'd0;
reg [1:0] soc_sdram_nop_ba = 2'd0;
reg [1:0] soc_sdram_steerer_sel = 2'd0;
reg soc_sdram_steerer0 = 1'd1;
reg soc_sdram_steerer1 = 1'd1;
wire soc_sdram_trrdcon_valid;
reg soc_sdram_trrdcon_ready = 1'd1;
wire soc_sdram_tfawcon_valid;
reg soc_sdram_tfawcon_ready = 1'd1;
wire soc_sdram_tccdcon_valid;
reg soc_sdram_tccdcon_ready = 1'd1;
reg soc_sdram_tccdcon_count = 1'd0;
wire soc_sdram_twtrcon_valid;
reg soc_sdram_twtrcon_ready = 1'd1;
reg [2:0] soc_sdram_twtrcon_count = 3'd0;
wire soc_sdram_read_available;
wire soc_sdram_write_available;
reg soc_sdram_en0 = 1'd0;
wire soc_sdram_max_time0;
reg [4:0] soc_sdram_time0 = 5'd0;
reg soc_sdram_en1 = 1'd0;
wire soc_sdram_max_time1;
reg [3:0] soc_sdram_time1 = 4'd0;
wire soc_sdram_go_to_refresh;
reg soc_port_cmd_valid = 1'd0;
wire soc_port_cmd_ready;
reg soc_port_cmd_payload_we = 1'd0;
wire [23:0] soc_port_cmd_payload_addr;
reg soc_port_wdata_valid = 1'd0;
wire soc_port_wdata_ready;
wire [15:0] soc_port_wdata_payload_data;
wire [1:0] soc_port_wdata_payload_we;
wire soc_port_rdata_valid;
reg soc_port_rdata_ready = 1'd0;
wire [15:0] soc_port_rdata_payload_data;
wire [29:0] soc_interface1_wb_sdram_adr;
wire [31:0] soc_interface1_wb_sdram_dat_w;
wire [31:0] soc_interface1_wb_sdram_dat_r;
wire [3:0] soc_interface1_wb_sdram_sel;
wire soc_interface1_wb_sdram_cyc;
wire soc_interface1_wb_sdram_stb;
wire soc_interface1_wb_sdram_ack;
wire soc_interface1_wb_sdram_we;
wire [2:0] soc_interface1_wb_sdram_cti;
wire [1:0] soc_interface1_wb_sdram_bte;
wire soc_interface1_wb_sdram_err;
wire [29:0] soc_interface_adr;
reg [15:0] soc_interface_dat_w = 16'd0;
wire [15:0] soc_interface_dat_r;
wire [1:0] soc_interface_sel;
reg soc_interface_cyc = 1'd0;
reg soc_interface_stb = 1'd0;
reg soc_interface_ack = 1'd0;
reg soc_interface_we = 1'd0;
reg soc_cache = 1'd0;
wire [10:0] soc_cache_data_port_adr;
wire [31:0] soc_cache_data_port_dat_r;
reg [3:0] soc_cache_data_port_we = 4'd0;
reg [31:0] soc_cache_data_port_dat_w = 32'd0;
reg soc_cache_write_from_slave = 1'd0;
wire [10:0] soc_cache_tag_port_adr;
wire [19:0] soc_cache_tag_port_dat_r;
reg soc_cache_tag_port_we = 1'd0;
wire [19:0] soc_cache_tag_port_dat_w;
wire [18:0] soc_cache_tag_do_tag;
wire soc_cache_tag_do_dirty;
wire [18:0] soc_cache_tag_di_tag;
reg soc_cache_tag_di_dirty = 1'd0;
reg soc_cache_word_clr = 1'd0;
reg soc_cache_word_inc = 1'd0;
reg [31:0] soc_uart_bridge_storage = 32'd41231686;
reg soc_uart_bridge_sink_valid = 1'd0;
reg soc_uart_bridge_sink_ready = 1'd0;
wire soc_uart_bridge_sink_last;
reg [7:0] soc_uart_bridge_sink_payload_data = 8'd0;
reg soc_uart_bridge_uart_clk_txen = 1'd0;
reg [31:0] soc_uart_bridge_phase_accumulator_tx = 32'd0;
reg [7:0] soc_uart_bridge_tx_reg = 8'd0;
reg [3:0] soc_uart_bridge_tx_bitcount = 4'd0;
reg soc_uart_bridge_tx_busy = 1'd0;
reg soc_uart_bridge_source_valid = 1'd0;
wire soc_uart_bridge_source_ready;
reg [7:0] soc_uart_bridge_source_payload_data = 8'd0;
reg soc_uart_bridge_uart_clk_rxen = 1'd0;
reg [31:0] soc_uart_bridge_phase_accumulator_rx = 32'd0;
wire soc_uart_bridge_rx;
reg soc_uart_bridge_rx_r = 1'd0;
reg [7:0] soc_uart_bridge_rx_reg = 8'd0;
reg [3:0] soc_uart_bridge_rx_bitcount = 4'd0;
reg soc_uart_bridge_rx_busy = 1'd0;
wire [29:0] soc_uart_bridge_wishbone_adr;
wire [31:0] soc_uart_bridge_wishbone_dat_w;
wire [31:0] soc_uart_bridge_wishbone_dat_r;
wire [3:0] soc_uart_bridge_wishbone_sel;
reg soc_uart_bridge_wishbone_cyc = 1'd0;
reg soc_uart_bridge_wishbone_stb = 1'd0;
wire soc_uart_bridge_wishbone_ack;
reg soc_uart_bridge_wishbone_we = 1'd0;
reg [2:0] soc_uart_bridge_wishbone_cti = 3'd0;
reg [1:0] soc_uart_bridge_wishbone_bte = 2'd0;
wire soc_uart_bridge_wishbone_err;
reg [2:0] soc_uart_bridge_byte_counter = 3'd0;
reg soc_uart_bridge_byte_counter_reset = 1'd0;
reg soc_uart_bridge_byte_counter_ce = 1'd0;
reg [2:0] soc_uart_bridge_word_counter = 3'd0;
reg soc_uart_bridge_word_counter_reset = 1'd0;
reg soc_uart_bridge_word_counter_ce = 1'd0;
reg [7:0] soc_uart_bridge_cmd = 8'd0;
reg soc_uart_bridge_cmd_ce = 1'd0;
reg [7:0] soc_uart_bridge_length = 8'd0;
reg soc_uart_bridge_length_ce = 1'd0;
reg [31:0] soc_uart_bridge_address = 32'd0;
reg soc_uart_bridge_address_ce = 1'd0;
reg [31:0] soc_uart_bridge_data = 32'd0;
reg soc_uart_bridge_rx_data_ce = 1'd0;
reg soc_uart_bridge_tx_data_ce = 1'd0;
wire soc_uart_bridge_reset;
wire soc_uart_bridge_wait;
wire soc_uart_bridge_done;
reg [20:0] soc_uart_bridge_count = 21'd1200000;
reg soc_uart_bridge_is_ongoing = 1'd0;
reg vns_wb2csr_state = 1'd0;
reg vns_wb2csr_next_state = 1'd0;
reg [1:0] vns_refresher_state = 2'd0;
reg [1:0] vns_refresher_next_state = 2'd0;
reg [2:0] vns_bankmachine0_state = 3'd0;
reg [2:0] vns_bankmachine0_next_state = 3'd0;
reg [2:0] vns_bankmachine1_state = 3'd0;
reg [2:0] vns_bankmachine1_next_state = 3'd0;
reg [2:0] vns_bankmachine2_state = 3'd0;
reg [2:0] vns_bankmachine2_next_state = 3'd0;
reg [2:0] vns_bankmachine3_state = 3'd0;
reg [2:0] vns_bankmachine3_next_state = 3'd0;
reg [2:0] vns_multiplexer_state = 3'd0;
reg [2:0] vns_multiplexer_next_state = 3'd0;
wire vns_roundrobin0_request;
wire vns_roundrobin0_grant;
wire vns_roundrobin0_ce;
wire vns_roundrobin1_request;
wire vns_roundrobin1_grant;
wire vns_roundrobin1_ce;
wire vns_roundrobin2_request;
wire vns_roundrobin2_grant;
wire vns_roundrobin2_ce;
wire vns_roundrobin3_request;
wire vns_roundrobin3_grant;
wire vns_roundrobin3_ce;
reg [1:0] vns_rbank = 2'd0;
reg [1:0] vns_wbank = 2'd0;
reg vns_locked0 = 1'd0;
reg vns_locked1 = 1'd0;
reg vns_locked2 = 1'd0;
reg vns_locked3 = 1'd0;
reg vns_new_master_wdata_ready = 1'd0;
reg vns_new_master_rdata_valid0 = 1'd0;
reg vns_new_master_rdata_valid1 = 1'd0;
reg vns_new_master_rdata_valid2 = 1'd0;
reg vns_new_master_rdata_valid3 = 1'd0;
reg vns_new_master_rdata_valid4 = 1'd0;
reg [2:0] vns_cache_state = 3'd0;
reg [2:0] vns_cache_next_state = 3'd0;
reg [1:0] vns_litedramwishbone2native_state = 2'd0;
reg [1:0] vns_litedramwishbone2native_next_state = 2'd0;
reg [2:0] vns_uartwishbonebridge_state = 3'd0;
reg [2:0] vns_uartwishbonebridge_next_state = 3'd0;
wire vns_wb_sdram_con_request;
wire vns_wb_sdram_con_grant;
wire [29:0] vns_basesoc_shared_adr;
wire [31:0] vns_basesoc_shared_dat_w;
reg [31:0] vns_basesoc_shared_dat_r = 32'd0;
wire [3:0] vns_basesoc_shared_sel;
wire vns_basesoc_shared_cyc;
wire vns_basesoc_shared_stb;
reg vns_basesoc_shared_ack = 1'd0;
wire vns_basesoc_shared_we;
wire [2:0] vns_basesoc_shared_cti;
wire [1:0] vns_basesoc_shared_bte;
wire vns_basesoc_shared_err;
wire vns_basesoc_request;
wire vns_basesoc_grant;
reg [2:0] vns_basesoc_slave_sel = 3'd0;
reg [2:0] vns_basesoc_slave_sel_r = 3'd0;
reg vns_basesoc_error = 1'd0;
wire vns_basesoc_wait;
wire vns_basesoc_done;
reg [19:0] vns_basesoc_count = 20'd1000000;
wire [13:0] vns_basesoc_interface0_bank_bus_adr;
wire vns_basesoc_interface0_bank_bus_we;
wire [7:0] vns_basesoc_interface0_bank_bus_dat_w;
reg [7:0] vns_basesoc_interface0_bank_bus_dat_r = 8'd0;
wire vns_basesoc_csrbank0_scratch3_re;
wire [7:0] vns_basesoc_csrbank0_scratch3_r;
wire vns_basesoc_csrbank0_scratch3_we;
wire [7:0] vns_basesoc_csrbank0_scratch3_w;
wire vns_basesoc_csrbank0_scratch2_re;
wire [7:0] vns_basesoc_csrbank0_scratch2_r;
wire vns_basesoc_csrbank0_scratch2_we;
wire [7:0] vns_basesoc_csrbank0_scratch2_w;
wire vns_basesoc_csrbank0_scratch1_re;
wire [7:0] vns_basesoc_csrbank0_scratch1_r;
wire vns_basesoc_csrbank0_scratch1_we;
wire [7:0] vns_basesoc_csrbank0_scratch1_w;
wire vns_basesoc_csrbank0_scratch0_re;
wire [7:0] vns_basesoc_csrbank0_scratch0_r;
wire vns_basesoc_csrbank0_scratch0_we;
wire [7:0] vns_basesoc_csrbank0_scratch0_w;
wire vns_basesoc_csrbank0_bus_errors3_re;
wire [7:0] vns_basesoc_csrbank0_bus_errors3_r;
wire vns_basesoc_csrbank0_bus_errors3_we;
wire [7:0] vns_basesoc_csrbank0_bus_errors3_w;
wire vns_basesoc_csrbank0_bus_errors2_re;
wire [7:0] vns_basesoc_csrbank0_bus_errors2_r;
wire vns_basesoc_csrbank0_bus_errors2_we;
wire [7:0] vns_basesoc_csrbank0_bus_errors2_w;
wire vns_basesoc_csrbank0_bus_errors1_re;
wire [7:0] vns_basesoc_csrbank0_bus_errors1_r;
wire vns_basesoc_csrbank0_bus_errors1_we;
wire [7:0] vns_basesoc_csrbank0_bus_errors1_w;
wire vns_basesoc_csrbank0_bus_errors0_re;
wire [7:0] vns_basesoc_csrbank0_bus_errors0_r;
wire vns_basesoc_csrbank0_bus_errors0_we;
wire [7:0] vns_basesoc_csrbank0_bus_errors0_w;
wire vns_basesoc_csrbank0_sel;
wire [13:0] vns_basesoc_interface1_bank_bus_adr;
wire vns_basesoc_interface1_bank_bus_we;
wire [7:0] vns_basesoc_interface1_bank_bus_dat_w;
reg [7:0] vns_basesoc_interface1_bank_bus_dat_r = 8'd0;
wire vns_basesoc_csrbank1_dfii_control0_re;
wire [3:0] vns_basesoc_csrbank1_dfii_control0_r;
wire vns_basesoc_csrbank1_dfii_control0_we;
wire [3:0] vns_basesoc_csrbank1_dfii_control0_w;
wire vns_basesoc_csrbank1_dfii_pi0_command0_re;
wire [5:0] vns_basesoc_csrbank1_dfii_pi0_command0_r;
wire vns_basesoc_csrbank1_dfii_pi0_command0_we;
wire [5:0] vns_basesoc_csrbank1_dfii_pi0_command0_w;
wire vns_basesoc_csrbank1_dfii_pi0_address1_re;
wire [4:0] vns_basesoc_csrbank1_dfii_pi0_address1_r;
wire vns_basesoc_csrbank1_dfii_pi0_address1_we;
wire [4:0] vns_basesoc_csrbank1_dfii_pi0_address1_w;
wire vns_basesoc_csrbank1_dfii_pi0_address0_re;
wire [7:0] vns_basesoc_csrbank1_dfii_pi0_address0_r;
wire vns_basesoc_csrbank1_dfii_pi0_address0_we;
wire [7:0] vns_basesoc_csrbank1_dfii_pi0_address0_w;
wire vns_basesoc_csrbank1_dfii_pi0_baddress0_re;
wire [1:0] vns_basesoc_csrbank1_dfii_pi0_baddress0_r;
wire vns_basesoc_csrbank1_dfii_pi0_baddress0_we;
wire [1:0] vns_basesoc_csrbank1_dfii_pi0_baddress0_w;
wire vns_basesoc_csrbank1_dfii_pi0_wrdata1_re;
wire [7:0] vns_basesoc_csrbank1_dfii_pi0_wrdata1_r;
wire vns_basesoc_csrbank1_dfii_pi0_wrdata1_we;
wire [7:0] vns_basesoc_csrbank1_dfii_pi0_wrdata1_w;
wire vns_basesoc_csrbank1_dfii_pi0_wrdata0_re;
wire [7:0] vns_basesoc_csrbank1_dfii_pi0_wrdata0_r;
wire vns_basesoc_csrbank1_dfii_pi0_wrdata0_we;
wire [7:0] vns_basesoc_csrbank1_dfii_pi0_wrdata0_w;
wire vns_basesoc_csrbank1_dfii_pi0_rddata1_re;
wire [7:0] vns_basesoc_csrbank1_dfii_pi0_rddata1_r;
wire vns_basesoc_csrbank1_dfii_pi0_rddata1_we;
wire [7:0] vns_basesoc_csrbank1_dfii_pi0_rddata1_w;
wire vns_basesoc_csrbank1_dfii_pi0_rddata0_re;
wire [7:0] vns_basesoc_csrbank1_dfii_pi0_rddata0_r;
wire vns_basesoc_csrbank1_dfii_pi0_rddata0_we;
wire [7:0] vns_basesoc_csrbank1_dfii_pi0_rddata0_w;
wire vns_basesoc_csrbank1_sel;
wire [13:0] vns_basesoc_interface2_bank_bus_adr;
wire vns_basesoc_interface2_bank_bus_we;
wire [7:0] vns_basesoc_interface2_bank_bus_dat_w;
reg [7:0] vns_basesoc_interface2_bank_bus_dat_r = 8'd0;
wire vns_basesoc_csrbank2_bitbang0_re;
wire [3:0] vns_basesoc_csrbank2_bitbang0_r;
wire vns_basesoc_csrbank2_bitbang0_we;
wire [3:0] vns_basesoc_csrbank2_bitbang0_w;
wire vns_basesoc_csrbank2_miso_re;
wire vns_basesoc_csrbank2_miso_r;
wire vns_basesoc_csrbank2_miso_we;
wire vns_basesoc_csrbank2_miso_w;
wire vns_basesoc_csrbank2_bitbang_en0_re;
wire vns_basesoc_csrbank2_bitbang_en0_r;
wire vns_basesoc_csrbank2_bitbang_en0_we;
wire vns_basesoc_csrbank2_bitbang_en0_w;
wire vns_basesoc_csrbank2_sel;
wire [13:0] vns_basesoc_interface3_bank_bus_adr;
wire vns_basesoc_interface3_bank_bus_we;
wire [7:0] vns_basesoc_interface3_bank_bus_dat_w;
reg [7:0] vns_basesoc_interface3_bank_bus_dat_r = 8'd0;
wire vns_basesoc_csrbank3_load3_re;
wire [7:0] vns_basesoc_csrbank3_load3_r;
wire vns_basesoc_csrbank3_load3_we;
wire [7:0] vns_basesoc_csrbank3_load3_w;
wire vns_basesoc_csrbank3_load2_re;
wire [7:0] vns_basesoc_csrbank3_load2_r;
wire vns_basesoc_csrbank3_load2_we;
wire [7:0] vns_basesoc_csrbank3_load2_w;
wire vns_basesoc_csrbank3_load1_re;
wire [7:0] vns_basesoc_csrbank3_load1_r;
wire vns_basesoc_csrbank3_load1_we;
wire [7:0] vns_basesoc_csrbank3_load1_w;
wire vns_basesoc_csrbank3_load0_re;
wire [7:0] vns_basesoc_csrbank3_load0_r;
wire vns_basesoc_csrbank3_load0_we;
wire [7:0] vns_basesoc_csrbank3_load0_w;
wire vns_basesoc_csrbank3_reload3_re;
wire [7:0] vns_basesoc_csrbank3_reload3_r;
wire vns_basesoc_csrbank3_reload3_we;
wire [7:0] vns_basesoc_csrbank3_reload3_w;
wire vns_basesoc_csrbank3_reload2_re;
wire [7:0] vns_basesoc_csrbank3_reload2_r;
wire vns_basesoc_csrbank3_reload2_we;
wire [7:0] vns_basesoc_csrbank3_reload2_w;
wire vns_basesoc_csrbank3_reload1_re;
wire [7:0] vns_basesoc_csrbank3_reload1_r;
wire vns_basesoc_csrbank3_reload1_we;
wire [7:0] vns_basesoc_csrbank3_reload1_w;
wire vns_basesoc_csrbank3_reload0_re;
wire [7:0] vns_basesoc_csrbank3_reload0_r;
wire vns_basesoc_csrbank3_reload0_we;
wire [7:0] vns_basesoc_csrbank3_reload0_w;
wire vns_basesoc_csrbank3_en0_re;
wire vns_basesoc_csrbank3_en0_r;
wire vns_basesoc_csrbank3_en0_we;
wire vns_basesoc_csrbank3_en0_w;
wire vns_basesoc_csrbank3_update_value0_re;
wire vns_basesoc_csrbank3_update_value0_r;
wire vns_basesoc_csrbank3_update_value0_we;
wire vns_basesoc_csrbank3_update_value0_w;
wire vns_basesoc_csrbank3_value3_re;
wire [7:0] vns_basesoc_csrbank3_value3_r;
wire vns_basesoc_csrbank3_value3_we;
wire [7:0] vns_basesoc_csrbank3_value3_w;
wire vns_basesoc_csrbank3_value2_re;
wire [7:0] vns_basesoc_csrbank3_value2_r;
wire vns_basesoc_csrbank3_value2_we;
wire [7:0] vns_basesoc_csrbank3_value2_w;
wire vns_basesoc_csrbank3_value1_re;
wire [7:0] vns_basesoc_csrbank3_value1_r;
wire vns_basesoc_csrbank3_value1_we;
wire [7:0] vns_basesoc_csrbank3_value1_w;
wire vns_basesoc_csrbank3_value0_re;
wire [7:0] vns_basesoc_csrbank3_value0_r;
wire vns_basesoc_csrbank3_value0_we;
wire [7:0] vns_basesoc_csrbank3_value0_w;
wire vns_basesoc_csrbank3_ev_enable0_re;
wire vns_basesoc_csrbank3_ev_enable0_r;
wire vns_basesoc_csrbank3_ev_enable0_we;
wire vns_basesoc_csrbank3_ev_enable0_w;
wire vns_basesoc_csrbank3_sel;
wire [13:0] vns_basesoc_interface4_bank_bus_adr;
wire vns_basesoc_interface4_bank_bus_we;
wire [7:0] vns_basesoc_interface4_bank_bus_dat_w;
reg [7:0] vns_basesoc_interface4_bank_bus_dat_r = 8'd0;
wire vns_basesoc_csrbank4_txfull_re;
wire vns_basesoc_csrbank4_txfull_r;
wire vns_basesoc_csrbank4_txfull_we;
wire vns_basesoc_csrbank4_txfull_w;
wire vns_basesoc_csrbank4_rxempty_re;
wire vns_basesoc_csrbank4_rxempty_r;
wire vns_basesoc_csrbank4_rxempty_we;
wire vns_basesoc_csrbank4_rxempty_w;
wire vns_basesoc_csrbank4_ev_enable0_re;
wire [1:0] vns_basesoc_csrbank4_ev_enable0_r;
wire vns_basesoc_csrbank4_ev_enable0_we;
wire [1:0] vns_basesoc_csrbank4_ev_enable0_w;
wire vns_basesoc_csrbank4_sel;
wire [13:0] vns_basesoc_adr;
wire vns_basesoc_we;
wire [7:0] vns_basesoc_dat_w;
wire [7:0] vns_basesoc_dat_r;
reg vns_rhs_array_muxed0 = 1'd0;
reg [12:0] vns_rhs_array_muxed1 = 13'd0;
reg [1:0] vns_rhs_array_muxed2 = 2'd0;
reg vns_rhs_array_muxed3 = 1'd0;
reg vns_rhs_array_muxed4 = 1'd0;
reg vns_rhs_array_muxed5 = 1'd0;
reg vns_t_array_muxed0 = 1'd0;
reg vns_t_array_muxed1 = 1'd0;
reg vns_t_array_muxed2 = 1'd0;
reg vns_rhs_array_muxed6 = 1'd0;
reg [12:0] vns_rhs_array_muxed7 = 13'd0;
reg [1:0] vns_rhs_array_muxed8 = 2'd0;
reg vns_rhs_array_muxed9 = 1'd0;
reg vns_rhs_array_muxed10 = 1'd0;
reg vns_rhs_array_muxed11 = 1'd0;
reg vns_t_array_muxed3 = 1'd0;
reg vns_t_array_muxed4 = 1'd0;
reg vns_t_array_muxed5 = 1'd0;
reg [21:0] vns_rhs_array_muxed12 = 22'd0;
reg vns_rhs_array_muxed13 = 1'd0;
reg vns_rhs_array_muxed14 = 1'd0;
reg [21:0] vns_rhs_array_muxed15 = 22'd0;
reg vns_rhs_array_muxed16 = 1'd0;
reg vns_rhs_array_muxed17 = 1'd0;
reg [21:0] vns_rhs_array_muxed18 = 22'd0;
reg vns_rhs_array_muxed19 = 1'd0;
reg vns_rhs_array_muxed20 = 1'd0;
reg [21:0] vns_rhs_array_muxed21 = 22'd0;
reg vns_rhs_array_muxed22 = 1'd0;
reg vns_rhs_array_muxed23 = 1'd0;
reg [29:0] vns_rhs_array_muxed24 = 30'd0;
reg [31:0] vns_rhs_array_muxed25 = 32'd0;
reg [3:0] vns_rhs_array_muxed26 = 4'd0;
reg vns_rhs_array_muxed27 = 1'd0;
reg vns_rhs_array_muxed28 = 1'd0;
reg vns_rhs_array_muxed29 = 1'd0;
reg [2:0] vns_rhs_array_muxed30 = 3'd0;
reg [1:0] vns_rhs_array_muxed31 = 2'd0;
reg [29:0] vns_rhs_array_muxed32 = 30'd0;
reg [31:0] vns_rhs_array_muxed33 = 32'd0;
reg [3:0] vns_rhs_array_muxed34 = 4'd0;
reg vns_rhs_array_muxed35 = 1'd0;
reg vns_rhs_array_muxed36 = 1'd0;
reg vns_rhs_array_muxed37 = 1'd0;
reg [2:0] vns_rhs_array_muxed38 = 3'd0;
reg [1:0] vns_rhs_array_muxed39 = 2'd0;
reg [1:0] vns_array_muxed0 = 2'd0;
reg [12:0] vns_array_muxed1 = 13'd0;
reg vns_array_muxed2 = 1'd0;
reg vns_array_muxed3 = 1'd0;
reg vns_array_muxed4 = 1'd0;
reg vns_array_muxed5 = 1'd0;
reg vns_array_muxed6 = 1'd0;
wire vns_rst1;
reg vns_regs0 = 1'd0;
reg vns_regs1 = 1'd0;

assign soc_basesoc_ctrl_bus_error = vns_basesoc_error;
assign soc_basesoc_ctrl_reset = soc_basesoc_ctrl_reset_reset_re;
assign soc_basesoc_ctrl_bus_errors_status = soc_basesoc_ctrl_bus_errors;
assign soc_basesoc_uart_txfull_status = 1'd0;
assign soc_basesoc_uart_tx_trigger = (~(soc_basesoc_uart_rxtx_re & soc_basesoc_uart_rxtx_r));
assign soc_basesoc_uart_rxempty_status = 1'd1;
always @(*) begin
	soc_basesoc_uart_tx_clear <= 1'd0;
	if ((soc_basesoc_uart_pending_re & soc_basesoc_uart_pending_r[0])) begin
		soc_basesoc_uart_tx_clear <= 1'd1;
	end
end
always @(*) begin
	soc_basesoc_uart_status_w <= 2'd0;
	soc_basesoc_uart_status_w[0] <= soc_basesoc_uart_tx_status;
	soc_basesoc_uart_status_w[1] <= soc_basesoc_uart_rx_status;
end
always @(*) begin
	soc_basesoc_uart_rx_clear <= 1'd0;
	if ((soc_basesoc_uart_pending_re & soc_basesoc_uart_pending_r[1])) begin
		soc_basesoc_uart_rx_clear <= 1'd1;
	end
end
always @(*) begin
	soc_basesoc_uart_pending_w <= 2'd0;
	soc_basesoc_uart_pending_w[0] <= soc_basesoc_uart_tx_pending;
	soc_basesoc_uart_pending_w[1] <= soc_basesoc_uart_rx_pending;
end
assign soc_basesoc_uart_irq = ((soc_basesoc_uart_pending_w[0] & soc_basesoc_uart_storage[0]) | (soc_basesoc_uart_pending_w[1] & soc_basesoc_uart_storage[1]));
assign soc_basesoc_uart_tx_status = soc_basesoc_uart_tx_trigger;
assign soc_basesoc_uart_rx_status = soc_basesoc_uart_rx_trigger;
assign soc_basesoc_timer0_zero_trigger = (soc_basesoc_timer0_value != 1'd0);
assign soc_basesoc_timer0_eventmanager_status_w = soc_basesoc_timer0_zero_status;
always @(*) begin
	soc_basesoc_timer0_zero_clear <= 1'd0;
	if ((soc_basesoc_timer0_eventmanager_pending_re & soc_basesoc_timer0_eventmanager_pending_r)) begin
		soc_basesoc_timer0_zero_clear <= 1'd1;
	end
end
assign soc_basesoc_timer0_eventmanager_pending_w = soc_basesoc_timer0_zero_pending;
assign soc_basesoc_timer0_irq = (soc_basesoc_timer0_eventmanager_pending_w & soc_basesoc_timer0_eventmanager_storage);
assign soc_basesoc_timer0_zero_status = soc_basesoc_timer0_zero_trigger;
assign soc_basesoc_dat_w = soc_basesoc_bus_wishbone_dat_w;
assign soc_basesoc_bus_wishbone_dat_r = soc_basesoc_dat_r;
always @(*) begin
	soc_basesoc_we <= 1'd0;
	soc_basesoc_bus_wishbone_ack <= 1'd0;
	vns_wb2csr_next_state <= 1'd0;
	soc_basesoc_adr <= 14'd0;
	vns_wb2csr_next_state <= vns_wb2csr_state;
	case (vns_wb2csr_state)
		1'd1: begin
			soc_basesoc_bus_wishbone_ack <= 1'd1;
			vns_wb2csr_next_state <= 1'd0;
		end
		default: begin
			if ((soc_basesoc_bus_wishbone_cyc & soc_basesoc_bus_wishbone_stb)) begin
				soc_basesoc_adr <= soc_basesoc_bus_wishbone_adr;
				soc_basesoc_we <= soc_basesoc_bus_wishbone_we;
				vns_wb2csr_next_state <= 1'd1;
			end
		end
	endcase
end
assign sys_clk = clk12;
assign sys_ps_clk = clk12;
assign sdram_clock = sys_ps_clk;
assign por_clk = sys_clk;
assign sys_rst = (soc_crg_reset_delay != 1'd0);
assign soc_bus_dat_r = soc_sr;
always @(*) begin
	spiflash_clk <= 1'd0;
	soc_miso_status <= 1'd0;
	spiflash_mosi <= 1'd0;
	spiflash_cs_n <= 1'd0;
	if (soc_bitbang_en_storage) begin
		spiflash_clk <= soc_bitbang_storage[1];
		spiflash_cs_n <= soc_bitbang_storage[2];
		if (soc_bitbang_storage[1]) begin
			soc_miso_status <= spiflash_miso;
		end
		spiflash_mosi <= soc_bitbang_storage[0];
	end else begin
		spiflash_clk <= soc_clk;
		spiflash_cs_n <= soc_cs_n;
		spiflash_mosi <= soc_sr[31];
	end
end
assign soc_dq_oe = soc_wrdata_en;
assign soc_dfi_p0_rddata_valid = soc_rddata_en[3];
assign soc_dfi_p0_address = soc_sdram_master_p0_address;
assign soc_dfi_p0_bank = soc_sdram_master_p0_bank;
assign soc_dfi_p0_cas_n = soc_sdram_master_p0_cas_n;
assign soc_dfi_p0_cs_n = soc_sdram_master_p0_cs_n;
assign soc_dfi_p0_ras_n = soc_sdram_master_p0_ras_n;
assign soc_dfi_p0_we_n = soc_sdram_master_p0_we_n;
assign soc_dfi_p0_cke = soc_sdram_master_p0_cke;
assign soc_dfi_p0_odt = soc_sdram_master_p0_odt;
assign soc_dfi_p0_reset_n = soc_sdram_master_p0_reset_n;
assign soc_dfi_p0_act_n = soc_sdram_master_p0_act_n;
assign soc_dfi_p0_wrdata = soc_sdram_master_p0_wrdata;
assign soc_dfi_p0_wrdata_en = soc_sdram_master_p0_wrdata_en;
assign soc_dfi_p0_wrdata_mask = soc_sdram_master_p0_wrdata_mask;
assign soc_dfi_p0_rddata_en = soc_sdram_master_p0_rddata_en;
assign soc_sdram_master_p0_rddata = soc_dfi_p0_rddata;
assign soc_sdram_master_p0_rddata_valid = soc_dfi_p0_rddata_valid;
assign soc_sdram_slave_p0_address = soc_sdram_dfi_p0_address;
assign soc_sdram_slave_p0_bank = soc_sdram_dfi_p0_bank;
assign soc_sdram_slave_p0_cas_n = soc_sdram_dfi_p0_cas_n;
assign soc_sdram_slave_p0_cs_n = soc_sdram_dfi_p0_cs_n;
assign soc_sdram_slave_p0_ras_n = soc_sdram_dfi_p0_ras_n;
assign soc_sdram_slave_p0_we_n = soc_sdram_dfi_p0_we_n;
assign soc_sdram_slave_p0_cke = soc_sdram_dfi_p0_cke;
assign soc_sdram_slave_p0_odt = soc_sdram_dfi_p0_odt;
assign soc_sdram_slave_p0_reset_n = soc_sdram_dfi_p0_reset_n;
assign soc_sdram_slave_p0_act_n = soc_sdram_dfi_p0_act_n;
assign soc_sdram_slave_p0_wrdata = soc_sdram_dfi_p0_wrdata;
assign soc_sdram_slave_p0_wrdata_en = soc_sdram_dfi_p0_wrdata_en;
assign soc_sdram_slave_p0_wrdata_mask = soc_sdram_dfi_p0_wrdata_mask;
assign soc_sdram_slave_p0_rddata_en = soc_sdram_dfi_p0_rddata_en;
assign soc_sdram_dfi_p0_rddata = soc_sdram_slave_p0_rddata;
assign soc_sdram_dfi_p0_rddata_valid = soc_sdram_slave_p0_rddata_valid;
always @(*) begin
	soc_sdram_slave_p0_rddata <= 16'd0;
	soc_sdram_slave_p0_rddata_valid <= 1'd0;
	soc_sdram_master_p0_address <= 13'd0;
	soc_sdram_master_p0_bank <= 2'd0;
	soc_sdram_master_p0_cas_n <= 1'd1;
	soc_sdram_master_p0_cs_n <= 1'd1;
	soc_sdram_master_p0_ras_n <= 1'd1;
	soc_sdram_master_p0_we_n <= 1'd1;
	soc_sdram_master_p0_cke <= 1'd0;
	soc_sdram_master_p0_odt <= 1'd0;
	soc_sdram_master_p0_reset_n <= 1'd0;
	soc_sdram_master_p0_act_n <= 1'd1;
	soc_sdram_inti_p0_rddata <= 16'd0;
	soc_sdram_master_p0_wrdata <= 16'd0;
	soc_sdram_inti_p0_rddata_valid <= 1'd0;
	soc_sdram_master_p0_wrdata_en <= 1'd0;
	soc_sdram_master_p0_wrdata_mask <= 2'd0;
	soc_sdram_master_p0_rddata_en <= 1'd0;
	if (soc_sdram_storage[0]) begin
		soc_sdram_master_p0_address <= soc_sdram_slave_p0_address;
		soc_sdram_master_p0_bank <= soc_sdram_slave_p0_bank;
		soc_sdram_master_p0_cas_n <= soc_sdram_slave_p0_cas_n;
		soc_sdram_master_p0_cs_n <= soc_sdram_slave_p0_cs_n;
		soc_sdram_master_p0_ras_n <= soc_sdram_slave_p0_ras_n;
		soc_sdram_master_p0_we_n <= soc_sdram_slave_p0_we_n;
		soc_sdram_master_p0_cke <= soc_sdram_slave_p0_cke;
		soc_sdram_master_p0_odt <= soc_sdram_slave_p0_odt;
		soc_sdram_master_p0_reset_n <= soc_sdram_slave_p0_reset_n;
		soc_sdram_master_p0_act_n <= soc_sdram_slave_p0_act_n;
		soc_sdram_master_p0_wrdata <= soc_sdram_slave_p0_wrdata;
		soc_sdram_master_p0_wrdata_en <= soc_sdram_slave_p0_wrdata_en;
		soc_sdram_master_p0_wrdata_mask <= soc_sdram_slave_p0_wrdata_mask;
		soc_sdram_master_p0_rddata_en <= soc_sdram_slave_p0_rddata_en;
		soc_sdram_slave_p0_rddata <= soc_sdram_master_p0_rddata;
		soc_sdram_slave_p0_rddata_valid <= soc_sdram_master_p0_rddata_valid;
	end else begin
		soc_sdram_master_p0_address <= soc_sdram_inti_p0_address;
		soc_sdram_master_p0_bank <= soc_sdram_inti_p0_bank;
		soc_sdram_master_p0_cas_n <= soc_sdram_inti_p0_cas_n;
		soc_sdram_master_p0_cs_n <= soc_sdram_inti_p0_cs_n;
		soc_sdram_master_p0_ras_n <= soc_sdram_inti_p0_ras_n;
		soc_sdram_master_p0_we_n <= soc_sdram_inti_p0_we_n;
		soc_sdram_master_p0_cke <= soc_sdram_inti_p0_cke;
		soc_sdram_master_p0_odt <= soc_sdram_inti_p0_odt;
		soc_sdram_master_p0_reset_n <= soc_sdram_inti_p0_reset_n;
		soc_sdram_master_p0_act_n <= soc_sdram_inti_p0_act_n;
		soc_sdram_master_p0_wrdata <= soc_sdram_inti_p0_wrdata;
		soc_sdram_master_p0_wrdata_en <= soc_sdram_inti_p0_wrdata_en;
		soc_sdram_master_p0_wrdata_mask <= soc_sdram_inti_p0_wrdata_mask;
		soc_sdram_master_p0_rddata_en <= soc_sdram_inti_p0_rddata_en;
		soc_sdram_inti_p0_rddata <= soc_sdram_master_p0_rddata;
		soc_sdram_inti_p0_rddata_valid <= soc_sdram_master_p0_rddata_valid;
	end
end
assign soc_sdram_inti_p0_cke = soc_sdram_storage[1];
assign soc_sdram_inti_p0_odt = soc_sdram_storage[2];
assign soc_sdram_inti_p0_reset_n = soc_sdram_storage[3];
always @(*) begin
	soc_sdram_inti_p0_cs_n <= 1'd1;
	soc_sdram_inti_p0_ras_n <= 1'd1;
	soc_sdram_inti_p0_we_n <= 1'd1;
	soc_sdram_inti_p0_cas_n <= 1'd1;
	if (soc_sdram_command_issue_re) begin
		soc_sdram_inti_p0_cs_n <= {1{(~soc_sdram_command_storage[0])}};
		soc_sdram_inti_p0_we_n <= (~soc_sdram_command_storage[1]);
		soc_sdram_inti_p0_cas_n <= (~soc_sdram_command_storage[2]);
		soc_sdram_inti_p0_ras_n <= (~soc_sdram_command_storage[3]);
	end else begin
		soc_sdram_inti_p0_cs_n <= {1{1'd1}};
		soc_sdram_inti_p0_we_n <= 1'd1;
		soc_sdram_inti_p0_cas_n <= 1'd1;
		soc_sdram_inti_p0_ras_n <= 1'd1;
	end
end
assign soc_sdram_inti_p0_address = soc_sdram_address_storage;
assign soc_sdram_inti_p0_bank = soc_sdram_baddress_storage;
assign soc_sdram_inti_p0_wrdata_en = (soc_sdram_command_issue_re & soc_sdram_command_storage[4]);
assign soc_sdram_inti_p0_rddata_en = (soc_sdram_command_issue_re & soc_sdram_command_storage[5]);
assign soc_sdram_inti_p0_wrdata = soc_sdram_wrdata_storage;
assign soc_sdram_inti_p0_wrdata_mask = 1'd0;
assign soc_sdram_bankmachine0_req_valid = soc_sdram_interface_bank0_valid;
assign soc_sdram_interface_bank0_ready = soc_sdram_bankmachine0_req_ready;
assign soc_sdram_bankmachine0_req_we = soc_sdram_interface_bank0_we;
assign soc_sdram_bankmachine0_req_addr = soc_sdram_interface_bank0_addr;
assign soc_sdram_interface_bank0_lock = soc_sdram_bankmachine0_req_lock;
assign soc_sdram_interface_bank0_wdata_ready = soc_sdram_bankmachine0_req_wdata_ready;
assign soc_sdram_interface_bank0_rdata_valid = soc_sdram_bankmachine0_req_rdata_valid;
assign soc_sdram_bankmachine1_req_valid = soc_sdram_interface_bank1_valid;
assign soc_sdram_interface_bank1_ready = soc_sdram_bankmachine1_req_ready;
assign soc_sdram_bankmachine1_req_we = soc_sdram_interface_bank1_we;
assign soc_sdram_bankmachine1_req_addr = soc_sdram_interface_bank1_addr;
assign soc_sdram_interface_bank1_lock = soc_sdram_bankmachine1_req_lock;
assign soc_sdram_interface_bank1_wdata_ready = soc_sdram_bankmachine1_req_wdata_ready;
assign soc_sdram_interface_bank1_rdata_valid = soc_sdram_bankmachine1_req_rdata_valid;
assign soc_sdram_bankmachine2_req_valid = soc_sdram_interface_bank2_valid;
assign soc_sdram_interface_bank2_ready = soc_sdram_bankmachine2_req_ready;
assign soc_sdram_bankmachine2_req_we = soc_sdram_interface_bank2_we;
assign soc_sdram_bankmachine2_req_addr = soc_sdram_interface_bank2_addr;
assign soc_sdram_interface_bank2_lock = soc_sdram_bankmachine2_req_lock;
assign soc_sdram_interface_bank2_wdata_ready = soc_sdram_bankmachine2_req_wdata_ready;
assign soc_sdram_interface_bank2_rdata_valid = soc_sdram_bankmachine2_req_rdata_valid;
assign soc_sdram_bankmachine3_req_valid = soc_sdram_interface_bank3_valid;
assign soc_sdram_interface_bank3_ready = soc_sdram_bankmachine3_req_ready;
assign soc_sdram_bankmachine3_req_we = soc_sdram_interface_bank3_we;
assign soc_sdram_bankmachine3_req_addr = soc_sdram_interface_bank3_addr;
assign soc_sdram_interface_bank3_lock = soc_sdram_bankmachine3_req_lock;
assign soc_sdram_interface_bank3_wdata_ready = soc_sdram_bankmachine3_req_wdata_ready;
assign soc_sdram_interface_bank3_rdata_valid = soc_sdram_bankmachine3_req_rdata_valid;
assign soc_sdram_timer_wait = (~soc_sdram_timer_done0);
assign soc_sdram_postponer_req_i = soc_sdram_timer_done0;
assign soc_sdram_wants_refresh = soc_sdram_postponer_req_o;
assign soc_sdram_timer_done1 = (soc_sdram_timer_count1 == 1'd0);
assign soc_sdram_timer_done0 = soc_sdram_timer_done1;
assign soc_sdram_timer_count0 = soc_sdram_timer_count1;
assign soc_sdram_sequencer_start1 = (soc_sdram_sequencer_start0 | (soc_sdram_sequencer_count != 1'd0));
assign soc_sdram_sequencer_done0 = (soc_sdram_sequencer_done1 & (soc_sdram_sequencer_count == 1'd0));
always @(*) begin
	vns_refresher_next_state <= 2'd0;
	soc_sdram_cmd_valid <= 1'd0;
	soc_sdram_cmd_last <= 1'd0;
	soc_sdram_sequencer_start0 <= 1'd0;
	vns_refresher_next_state <= vns_refresher_state;
	case (vns_refresher_state)
		1'd1: begin
			soc_sdram_cmd_valid <= 1'd1;
			if (soc_sdram_cmd_ready) begin
				soc_sdram_sequencer_start0 <= 1'd1;
				vns_refresher_next_state <= 2'd2;
			end
		end
		2'd2: begin
			soc_sdram_cmd_valid <= 1'd1;
			if (soc_sdram_sequencer_done0) begin
				soc_sdram_cmd_valid <= 1'd0;
				soc_sdram_cmd_last <= 1'd1;
				vns_refresher_next_state <= 1'd0;
			end
		end
		default: begin
			if (1'd1) begin
				if (soc_sdram_wants_refresh) begin
					vns_refresher_next_state <= 1'd1;
				end
			end
		end
	endcase
end
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid = soc_sdram_bankmachine0_req_valid;
assign soc_sdram_bankmachine0_req_ready = soc_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we = soc_sdram_bankmachine0_req_we;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr = soc_sdram_bankmachine0_req_addr;
assign soc_sdram_bankmachine0_cmd_buffer_sink_valid = soc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_source_ready = soc_sdram_bankmachine0_cmd_buffer_sink_ready;
assign soc_sdram_bankmachine0_cmd_buffer_sink_first = soc_sdram_bankmachine0_cmd_buffer_lookahead_source_first;
assign soc_sdram_bankmachine0_cmd_buffer_sink_last = soc_sdram_bankmachine0_cmd_buffer_lookahead_source_last;
assign soc_sdram_bankmachine0_cmd_buffer_sink_payload_we = soc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;
assign soc_sdram_bankmachine0_cmd_buffer_sink_payload_addr = soc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
assign soc_sdram_bankmachine0_cmd_buffer_source_ready = (soc_sdram_bankmachine0_req_wdata_ready | soc_sdram_bankmachine0_req_rdata_valid);
assign soc_sdram_bankmachine0_req_lock = (soc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid | soc_sdram_bankmachine0_cmd_buffer_source_valid);
assign soc_sdram_bankmachine0_row_hit = (soc_sdram_bankmachine0_row == soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:9]);
assign soc_sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
	soc_sdram_bankmachine0_cmd_payload_a <= 13'd0;
	if (soc_sdram_bankmachine0_row_col_n_addr_sel) begin
		soc_sdram_bankmachine0_cmd_payload_a <= soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:9];
	end else begin
		soc_sdram_bankmachine0_cmd_payload_a <= ((soc_sdram_bankmachine0_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8:0], {0{1'd0}}});
	end
end
assign soc_sdram_bankmachine0_twtpcon_valid = ((soc_sdram_bankmachine0_cmd_valid & soc_sdram_bankmachine0_cmd_ready) & soc_sdram_bankmachine0_cmd_payload_is_write);
assign soc_sdram_bankmachine0_trccon_valid = ((soc_sdram_bankmachine0_cmd_valid & soc_sdram_bankmachine0_cmd_ready) & soc_sdram_bankmachine0_row_open);
assign soc_sdram_bankmachine0_trascon_valid = ((soc_sdram_bankmachine0_cmd_valid & soc_sdram_bankmachine0_cmd_ready) & soc_sdram_bankmachine0_row_open);
always @(*) begin
	soc_sdram_bankmachine0_auto_precharge <= 1'd0;
	if ((soc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid & soc_sdram_bankmachine0_cmd_buffer_source_valid)) begin
		if ((soc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21:9] != soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:9])) begin
			soc_sdram_bankmachine0_auto_precharge <= (soc_sdram_bankmachine0_row_close == 1'd0);
		end
	end
end
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din = {soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last, soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first, soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr, soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we};
assign {soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last, soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first, soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_sink_ready = soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we = soc_sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first = soc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last = soc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we = soc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr = soc_sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_source_valid = soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_source_first = soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_source_last = soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we = soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr = soc_sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re = soc_sdram_bankmachine0_cmd_buffer_lookahead_source_ready;
always @(*) begin
	soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (soc_sdram_bankmachine0_cmd_buffer_lookahead_replace) begin
		soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= (soc_sdram_bankmachine0_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= soc_sdram_bankmachine0_cmd_buffer_lookahead_produce;
	end
end
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w = soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we = (soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & (soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable | soc_sdram_bankmachine0_cmd_buffer_lookahead_replace));
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_do_read = (soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable & soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re);
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr = soc_sdram_bankmachine0_cmd_buffer_lookahead_consume;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout = soc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable = (soc_sdram_bankmachine0_cmd_buffer_lookahead_level != 4'd8);
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable = (soc_sdram_bankmachine0_cmd_buffer_lookahead_level != 1'd0);
assign soc_sdram_bankmachine0_cmd_buffer_pipe_ce = (soc_sdram_bankmachine0_cmd_buffer_source_ready | (~soc_sdram_bankmachine0_cmd_buffer_valid_n));
assign soc_sdram_bankmachine0_cmd_buffer_sink_ready = soc_sdram_bankmachine0_cmd_buffer_pipe_ce;
assign soc_sdram_bankmachine0_cmd_buffer_source_valid = soc_sdram_bankmachine0_cmd_buffer_valid_n;
assign soc_sdram_bankmachine0_cmd_buffer_busy = (1'd0 | soc_sdram_bankmachine0_cmd_buffer_valid_n);
assign soc_sdram_bankmachine0_cmd_buffer_source_first = soc_sdram_bankmachine0_cmd_buffer_first_n;
assign soc_sdram_bankmachine0_cmd_buffer_source_last = soc_sdram_bankmachine0_cmd_buffer_last_n;
always @(*) begin
	vns_bankmachine0_next_state <= 3'd0;
	soc_sdram_bankmachine0_cmd_payload_we <= 1'd0;
	soc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
	soc_sdram_bankmachine0_row_open <= 1'd0;
	soc_sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
	soc_sdram_bankmachine0_row_close <= 1'd0;
	soc_sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
	soc_sdram_bankmachine0_req_wdata_ready <= 1'd0;
	soc_sdram_bankmachine0_req_rdata_valid <= 1'd0;
	soc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
	soc_sdram_bankmachine0_refresh_gnt <= 1'd0;
	soc_sdram_bankmachine0_cmd_valid <= 1'd0;
	soc_sdram_bankmachine0_cmd_payload_cas <= 1'd0;
	soc_sdram_bankmachine0_cmd_payload_ras <= 1'd0;
	vns_bankmachine0_next_state <= vns_bankmachine0_state;
	case (vns_bankmachine0_state)
		1'd1: begin
			if ((soc_sdram_bankmachine0_twtpcon_ready & soc_sdram_bankmachine0_trascon_ready)) begin
				soc_sdram_bankmachine0_cmd_valid <= 1'd1;
				if (soc_sdram_bankmachine0_cmd_ready) begin
					vns_bankmachine0_next_state <= 2'd3;
				end
				soc_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
				soc_sdram_bankmachine0_cmd_payload_we <= 1'd1;
				soc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
			end
			soc_sdram_bankmachine0_row_close <= 1'd1;
		end
		2'd2: begin
			if ((soc_sdram_bankmachine0_twtpcon_ready & soc_sdram_bankmachine0_trascon_ready)) begin
				vns_bankmachine0_next_state <= 2'd3;
			end
			soc_sdram_bankmachine0_row_close <= 1'd1;
		end
		2'd3: begin
			if (soc_sdram_bankmachine0_trccon_ready) begin
				soc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
				soc_sdram_bankmachine0_row_open <= 1'd1;
				soc_sdram_bankmachine0_cmd_valid <= 1'd1;
				soc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
				if (soc_sdram_bankmachine0_cmd_ready) begin
					vns_bankmachine0_next_state <= 1'd0;
				end
				soc_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (soc_sdram_bankmachine0_twtpcon_ready) begin
				soc_sdram_bankmachine0_refresh_gnt <= 1'd1;
			end
			soc_sdram_bankmachine0_row_close <= 1'd1;
			soc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
			if ((~soc_sdram_bankmachine0_refresh_req)) begin
				vns_bankmachine0_next_state <= 1'd0;
			end
		end
		default: begin
			if (soc_sdram_bankmachine0_refresh_req) begin
				vns_bankmachine0_next_state <= 3'd4;
			end else begin
				if (soc_sdram_bankmachine0_cmd_buffer_source_valid) begin
					if (soc_sdram_bankmachine0_row_opened) begin
						if (soc_sdram_bankmachine0_row_hit) begin
							soc_sdram_bankmachine0_cmd_valid <= 1'd1;
							if (soc_sdram_bankmachine0_cmd_buffer_source_payload_we) begin
								soc_sdram_bankmachine0_req_wdata_ready <= soc_sdram_bankmachine0_cmd_ready;
								soc_sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
								soc_sdram_bankmachine0_cmd_payload_we <= 1'd1;
							end else begin
								soc_sdram_bankmachine0_req_rdata_valid <= soc_sdram_bankmachine0_cmd_ready;
								soc_sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
							end
							soc_sdram_bankmachine0_cmd_payload_cas <= 1'd1;
							if ((soc_sdram_bankmachine0_cmd_ready & soc_sdram_bankmachine0_auto_precharge)) begin
								vns_bankmachine0_next_state <= 2'd2;
							end
						end else begin
							vns_bankmachine0_next_state <= 1'd1;
						end
					end else begin
						vns_bankmachine0_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid = soc_sdram_bankmachine1_req_valid;
assign soc_sdram_bankmachine1_req_ready = soc_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we = soc_sdram_bankmachine1_req_we;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr = soc_sdram_bankmachine1_req_addr;
assign soc_sdram_bankmachine1_cmd_buffer_sink_valid = soc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_source_ready = soc_sdram_bankmachine1_cmd_buffer_sink_ready;
assign soc_sdram_bankmachine1_cmd_buffer_sink_first = soc_sdram_bankmachine1_cmd_buffer_lookahead_source_first;
assign soc_sdram_bankmachine1_cmd_buffer_sink_last = soc_sdram_bankmachine1_cmd_buffer_lookahead_source_last;
assign soc_sdram_bankmachine1_cmd_buffer_sink_payload_we = soc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;
assign soc_sdram_bankmachine1_cmd_buffer_sink_payload_addr = soc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
assign soc_sdram_bankmachine1_cmd_buffer_source_ready = (soc_sdram_bankmachine1_req_wdata_ready | soc_sdram_bankmachine1_req_rdata_valid);
assign soc_sdram_bankmachine1_req_lock = (soc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid | soc_sdram_bankmachine1_cmd_buffer_source_valid);
assign soc_sdram_bankmachine1_row_hit = (soc_sdram_bankmachine1_row == soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:9]);
assign soc_sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
	soc_sdram_bankmachine1_cmd_payload_a <= 13'd0;
	if (soc_sdram_bankmachine1_row_col_n_addr_sel) begin
		soc_sdram_bankmachine1_cmd_payload_a <= soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:9];
	end else begin
		soc_sdram_bankmachine1_cmd_payload_a <= ((soc_sdram_bankmachine1_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8:0], {0{1'd0}}});
	end
end
assign soc_sdram_bankmachine1_twtpcon_valid = ((soc_sdram_bankmachine1_cmd_valid & soc_sdram_bankmachine1_cmd_ready) & soc_sdram_bankmachine1_cmd_payload_is_write);
assign soc_sdram_bankmachine1_trccon_valid = ((soc_sdram_bankmachine1_cmd_valid & soc_sdram_bankmachine1_cmd_ready) & soc_sdram_bankmachine1_row_open);
assign soc_sdram_bankmachine1_trascon_valid = ((soc_sdram_bankmachine1_cmd_valid & soc_sdram_bankmachine1_cmd_ready) & soc_sdram_bankmachine1_row_open);
always @(*) begin
	soc_sdram_bankmachine1_auto_precharge <= 1'd0;
	if ((soc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid & soc_sdram_bankmachine1_cmd_buffer_source_valid)) begin
		if ((soc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21:9] != soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:9])) begin
			soc_sdram_bankmachine1_auto_precharge <= (soc_sdram_bankmachine1_row_close == 1'd0);
		end
	end
end
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din = {soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last, soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first, soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr, soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we};
assign {soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last, soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first, soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_sink_ready = soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we = soc_sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first = soc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last = soc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we = soc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr = soc_sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_source_valid = soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_source_first = soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_source_last = soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we = soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr = soc_sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re = soc_sdram_bankmachine1_cmd_buffer_lookahead_source_ready;
always @(*) begin
	soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (soc_sdram_bankmachine1_cmd_buffer_lookahead_replace) begin
		soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= (soc_sdram_bankmachine1_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= soc_sdram_bankmachine1_cmd_buffer_lookahead_produce;
	end
end
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w = soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we = (soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & (soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable | soc_sdram_bankmachine1_cmd_buffer_lookahead_replace));
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_do_read = (soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable & soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re);
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr = soc_sdram_bankmachine1_cmd_buffer_lookahead_consume;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout = soc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable = (soc_sdram_bankmachine1_cmd_buffer_lookahead_level != 4'd8);
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable = (soc_sdram_bankmachine1_cmd_buffer_lookahead_level != 1'd0);
assign soc_sdram_bankmachine1_cmd_buffer_pipe_ce = (soc_sdram_bankmachine1_cmd_buffer_source_ready | (~soc_sdram_bankmachine1_cmd_buffer_valid_n));
assign soc_sdram_bankmachine1_cmd_buffer_sink_ready = soc_sdram_bankmachine1_cmd_buffer_pipe_ce;
assign soc_sdram_bankmachine1_cmd_buffer_source_valid = soc_sdram_bankmachine1_cmd_buffer_valid_n;
assign soc_sdram_bankmachine1_cmd_buffer_busy = (1'd0 | soc_sdram_bankmachine1_cmd_buffer_valid_n);
assign soc_sdram_bankmachine1_cmd_buffer_source_first = soc_sdram_bankmachine1_cmd_buffer_first_n;
assign soc_sdram_bankmachine1_cmd_buffer_source_last = soc_sdram_bankmachine1_cmd_buffer_last_n;
always @(*) begin
	soc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
	soc_sdram_bankmachine1_refresh_gnt <= 1'd0;
	soc_sdram_bankmachine1_cmd_valid <= 1'd0;
	soc_sdram_bankmachine1_cmd_payload_cas <= 1'd0;
	soc_sdram_bankmachine1_cmd_payload_ras <= 1'd0;
	soc_sdram_bankmachine1_cmd_payload_we <= 1'd0;
	soc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
	soc_sdram_bankmachine1_row_open <= 1'd0;
	vns_bankmachine1_next_state <= 3'd0;
	soc_sdram_bankmachine1_row_close <= 1'd0;
	soc_sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
	soc_sdram_bankmachine1_req_wdata_ready <= 1'd0;
	soc_sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
	soc_sdram_bankmachine1_req_rdata_valid <= 1'd0;
	vns_bankmachine1_next_state <= vns_bankmachine1_state;
	case (vns_bankmachine1_state)
		1'd1: begin
			if ((soc_sdram_bankmachine1_twtpcon_ready & soc_sdram_bankmachine1_trascon_ready)) begin
				soc_sdram_bankmachine1_cmd_valid <= 1'd1;
				if (soc_sdram_bankmachine1_cmd_ready) begin
					vns_bankmachine1_next_state <= 2'd3;
				end
				soc_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
				soc_sdram_bankmachine1_cmd_payload_we <= 1'd1;
				soc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
			end
			soc_sdram_bankmachine1_row_close <= 1'd1;
		end
		2'd2: begin
			if ((soc_sdram_bankmachine1_twtpcon_ready & soc_sdram_bankmachine1_trascon_ready)) begin
				vns_bankmachine1_next_state <= 2'd3;
			end
			soc_sdram_bankmachine1_row_close <= 1'd1;
		end
		2'd3: begin
			if (soc_sdram_bankmachine1_trccon_ready) begin
				soc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
				soc_sdram_bankmachine1_row_open <= 1'd1;
				soc_sdram_bankmachine1_cmd_valid <= 1'd1;
				soc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
				if (soc_sdram_bankmachine1_cmd_ready) begin
					vns_bankmachine1_next_state <= 1'd0;
				end
				soc_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (soc_sdram_bankmachine1_twtpcon_ready) begin
				soc_sdram_bankmachine1_refresh_gnt <= 1'd1;
			end
			soc_sdram_bankmachine1_row_close <= 1'd1;
			soc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
			if ((~soc_sdram_bankmachine1_refresh_req)) begin
				vns_bankmachine1_next_state <= 1'd0;
			end
		end
		default: begin
			if (soc_sdram_bankmachine1_refresh_req) begin
				vns_bankmachine1_next_state <= 3'd4;
			end else begin
				if (soc_sdram_bankmachine1_cmd_buffer_source_valid) begin
					if (soc_sdram_bankmachine1_row_opened) begin
						if (soc_sdram_bankmachine1_row_hit) begin
							soc_sdram_bankmachine1_cmd_valid <= 1'd1;
							if (soc_sdram_bankmachine1_cmd_buffer_source_payload_we) begin
								soc_sdram_bankmachine1_req_wdata_ready <= soc_sdram_bankmachine1_cmd_ready;
								soc_sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
								soc_sdram_bankmachine1_cmd_payload_we <= 1'd1;
							end else begin
								soc_sdram_bankmachine1_req_rdata_valid <= soc_sdram_bankmachine1_cmd_ready;
								soc_sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
							end
							soc_sdram_bankmachine1_cmd_payload_cas <= 1'd1;
							if ((soc_sdram_bankmachine1_cmd_ready & soc_sdram_bankmachine1_auto_precharge)) begin
								vns_bankmachine1_next_state <= 2'd2;
							end
						end else begin
							vns_bankmachine1_next_state <= 1'd1;
						end
					end else begin
						vns_bankmachine1_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid = soc_sdram_bankmachine2_req_valid;
assign soc_sdram_bankmachine2_req_ready = soc_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we = soc_sdram_bankmachine2_req_we;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr = soc_sdram_bankmachine2_req_addr;
assign soc_sdram_bankmachine2_cmd_buffer_sink_valid = soc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_source_ready = soc_sdram_bankmachine2_cmd_buffer_sink_ready;
assign soc_sdram_bankmachine2_cmd_buffer_sink_first = soc_sdram_bankmachine2_cmd_buffer_lookahead_source_first;
assign soc_sdram_bankmachine2_cmd_buffer_sink_last = soc_sdram_bankmachine2_cmd_buffer_lookahead_source_last;
assign soc_sdram_bankmachine2_cmd_buffer_sink_payload_we = soc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;
assign soc_sdram_bankmachine2_cmd_buffer_sink_payload_addr = soc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
assign soc_sdram_bankmachine2_cmd_buffer_source_ready = (soc_sdram_bankmachine2_req_wdata_ready | soc_sdram_bankmachine2_req_rdata_valid);
assign soc_sdram_bankmachine2_req_lock = (soc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid | soc_sdram_bankmachine2_cmd_buffer_source_valid);
assign soc_sdram_bankmachine2_row_hit = (soc_sdram_bankmachine2_row == soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:9]);
assign soc_sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
	soc_sdram_bankmachine2_cmd_payload_a <= 13'd0;
	if (soc_sdram_bankmachine2_row_col_n_addr_sel) begin
		soc_sdram_bankmachine2_cmd_payload_a <= soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:9];
	end else begin
		soc_sdram_bankmachine2_cmd_payload_a <= ((soc_sdram_bankmachine2_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8:0], {0{1'd0}}});
	end
end
assign soc_sdram_bankmachine2_twtpcon_valid = ((soc_sdram_bankmachine2_cmd_valid & soc_sdram_bankmachine2_cmd_ready) & soc_sdram_bankmachine2_cmd_payload_is_write);
assign soc_sdram_bankmachine2_trccon_valid = ((soc_sdram_bankmachine2_cmd_valid & soc_sdram_bankmachine2_cmd_ready) & soc_sdram_bankmachine2_row_open);
assign soc_sdram_bankmachine2_trascon_valid = ((soc_sdram_bankmachine2_cmd_valid & soc_sdram_bankmachine2_cmd_ready) & soc_sdram_bankmachine2_row_open);
always @(*) begin
	soc_sdram_bankmachine2_auto_precharge <= 1'd0;
	if ((soc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid & soc_sdram_bankmachine2_cmd_buffer_source_valid)) begin
		if ((soc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21:9] != soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:9])) begin
			soc_sdram_bankmachine2_auto_precharge <= (soc_sdram_bankmachine2_row_close == 1'd0);
		end
	end
end
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din = {soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last, soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first, soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr, soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we};
assign {soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last, soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first, soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_sink_ready = soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we = soc_sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first = soc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last = soc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we = soc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr = soc_sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_source_valid = soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_source_first = soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_source_last = soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we = soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr = soc_sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re = soc_sdram_bankmachine2_cmd_buffer_lookahead_source_ready;
always @(*) begin
	soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (soc_sdram_bankmachine2_cmd_buffer_lookahead_replace) begin
		soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= (soc_sdram_bankmachine2_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= soc_sdram_bankmachine2_cmd_buffer_lookahead_produce;
	end
end
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w = soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we = (soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & (soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable | soc_sdram_bankmachine2_cmd_buffer_lookahead_replace));
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_do_read = (soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable & soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re);
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr = soc_sdram_bankmachine2_cmd_buffer_lookahead_consume;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout = soc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable = (soc_sdram_bankmachine2_cmd_buffer_lookahead_level != 4'd8);
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable = (soc_sdram_bankmachine2_cmd_buffer_lookahead_level != 1'd0);
assign soc_sdram_bankmachine2_cmd_buffer_pipe_ce = (soc_sdram_bankmachine2_cmd_buffer_source_ready | (~soc_sdram_bankmachine2_cmd_buffer_valid_n));
assign soc_sdram_bankmachine2_cmd_buffer_sink_ready = soc_sdram_bankmachine2_cmd_buffer_pipe_ce;
assign soc_sdram_bankmachine2_cmd_buffer_source_valid = soc_sdram_bankmachine2_cmd_buffer_valid_n;
assign soc_sdram_bankmachine2_cmd_buffer_busy = (1'd0 | soc_sdram_bankmachine2_cmd_buffer_valid_n);
assign soc_sdram_bankmachine2_cmd_buffer_source_first = soc_sdram_bankmachine2_cmd_buffer_first_n;
assign soc_sdram_bankmachine2_cmd_buffer_source_last = soc_sdram_bankmachine2_cmd_buffer_last_n;
always @(*) begin
	soc_sdram_bankmachine2_cmd_payload_cas <= 1'd0;
	soc_sdram_bankmachine2_cmd_payload_ras <= 1'd0;
	soc_sdram_bankmachine2_cmd_payload_we <= 1'd0;
	soc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
	soc_sdram_bankmachine2_row_open <= 1'd0;
	soc_sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
	soc_sdram_bankmachine2_row_close <= 1'd0;
	soc_sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
	vns_bankmachine2_next_state <= 3'd0;
	soc_sdram_bankmachine2_req_wdata_ready <= 1'd0;
	soc_sdram_bankmachine2_req_rdata_valid <= 1'd0;
	soc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
	soc_sdram_bankmachine2_refresh_gnt <= 1'd0;
	soc_sdram_bankmachine2_cmd_valid <= 1'd0;
	vns_bankmachine2_next_state <= vns_bankmachine2_state;
	case (vns_bankmachine2_state)
		1'd1: begin
			if ((soc_sdram_bankmachine2_twtpcon_ready & soc_sdram_bankmachine2_trascon_ready)) begin
				soc_sdram_bankmachine2_cmd_valid <= 1'd1;
				if (soc_sdram_bankmachine2_cmd_ready) begin
					vns_bankmachine2_next_state <= 2'd3;
				end
				soc_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
				soc_sdram_bankmachine2_cmd_payload_we <= 1'd1;
				soc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
			end
			soc_sdram_bankmachine2_row_close <= 1'd1;
		end
		2'd2: begin
			if ((soc_sdram_bankmachine2_twtpcon_ready & soc_sdram_bankmachine2_trascon_ready)) begin
				vns_bankmachine2_next_state <= 2'd3;
			end
			soc_sdram_bankmachine2_row_close <= 1'd1;
		end
		2'd3: begin
			if (soc_sdram_bankmachine2_trccon_ready) begin
				soc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
				soc_sdram_bankmachine2_row_open <= 1'd1;
				soc_sdram_bankmachine2_cmd_valid <= 1'd1;
				soc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
				if (soc_sdram_bankmachine2_cmd_ready) begin
					vns_bankmachine2_next_state <= 1'd0;
				end
				soc_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (soc_sdram_bankmachine2_twtpcon_ready) begin
				soc_sdram_bankmachine2_refresh_gnt <= 1'd1;
			end
			soc_sdram_bankmachine2_row_close <= 1'd1;
			soc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
			if ((~soc_sdram_bankmachine2_refresh_req)) begin
				vns_bankmachine2_next_state <= 1'd0;
			end
		end
		default: begin
			if (soc_sdram_bankmachine2_refresh_req) begin
				vns_bankmachine2_next_state <= 3'd4;
			end else begin
				if (soc_sdram_bankmachine2_cmd_buffer_source_valid) begin
					if (soc_sdram_bankmachine2_row_opened) begin
						if (soc_sdram_bankmachine2_row_hit) begin
							soc_sdram_bankmachine2_cmd_valid <= 1'd1;
							if (soc_sdram_bankmachine2_cmd_buffer_source_payload_we) begin
								soc_sdram_bankmachine2_req_wdata_ready <= soc_sdram_bankmachine2_cmd_ready;
								soc_sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
								soc_sdram_bankmachine2_cmd_payload_we <= 1'd1;
							end else begin
								soc_sdram_bankmachine2_req_rdata_valid <= soc_sdram_bankmachine2_cmd_ready;
								soc_sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
							end
							soc_sdram_bankmachine2_cmd_payload_cas <= 1'd1;
							if ((soc_sdram_bankmachine2_cmd_ready & soc_sdram_bankmachine2_auto_precharge)) begin
								vns_bankmachine2_next_state <= 2'd2;
							end
						end else begin
							vns_bankmachine2_next_state <= 1'd1;
						end
					end else begin
						vns_bankmachine2_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid = soc_sdram_bankmachine3_req_valid;
assign soc_sdram_bankmachine3_req_ready = soc_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we = soc_sdram_bankmachine3_req_we;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr = soc_sdram_bankmachine3_req_addr;
assign soc_sdram_bankmachine3_cmd_buffer_sink_valid = soc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_source_ready = soc_sdram_bankmachine3_cmd_buffer_sink_ready;
assign soc_sdram_bankmachine3_cmd_buffer_sink_first = soc_sdram_bankmachine3_cmd_buffer_lookahead_source_first;
assign soc_sdram_bankmachine3_cmd_buffer_sink_last = soc_sdram_bankmachine3_cmd_buffer_lookahead_source_last;
assign soc_sdram_bankmachine3_cmd_buffer_sink_payload_we = soc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;
assign soc_sdram_bankmachine3_cmd_buffer_sink_payload_addr = soc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
assign soc_sdram_bankmachine3_cmd_buffer_source_ready = (soc_sdram_bankmachine3_req_wdata_ready | soc_sdram_bankmachine3_req_rdata_valid);
assign soc_sdram_bankmachine3_req_lock = (soc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid | soc_sdram_bankmachine3_cmd_buffer_source_valid);
assign soc_sdram_bankmachine3_row_hit = (soc_sdram_bankmachine3_row == soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:9]);
assign soc_sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
	soc_sdram_bankmachine3_cmd_payload_a <= 13'd0;
	if (soc_sdram_bankmachine3_row_col_n_addr_sel) begin
		soc_sdram_bankmachine3_cmd_payload_a <= soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:9];
	end else begin
		soc_sdram_bankmachine3_cmd_payload_a <= ((soc_sdram_bankmachine3_auto_precharge <<< 4'd10) | {soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8:0], {0{1'd0}}});
	end
end
assign soc_sdram_bankmachine3_twtpcon_valid = ((soc_sdram_bankmachine3_cmd_valid & soc_sdram_bankmachine3_cmd_ready) & soc_sdram_bankmachine3_cmd_payload_is_write);
assign soc_sdram_bankmachine3_trccon_valid = ((soc_sdram_bankmachine3_cmd_valid & soc_sdram_bankmachine3_cmd_ready) & soc_sdram_bankmachine3_row_open);
assign soc_sdram_bankmachine3_trascon_valid = ((soc_sdram_bankmachine3_cmd_valid & soc_sdram_bankmachine3_cmd_ready) & soc_sdram_bankmachine3_row_open);
always @(*) begin
	soc_sdram_bankmachine3_auto_precharge <= 1'd0;
	if ((soc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid & soc_sdram_bankmachine3_cmd_buffer_source_valid)) begin
		if ((soc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21:9] != soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:9])) begin
			soc_sdram_bankmachine3_auto_precharge <= (soc_sdram_bankmachine3_row_close == 1'd0);
		end
	end
end
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din = {soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last, soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first, soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr, soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we};
assign {soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last, soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first, soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_sink_ready = soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we = soc_sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first = soc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last = soc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we = soc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr = soc_sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_source_valid = soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_source_first = soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_source_last = soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we = soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr = soc_sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re = soc_sdram_bankmachine3_cmd_buffer_lookahead_source_ready;
always @(*) begin
	soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (soc_sdram_bankmachine3_cmd_buffer_lookahead_replace) begin
		soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= (soc_sdram_bankmachine3_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= soc_sdram_bankmachine3_cmd_buffer_lookahead_produce;
	end
end
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w = soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we = (soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & (soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable | soc_sdram_bankmachine3_cmd_buffer_lookahead_replace));
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_do_read = (soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable & soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re);
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr = soc_sdram_bankmachine3_cmd_buffer_lookahead_consume;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout = soc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable = (soc_sdram_bankmachine3_cmd_buffer_lookahead_level != 4'd8);
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable = (soc_sdram_bankmachine3_cmd_buffer_lookahead_level != 1'd0);
assign soc_sdram_bankmachine3_cmd_buffer_pipe_ce = (soc_sdram_bankmachine3_cmd_buffer_source_ready | (~soc_sdram_bankmachine3_cmd_buffer_valid_n));
assign soc_sdram_bankmachine3_cmd_buffer_sink_ready = soc_sdram_bankmachine3_cmd_buffer_pipe_ce;
assign soc_sdram_bankmachine3_cmd_buffer_source_valid = soc_sdram_bankmachine3_cmd_buffer_valid_n;
assign soc_sdram_bankmachine3_cmd_buffer_busy = (1'd0 | soc_sdram_bankmachine3_cmd_buffer_valid_n);
assign soc_sdram_bankmachine3_cmd_buffer_source_first = soc_sdram_bankmachine3_cmd_buffer_first_n;
assign soc_sdram_bankmachine3_cmd_buffer_source_last = soc_sdram_bankmachine3_cmd_buffer_last_n;
always @(*) begin
	soc_sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
	soc_sdram_bankmachine3_row_close <= 1'd0;
	soc_sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
	soc_sdram_bankmachine3_req_wdata_ready <= 1'd0;
	soc_sdram_bankmachine3_req_rdata_valid <= 1'd0;
	vns_bankmachine3_next_state <= 3'd0;
	soc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
	soc_sdram_bankmachine3_refresh_gnt <= 1'd0;
	soc_sdram_bankmachine3_cmd_valid <= 1'd0;
	soc_sdram_bankmachine3_cmd_payload_cas <= 1'd0;
	soc_sdram_bankmachine3_cmd_payload_ras <= 1'd0;
	soc_sdram_bankmachine3_cmd_payload_we <= 1'd0;
	soc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
	soc_sdram_bankmachine3_row_open <= 1'd0;
	vns_bankmachine3_next_state <= vns_bankmachine3_state;
	case (vns_bankmachine3_state)
		1'd1: begin
			if ((soc_sdram_bankmachine3_twtpcon_ready & soc_sdram_bankmachine3_trascon_ready)) begin
				soc_sdram_bankmachine3_cmd_valid <= 1'd1;
				if (soc_sdram_bankmachine3_cmd_ready) begin
					vns_bankmachine3_next_state <= 2'd3;
				end
				soc_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
				soc_sdram_bankmachine3_cmd_payload_we <= 1'd1;
				soc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
			end
			soc_sdram_bankmachine3_row_close <= 1'd1;
		end
		2'd2: begin
			if ((soc_sdram_bankmachine3_twtpcon_ready & soc_sdram_bankmachine3_trascon_ready)) begin
				vns_bankmachine3_next_state <= 2'd3;
			end
			soc_sdram_bankmachine3_row_close <= 1'd1;
		end
		2'd3: begin
			if (soc_sdram_bankmachine3_trccon_ready) begin
				soc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
				soc_sdram_bankmachine3_row_open <= 1'd1;
				soc_sdram_bankmachine3_cmd_valid <= 1'd1;
				soc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
				if (soc_sdram_bankmachine3_cmd_ready) begin
					vns_bankmachine3_next_state <= 1'd0;
				end
				soc_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (soc_sdram_bankmachine3_twtpcon_ready) begin
				soc_sdram_bankmachine3_refresh_gnt <= 1'd1;
			end
			soc_sdram_bankmachine3_row_close <= 1'd1;
			soc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
			if ((~soc_sdram_bankmachine3_refresh_req)) begin
				vns_bankmachine3_next_state <= 1'd0;
			end
		end
		default: begin
			if (soc_sdram_bankmachine3_refresh_req) begin
				vns_bankmachine3_next_state <= 3'd4;
			end else begin
				if (soc_sdram_bankmachine3_cmd_buffer_source_valid) begin
					if (soc_sdram_bankmachine3_row_opened) begin
						if (soc_sdram_bankmachine3_row_hit) begin
							soc_sdram_bankmachine3_cmd_valid <= 1'd1;
							if (soc_sdram_bankmachine3_cmd_buffer_source_payload_we) begin
								soc_sdram_bankmachine3_req_wdata_ready <= soc_sdram_bankmachine3_cmd_ready;
								soc_sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
								soc_sdram_bankmachine3_cmd_payload_we <= 1'd1;
							end else begin
								soc_sdram_bankmachine3_req_rdata_valid <= soc_sdram_bankmachine3_cmd_ready;
								soc_sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
							end
							soc_sdram_bankmachine3_cmd_payload_cas <= 1'd1;
							if ((soc_sdram_bankmachine3_cmd_ready & soc_sdram_bankmachine3_auto_precharge)) begin
								vns_bankmachine3_next_state <= 2'd2;
							end
						end else begin
							vns_bankmachine3_next_state <= 1'd1;
						end
					end else begin
						vns_bankmachine3_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign soc_sdram_choose_req_want_cmds = 1'd1;
assign soc_sdram_trrdcon_valid = ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & ((soc_sdram_choose_req_cmd_payload_ras & (~soc_sdram_choose_req_cmd_payload_cas)) & (~soc_sdram_choose_req_cmd_payload_we)));
assign soc_sdram_tfawcon_valid = ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & ((soc_sdram_choose_req_cmd_payload_ras & (~soc_sdram_choose_req_cmd_payload_cas)) & (~soc_sdram_choose_req_cmd_payload_we)));
assign soc_sdram_ras_allowed = (soc_sdram_trrdcon_ready & soc_sdram_tfawcon_ready);
assign soc_sdram_tccdcon_valid = ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_cmd_payload_is_write | soc_sdram_choose_req_cmd_payload_is_read));
assign soc_sdram_cas_allowed = soc_sdram_tccdcon_ready;
assign soc_sdram_twtrcon_valid = ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_is_write);
assign soc_sdram_read_available = ((((soc_sdram_bankmachine0_cmd_valid & soc_sdram_bankmachine0_cmd_payload_is_read) | (soc_sdram_bankmachine1_cmd_valid & soc_sdram_bankmachine1_cmd_payload_is_read)) | (soc_sdram_bankmachine2_cmd_valid & soc_sdram_bankmachine2_cmd_payload_is_read)) | (soc_sdram_bankmachine3_cmd_valid & soc_sdram_bankmachine3_cmd_payload_is_read));
assign soc_sdram_write_available = ((((soc_sdram_bankmachine0_cmd_valid & soc_sdram_bankmachine0_cmd_payload_is_write) | (soc_sdram_bankmachine1_cmd_valid & soc_sdram_bankmachine1_cmd_payload_is_write)) | (soc_sdram_bankmachine2_cmd_valid & soc_sdram_bankmachine2_cmd_payload_is_write)) | (soc_sdram_bankmachine3_cmd_valid & soc_sdram_bankmachine3_cmd_payload_is_write));
assign soc_sdram_max_time0 = (soc_sdram_time0 == 1'd0);
assign soc_sdram_max_time1 = (soc_sdram_time1 == 1'd0);
assign soc_sdram_bankmachine0_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_bankmachine1_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_bankmachine2_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_bankmachine3_refresh_req = soc_sdram_cmd_valid;
assign soc_sdram_go_to_refresh = (((soc_sdram_bankmachine0_refresh_gnt & soc_sdram_bankmachine1_refresh_gnt) & soc_sdram_bankmachine2_refresh_gnt) & soc_sdram_bankmachine3_refresh_gnt);
assign soc_sdram_interface_rdata = {soc_sdram_dfi_p0_rddata};
assign {soc_sdram_dfi_p0_wrdata} = soc_sdram_interface_wdata;
assign {soc_sdram_dfi_p0_wrdata_mask} = (~soc_sdram_interface_wdata_we);
always @(*) begin
	soc_sdram_choose_cmd_valids <= 4'd0;
	soc_sdram_choose_cmd_valids[0] <= (soc_sdram_bankmachine0_cmd_valid & (((soc_sdram_bankmachine0_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine0_cmd_payload_ras & (~soc_sdram_bankmachine0_cmd_payload_cas)) & (~soc_sdram_bankmachine0_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine0_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine0_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
	soc_sdram_choose_cmd_valids[1] <= (soc_sdram_bankmachine1_cmd_valid & (((soc_sdram_bankmachine1_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine1_cmd_payload_ras & (~soc_sdram_bankmachine1_cmd_payload_cas)) & (~soc_sdram_bankmachine1_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine1_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine1_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
	soc_sdram_choose_cmd_valids[2] <= (soc_sdram_bankmachine2_cmd_valid & (((soc_sdram_bankmachine2_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine2_cmd_payload_ras & (~soc_sdram_bankmachine2_cmd_payload_cas)) & (~soc_sdram_bankmachine2_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine2_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine2_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
	soc_sdram_choose_cmd_valids[3] <= (soc_sdram_bankmachine3_cmd_valid & (((soc_sdram_bankmachine3_cmd_payload_is_cmd & soc_sdram_choose_cmd_want_cmds) & ((~((soc_sdram_bankmachine3_cmd_payload_ras & (~soc_sdram_bankmachine3_cmd_payload_cas)) & (~soc_sdram_bankmachine3_cmd_payload_we))) | soc_sdram_choose_cmd_want_activates)) | ((soc_sdram_bankmachine3_cmd_payload_is_read == soc_sdram_choose_cmd_want_reads) & (soc_sdram_bankmachine3_cmd_payload_is_write == soc_sdram_choose_cmd_want_writes))));
end
assign soc_sdram_choose_cmd_request = soc_sdram_choose_cmd_valids;
assign soc_sdram_choose_cmd_cmd_valid = vns_rhs_array_muxed0;
assign soc_sdram_choose_cmd_cmd_payload_a = vns_rhs_array_muxed1;
assign soc_sdram_choose_cmd_cmd_payload_ba = vns_rhs_array_muxed2;
assign soc_sdram_choose_cmd_cmd_payload_is_read = vns_rhs_array_muxed3;
assign soc_sdram_choose_cmd_cmd_payload_is_write = vns_rhs_array_muxed4;
assign soc_sdram_choose_cmd_cmd_payload_is_cmd = vns_rhs_array_muxed5;
always @(*) begin
	soc_sdram_choose_cmd_cmd_payload_cas <= 1'd0;
	if (soc_sdram_choose_cmd_cmd_valid) begin
		soc_sdram_choose_cmd_cmd_payload_cas <= vns_t_array_muxed0;
	end
end
always @(*) begin
	soc_sdram_choose_cmd_cmd_payload_ras <= 1'd0;
	if (soc_sdram_choose_cmd_cmd_valid) begin
		soc_sdram_choose_cmd_cmd_payload_ras <= vns_t_array_muxed1;
	end
end
always @(*) begin
	soc_sdram_choose_cmd_cmd_payload_we <= 1'd0;
	if (soc_sdram_choose_cmd_cmd_valid) begin
		soc_sdram_choose_cmd_cmd_payload_we <= vns_t_array_muxed2;
	end
end
assign soc_sdram_choose_cmd_ce = (soc_sdram_choose_cmd_cmd_ready | (~soc_sdram_choose_cmd_cmd_valid));
always @(*) begin
	soc_sdram_choose_req_valids <= 4'd0;
	soc_sdram_choose_req_valids[0] <= (soc_sdram_bankmachine0_cmd_valid & (((soc_sdram_bankmachine0_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine0_cmd_payload_ras & (~soc_sdram_bankmachine0_cmd_payload_cas)) & (~soc_sdram_bankmachine0_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine0_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine0_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
	soc_sdram_choose_req_valids[1] <= (soc_sdram_bankmachine1_cmd_valid & (((soc_sdram_bankmachine1_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine1_cmd_payload_ras & (~soc_sdram_bankmachine1_cmd_payload_cas)) & (~soc_sdram_bankmachine1_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine1_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine1_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
	soc_sdram_choose_req_valids[2] <= (soc_sdram_bankmachine2_cmd_valid & (((soc_sdram_bankmachine2_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine2_cmd_payload_ras & (~soc_sdram_bankmachine2_cmd_payload_cas)) & (~soc_sdram_bankmachine2_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine2_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine2_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
	soc_sdram_choose_req_valids[3] <= (soc_sdram_bankmachine3_cmd_valid & (((soc_sdram_bankmachine3_cmd_payload_is_cmd & soc_sdram_choose_req_want_cmds) & ((~((soc_sdram_bankmachine3_cmd_payload_ras & (~soc_sdram_bankmachine3_cmd_payload_cas)) & (~soc_sdram_bankmachine3_cmd_payload_we))) | soc_sdram_choose_req_want_activates)) | ((soc_sdram_bankmachine3_cmd_payload_is_read == soc_sdram_choose_req_want_reads) & (soc_sdram_bankmachine3_cmd_payload_is_write == soc_sdram_choose_req_want_writes))));
end
assign soc_sdram_choose_req_request = soc_sdram_choose_req_valids;
assign soc_sdram_choose_req_cmd_valid = vns_rhs_array_muxed6;
assign soc_sdram_choose_req_cmd_payload_a = vns_rhs_array_muxed7;
assign soc_sdram_choose_req_cmd_payload_ba = vns_rhs_array_muxed8;
assign soc_sdram_choose_req_cmd_payload_is_read = vns_rhs_array_muxed9;
assign soc_sdram_choose_req_cmd_payload_is_write = vns_rhs_array_muxed10;
assign soc_sdram_choose_req_cmd_payload_is_cmd = vns_rhs_array_muxed11;
always @(*) begin
	soc_sdram_choose_req_cmd_payload_cas <= 1'd0;
	if (soc_sdram_choose_req_cmd_valid) begin
		soc_sdram_choose_req_cmd_payload_cas <= vns_t_array_muxed3;
	end
end
always @(*) begin
	soc_sdram_choose_req_cmd_payload_ras <= 1'd0;
	if (soc_sdram_choose_req_cmd_valid) begin
		soc_sdram_choose_req_cmd_payload_ras <= vns_t_array_muxed4;
	end
end
always @(*) begin
	soc_sdram_choose_req_cmd_payload_we <= 1'd0;
	if (soc_sdram_choose_req_cmd_valid) begin
		soc_sdram_choose_req_cmd_payload_we <= vns_t_array_muxed5;
	end
end
always @(*) begin
	soc_sdram_bankmachine0_cmd_ready <= 1'd0;
	if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 1'd0))) begin
		soc_sdram_bankmachine0_cmd_ready <= 1'd1;
	end
	if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 1'd0))) begin
		soc_sdram_bankmachine0_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	soc_sdram_bankmachine1_cmd_ready <= 1'd0;
	if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 1'd1))) begin
		soc_sdram_bankmachine1_cmd_ready <= 1'd1;
	end
	if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 1'd1))) begin
		soc_sdram_bankmachine1_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	soc_sdram_bankmachine2_cmd_ready <= 1'd0;
	if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 2'd2))) begin
		soc_sdram_bankmachine2_cmd_ready <= 1'd1;
	end
	if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 2'd2))) begin
		soc_sdram_bankmachine2_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	soc_sdram_bankmachine3_cmd_ready <= 1'd0;
	if (((soc_sdram_choose_cmd_cmd_valid & soc_sdram_choose_cmd_cmd_ready) & (soc_sdram_choose_cmd_grant == 2'd3))) begin
		soc_sdram_bankmachine3_cmd_ready <= 1'd1;
	end
	if (((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & (soc_sdram_choose_req_grant == 2'd3))) begin
		soc_sdram_bankmachine3_cmd_ready <= 1'd1;
	end
end
assign soc_sdram_choose_req_ce = (soc_sdram_choose_req_cmd_ready | (~soc_sdram_choose_req_cmd_valid));
assign soc_sdram_dfi_p0_reset_n = 1'd1;
assign soc_sdram_dfi_p0_cke = {1{soc_sdram_steerer0}};
assign soc_sdram_dfi_p0_odt = {1{soc_sdram_steerer1}};
always @(*) begin
	vns_multiplexer_next_state <= 3'd0;
	soc_sdram_en0 <= 1'd0;
	soc_sdram_cmd_ready <= 1'd0;
	soc_sdram_steerer_sel <= 2'd0;
	soc_sdram_en1 <= 1'd0;
	soc_sdram_choose_req_want_reads <= 1'd0;
	soc_sdram_choose_req_want_writes <= 1'd0;
	soc_sdram_choose_req_want_activates <= 1'd0;
	soc_sdram_choose_req_cmd_ready <= 1'd0;
	soc_sdram_choose_req_want_activates <= soc_sdram_ras_allowed;
	vns_multiplexer_next_state <= vns_multiplexer_state;
	case (vns_multiplexer_state)
		1'd1: begin
			soc_sdram_en1 <= 1'd1;
			soc_sdram_choose_req_want_writes <= 1'd1;
			if (1'd1) begin
				soc_sdram_choose_req_cmd_ready <= (soc_sdram_cas_allowed & ((~((soc_sdram_choose_req_cmd_payload_ras & (~soc_sdram_choose_req_cmd_payload_cas)) & (~soc_sdram_choose_req_cmd_payload_we))) | soc_sdram_ras_allowed));
			end else begin
				soc_sdram_choose_req_want_activates <= soc_sdram_ras_allowed;
				soc_sdram_choose_req_cmd_ready <= ((~((soc_sdram_choose_req_cmd_payload_ras & (~soc_sdram_choose_req_cmd_payload_cas)) & (~soc_sdram_choose_req_cmd_payload_we))) | soc_sdram_ras_allowed);
				soc_sdram_choose_req_cmd_ready <= soc_sdram_cas_allowed;
			end
			soc_sdram_steerer_sel <= 2'd2;
			if (soc_sdram_read_available) begin
				if (((~soc_sdram_write_available) | soc_sdram_max_time1)) begin
					vns_multiplexer_next_state <= 2'd3;
				end
			end
			if (soc_sdram_go_to_refresh) begin
				vns_multiplexer_next_state <= 2'd2;
			end
		end
		2'd2: begin
			soc_sdram_steerer_sel <= 2'd3;
			soc_sdram_cmd_ready <= 1'd1;
			if (soc_sdram_cmd_last) begin
				vns_multiplexer_next_state <= 1'd0;
			end
		end
		2'd3: begin
			if (soc_sdram_twtrcon_ready) begin
				vns_multiplexer_next_state <= 1'd0;
			end
		end
		3'd4: begin
			vns_multiplexer_next_state <= 3'd5;
		end
		3'd5: begin
			vns_multiplexer_next_state <= 3'd6;
		end
		3'd6: begin
			vns_multiplexer_next_state <= 1'd1;
		end
		default: begin
			soc_sdram_en0 <= 1'd1;
			soc_sdram_choose_req_want_reads <= 1'd1;
			if (1'd1) begin
				soc_sdram_choose_req_cmd_ready <= (soc_sdram_cas_allowed & ((~((soc_sdram_choose_req_cmd_payload_ras & (~soc_sdram_choose_req_cmd_payload_cas)) & (~soc_sdram_choose_req_cmd_payload_we))) | soc_sdram_ras_allowed));
			end else begin
				soc_sdram_choose_req_want_activates <= soc_sdram_ras_allowed;
				soc_sdram_choose_req_cmd_ready <= ((~((soc_sdram_choose_req_cmd_payload_ras & (~soc_sdram_choose_req_cmd_payload_cas)) & (~soc_sdram_choose_req_cmd_payload_we))) | soc_sdram_ras_allowed);
				soc_sdram_choose_req_cmd_ready <= soc_sdram_cas_allowed;
			end
			soc_sdram_steerer_sel <= 2'd2;
			if (soc_sdram_write_available) begin
				if (((~soc_sdram_read_available) | soc_sdram_max_time0)) begin
					vns_multiplexer_next_state <= 3'd4;
				end
			end
			if (soc_sdram_go_to_refresh) begin
				vns_multiplexer_next_state <= 2'd2;
			end
		end
	endcase
end
assign vns_roundrobin0_request = {(((soc_port_cmd_payload_addr[10:9] == 1'd0) & (~(((vns_locked0 | (soc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))))) & soc_port_cmd_valid)};
assign vns_roundrobin0_ce = ((~soc_sdram_interface_bank0_valid) & (~soc_sdram_interface_bank0_lock));
assign soc_sdram_interface_bank0_addr = vns_rhs_array_muxed12;
assign soc_sdram_interface_bank0_we = vns_rhs_array_muxed13;
assign soc_sdram_interface_bank0_valid = vns_rhs_array_muxed14;
assign vns_roundrobin1_request = {(((soc_port_cmd_payload_addr[10:9] == 1'd1) & (~(((vns_locked1 | (soc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))))) & soc_port_cmd_valid)};
assign vns_roundrobin1_ce = ((~soc_sdram_interface_bank1_valid) & (~soc_sdram_interface_bank1_lock));
assign soc_sdram_interface_bank1_addr = vns_rhs_array_muxed15;
assign soc_sdram_interface_bank1_we = vns_rhs_array_muxed16;
assign soc_sdram_interface_bank1_valid = vns_rhs_array_muxed17;
assign vns_roundrobin2_request = {(((soc_port_cmd_payload_addr[10:9] == 2'd2) & (~(((vns_locked2 | (soc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))))) & soc_port_cmd_valid)};
assign vns_roundrobin2_ce = ((~soc_sdram_interface_bank2_valid) & (~soc_sdram_interface_bank2_lock));
assign soc_sdram_interface_bank2_addr = vns_rhs_array_muxed18;
assign soc_sdram_interface_bank2_we = vns_rhs_array_muxed19;
assign soc_sdram_interface_bank2_valid = vns_rhs_array_muxed20;
assign vns_roundrobin3_request = {(((soc_port_cmd_payload_addr[10:9] == 2'd3) & (~(((vns_locked3 | (soc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))))) & soc_port_cmd_valid)};
assign vns_roundrobin3_ce = ((~soc_sdram_interface_bank3_valid) & (~soc_sdram_interface_bank3_lock));
assign soc_sdram_interface_bank3_addr = vns_rhs_array_muxed21;
assign soc_sdram_interface_bank3_we = vns_rhs_array_muxed22;
assign soc_sdram_interface_bank3_valid = vns_rhs_array_muxed23;
assign soc_port_cmd_ready = ((((1'd0 | (((vns_roundrobin0_grant == 1'd0) & ((soc_port_cmd_payload_addr[10:9] == 1'd0) & (~(((vns_locked0 | (soc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0)))))) & soc_sdram_interface_bank0_ready)) | (((vns_roundrobin1_grant == 1'd0) & ((soc_port_cmd_payload_addr[10:9] == 1'd1) & (~(((vns_locked1 | (soc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0)))))) & soc_sdram_interface_bank1_ready)) | (((vns_roundrobin2_grant == 1'd0) & ((soc_port_cmd_payload_addr[10:9] == 2'd2) & (~(((vns_locked2 | (soc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0)))))) & soc_sdram_interface_bank2_ready)) | (((vns_roundrobin3_grant == 1'd0) & ((soc_port_cmd_payload_addr[10:9] == 2'd3) & (~(((vns_locked3 | (soc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0)))))) & soc_sdram_interface_bank3_ready));
assign soc_port_wdata_ready = vns_new_master_wdata_ready;
assign soc_port_rdata_valid = vns_new_master_rdata_valid4;
always @(*) begin
	soc_sdram_interface_wdata <= 16'd0;
	soc_sdram_interface_wdata_we <= 2'd0;
	case ({vns_new_master_wdata_ready})
		1'd1: begin
			soc_sdram_interface_wdata <= soc_port_wdata_payload_data;
			soc_sdram_interface_wdata_we <= soc_port_wdata_payload_we;
		end
		default: begin
			soc_sdram_interface_wdata <= 1'd0;
			soc_sdram_interface_wdata_we <= 1'd0;
		end
	endcase
end
assign soc_port_rdata_payload_data = soc_sdram_interface_rdata;
assign vns_roundrobin0_grant = 1'd0;
assign vns_roundrobin1_grant = 1'd0;
assign vns_roundrobin2_grant = 1'd0;
assign vns_roundrobin3_grant = 1'd0;
assign soc_cache_data_port_adr = soc_interface0_wb_sdram_adr[10:0];
always @(*) begin
	soc_cache_data_port_we <= 4'd0;
	soc_cache_data_port_dat_w <= 32'd0;
	if (soc_cache_write_from_slave) begin
		soc_cache_data_port_dat_w <= {({16{(soc_cache == 1'd1)}} & soc_interface_dat_r), ({16{(soc_cache == 1'd0)}} & soc_interface_dat_r)};
		soc_cache_data_port_we <= {({2{(soc_cache == 1'd1)}} & {2{1'd1}}), ({2{(soc_cache == 1'd0)}} & {2{1'd1}})};
	end else begin
		soc_cache_data_port_dat_w <= {1{soc_interface0_wb_sdram_dat_w}};
		if ((((soc_interface0_wb_sdram_cyc & soc_interface0_wb_sdram_stb) & soc_interface0_wb_sdram_we) & soc_interface0_wb_sdram_ack)) begin
			soc_cache_data_port_we <= soc_interface0_wb_sdram_sel;
		end
	end
end
always @(*) begin
	soc_interface_dat_w <= 16'd0;
	case (soc_cache)
		1'd0: begin
			soc_interface_dat_w <= soc_cache_data_port_dat_r[15:0];
		end
		default: begin
			soc_interface_dat_w <= soc_cache_data_port_dat_r[31:16];
		end
	endcase
end
assign soc_interface_sel = 2'd3;
assign soc_interface0_wb_sdram_dat_r = soc_cache_data_port_dat_r;
assign {soc_cache_tag_do_dirty, soc_cache_tag_do_tag} = soc_cache_tag_port_dat_r;
assign soc_cache_tag_port_dat_w = {soc_cache_tag_di_dirty, soc_cache_tag_di_tag};
assign soc_cache_tag_port_adr = soc_interface0_wb_sdram_adr[10:0];
assign soc_cache_tag_di_tag = soc_interface0_wb_sdram_adr[29:11];
assign soc_interface_adr = {soc_cache_tag_do_tag, soc_interface0_wb_sdram_adr[10:0], soc_cache};
always @(*) begin
	soc_cache_tag_di_dirty <= 1'd0;
	soc_cache_word_clr <= 1'd0;
	soc_cache_word_inc <= 1'd0;
	vns_cache_next_state <= 3'd0;
	soc_cache_write_from_slave <= 1'd0;
	soc_interface_cyc <= 1'd0;
	soc_cache_tag_port_we <= 1'd0;
	soc_interface_stb <= 1'd0;
	soc_interface_we <= 1'd0;
	soc_interface0_wb_sdram_ack <= 1'd0;
	vns_cache_next_state <= vns_cache_state;
	case (vns_cache_state)
		1'd1: begin
			soc_cache_word_clr <= 1'd1;
			if ((soc_cache_tag_do_tag == soc_interface0_wb_sdram_adr[29:11])) begin
				soc_interface0_wb_sdram_ack <= 1'd1;
				if (soc_interface0_wb_sdram_we) begin
					soc_cache_tag_di_dirty <= 1'd1;
					soc_cache_tag_port_we <= 1'd1;
				end
				vns_cache_next_state <= 1'd0;
			end else begin
				if (soc_cache_tag_do_dirty) begin
					vns_cache_next_state <= 2'd2;
				end else begin
					vns_cache_next_state <= 2'd3;
				end
			end
		end
		2'd2: begin
			soc_interface_stb <= 1'd1;
			soc_interface_cyc <= 1'd1;
			soc_interface_we <= 1'd1;
			if (soc_interface_ack) begin
				soc_cache_word_inc <= 1'd1;
				if ((soc_cache == 1'd1)) begin
					vns_cache_next_state <= 2'd3;
				end
			end
		end
		2'd3: begin
			soc_cache_tag_port_we <= 1'd1;
			soc_cache_word_clr <= 1'd1;
			vns_cache_next_state <= 3'd4;
		end
		3'd4: begin
			soc_interface_stb <= 1'd1;
			soc_interface_cyc <= 1'd1;
			soc_interface_we <= 1'd0;
			if (soc_interface_ack) begin
				soc_cache_write_from_slave <= 1'd1;
				soc_cache_word_inc <= 1'd1;
				if ((soc_cache == 1'd1)) begin
					vns_cache_next_state <= 1'd1;
				end else begin
					vns_cache_next_state <= 3'd4;
				end
			end
		end
		default: begin
			if ((soc_interface0_wb_sdram_cyc & soc_interface0_wb_sdram_stb)) begin
				vns_cache_next_state <= 1'd1;
			end
		end
	endcase
end
assign soc_port_cmd_payload_addr = (soc_interface_adr - 1'd0);
assign soc_port_wdata_payload_we = soc_interface_sel;
assign soc_port_wdata_payload_data = soc_interface_dat_w;
assign soc_interface_dat_r = soc_port_rdata_payload_data;
always @(*) begin
	soc_port_cmd_valid <= 1'd0;
	soc_interface_ack <= 1'd0;
	vns_litedramwishbone2native_next_state <= 2'd0;
	soc_port_rdata_ready <= 1'd0;
	soc_port_cmd_payload_we <= 1'd0;
	soc_port_wdata_valid <= 1'd0;
	vns_litedramwishbone2native_next_state <= vns_litedramwishbone2native_state;
	case (vns_litedramwishbone2native_state)
		1'd1: begin
			soc_port_wdata_valid <= 1'd1;
			if (soc_port_wdata_ready) begin
				soc_interface_ack <= 1'd1;
				vns_litedramwishbone2native_next_state <= 1'd0;
			end
		end
		2'd2: begin
			soc_port_rdata_ready <= 1'd1;
			if (soc_port_rdata_valid) begin
				soc_interface_ack <= 1'd1;
				vns_litedramwishbone2native_next_state <= 1'd0;
			end
		end
		default: begin
			soc_port_cmd_valid <= (soc_interface_cyc & soc_interface_stb);
			soc_port_cmd_payload_we <= soc_interface_we;
			if ((soc_port_cmd_valid & soc_port_cmd_ready)) begin
				if (soc_interface_we) begin
					vns_litedramwishbone2native_next_state <= 1'd1;
				end else begin
					vns_litedramwishbone2native_next_state <= 2'd2;
				end
			end
		end
	endcase
end
assign soc_uart_bridge_reset = soc_uart_bridge_done;
assign soc_uart_bridge_source_ready = 1'd1;
assign soc_uart_bridge_wishbone_adr = (soc_uart_bridge_address + soc_uart_bridge_word_counter);
assign soc_uart_bridge_wishbone_dat_w = soc_uart_bridge_data;
assign soc_uart_bridge_wishbone_sel = 4'd15;
always @(*) begin
	soc_uart_bridge_sink_payload_data <= 8'd0;
	case (soc_uart_bridge_byte_counter)
		1'd0: begin
			soc_uart_bridge_sink_payload_data <= soc_uart_bridge_data[31:24];
		end
		1'd1: begin
			soc_uart_bridge_sink_payload_data <= soc_uart_bridge_data[23:16];
		end
		2'd2: begin
			soc_uart_bridge_sink_payload_data <= soc_uart_bridge_data[15:8];
		end
		default: begin
			soc_uart_bridge_sink_payload_data <= soc_uart_bridge_data[7:0];
		end
	endcase
end
assign soc_uart_bridge_wait = (~soc_uart_bridge_is_ongoing);
assign soc_uart_bridge_sink_last = ((soc_uart_bridge_byte_counter == 2'd3) & (soc_uart_bridge_word_counter == (soc_uart_bridge_length - 1'd1)));
always @(*) begin
	soc_uart_bridge_word_counter_reset <= 1'd0;
	soc_uart_bridge_wishbone_cyc <= 1'd0;
	soc_uart_bridge_cmd_ce <= 1'd0;
	soc_uart_bridge_wishbone_stb <= 1'd0;
	soc_uart_bridge_length_ce <= 1'd0;
	soc_uart_bridge_wishbone_we <= 1'd0;
	soc_uart_bridge_address_ce <= 1'd0;
	soc_uart_bridge_rx_data_ce <= 1'd0;
	soc_uart_bridge_byte_counter_reset <= 1'd0;
	soc_uart_bridge_tx_data_ce <= 1'd0;
	soc_uart_bridge_byte_counter_ce <= 1'd0;
	vns_uartwishbonebridge_next_state <= 3'd0;
	soc_uart_bridge_is_ongoing <= 1'd0;
	soc_uart_bridge_sink_valid <= 1'd0;
	soc_uart_bridge_word_counter_ce <= 1'd0;
	vns_uartwishbonebridge_next_state <= vns_uartwishbonebridge_state;
	case (vns_uartwishbonebridge_state)
		1'd1: begin
			if (soc_uart_bridge_source_valid) begin
				soc_uart_bridge_length_ce <= 1'd1;
				vns_uartwishbonebridge_next_state <= 2'd2;
			end
		end
		2'd2: begin
			if (soc_uart_bridge_source_valid) begin
				soc_uart_bridge_address_ce <= 1'd1;
				soc_uart_bridge_byte_counter_ce <= 1'd1;
				if ((soc_uart_bridge_byte_counter == 2'd3)) begin
					if ((soc_uart_bridge_cmd == 1'd1)) begin
						vns_uartwishbonebridge_next_state <= 2'd3;
					end else begin
						if ((soc_uart_bridge_cmd == 2'd2)) begin
							vns_uartwishbonebridge_next_state <= 3'd5;
						end
					end
					soc_uart_bridge_byte_counter_reset <= 1'd1;
				end
			end
		end
		2'd3: begin
			if (soc_uart_bridge_source_valid) begin
				soc_uart_bridge_rx_data_ce <= 1'd1;
				soc_uart_bridge_byte_counter_ce <= 1'd1;
				if ((soc_uart_bridge_byte_counter == 2'd3)) begin
					vns_uartwishbonebridge_next_state <= 3'd4;
					soc_uart_bridge_byte_counter_reset <= 1'd1;
				end
			end
		end
		3'd4: begin
			soc_uart_bridge_wishbone_stb <= 1'd1;
			soc_uart_bridge_wishbone_we <= 1'd1;
			soc_uart_bridge_wishbone_cyc <= 1'd1;
			if (soc_uart_bridge_wishbone_ack) begin
				soc_uart_bridge_word_counter_ce <= 1'd1;
				if ((soc_uart_bridge_word_counter == (soc_uart_bridge_length - 1'd1))) begin
					vns_uartwishbonebridge_next_state <= 1'd0;
				end else begin
					vns_uartwishbonebridge_next_state <= 2'd3;
				end
			end
		end
		3'd5: begin
			soc_uart_bridge_wishbone_stb <= 1'd1;
			soc_uart_bridge_wishbone_we <= 1'd0;
			soc_uart_bridge_wishbone_cyc <= 1'd1;
			if (soc_uart_bridge_wishbone_ack) begin
				soc_uart_bridge_tx_data_ce <= 1'd1;
				vns_uartwishbonebridge_next_state <= 3'd6;
			end
		end
		3'd6: begin
			soc_uart_bridge_sink_valid <= 1'd1;
			if (soc_uart_bridge_sink_ready) begin
				soc_uart_bridge_byte_counter_ce <= 1'd1;
				if ((soc_uart_bridge_byte_counter == 2'd3)) begin
					soc_uart_bridge_word_counter_ce <= 1'd1;
					if ((soc_uart_bridge_word_counter == (soc_uart_bridge_length - 1'd1))) begin
						vns_uartwishbonebridge_next_state <= 1'd0;
					end else begin
						vns_uartwishbonebridge_next_state <= 3'd5;
						soc_uart_bridge_byte_counter_reset <= 1'd1;
					end
				end
			end
		end
		default: begin
			if (soc_uart_bridge_source_valid) begin
				soc_uart_bridge_cmd_ce <= 1'd1;
				if (((soc_uart_bridge_source_payload_data == 1'd1) | (soc_uart_bridge_source_payload_data == 2'd2))) begin
					vns_uartwishbonebridge_next_state <= 1'd1;
				end
				soc_uart_bridge_byte_counter_reset <= 1'd1;
				soc_uart_bridge_word_counter_reset <= 1'd1;
			end
			soc_uart_bridge_is_ongoing <= 1'd1;
		end
	endcase
end
assign soc_uart_bridge_done = (soc_uart_bridge_count == 1'd0);
assign soc_interface0_wb_sdram_adr = vns_rhs_array_muxed24;
assign soc_interface0_wb_sdram_dat_w = vns_rhs_array_muxed25;
assign soc_interface0_wb_sdram_sel = vns_rhs_array_muxed26;
assign soc_interface0_wb_sdram_cyc = vns_rhs_array_muxed27;
assign soc_interface0_wb_sdram_stb = vns_rhs_array_muxed28;
assign soc_interface0_wb_sdram_we = vns_rhs_array_muxed29;
assign soc_interface0_wb_sdram_cti = vns_rhs_array_muxed30;
assign soc_interface0_wb_sdram_bte = vns_rhs_array_muxed31;
assign soc_interface1_wb_sdram_dat_r = soc_interface0_wb_sdram_dat_r;
assign soc_interface1_wb_sdram_ack = (soc_interface0_wb_sdram_ack & (vns_wb_sdram_con_grant == 1'd0));
assign soc_interface1_wb_sdram_err = (soc_interface0_wb_sdram_err & (vns_wb_sdram_con_grant == 1'd0));
assign vns_wb_sdram_con_request = {soc_interface1_wb_sdram_cyc};
assign vns_wb_sdram_con_grant = 1'd0;
assign vns_basesoc_shared_adr = vns_rhs_array_muxed32;
assign vns_basesoc_shared_dat_w = vns_rhs_array_muxed33;
assign vns_basesoc_shared_sel = vns_rhs_array_muxed34;
assign vns_basesoc_shared_cyc = vns_rhs_array_muxed35;
assign vns_basesoc_shared_stb = vns_rhs_array_muxed36;
assign vns_basesoc_shared_we = vns_rhs_array_muxed37;
assign vns_basesoc_shared_cti = vns_rhs_array_muxed38;
assign vns_basesoc_shared_bte = vns_rhs_array_muxed39;
assign soc_uart_bridge_wishbone_dat_r = vns_basesoc_shared_dat_r;
assign soc_uart_bridge_wishbone_ack = (vns_basesoc_shared_ack & (vns_basesoc_grant == 1'd0));
assign soc_uart_bridge_wishbone_err = (vns_basesoc_shared_err & (vns_basesoc_grant == 1'd0));
assign vns_basesoc_request = {soc_uart_bridge_wishbone_cyc};
assign vns_basesoc_grant = 1'd0;
always @(*) begin
	vns_basesoc_slave_sel <= 3'd0;
	vns_basesoc_slave_sel[0] <= (vns_basesoc_shared_adr[28:14] == 10'd512);
	vns_basesoc_slave_sel[1] <= (vns_basesoc_shared_adr[28:20] == 8'd128);
	vns_basesoc_slave_sel[2] <= (vns_basesoc_shared_adr[28:23] == 6'd32);
end
assign soc_basesoc_bus_wishbone_adr = vns_basesoc_shared_adr;
assign soc_basesoc_bus_wishbone_dat_w = vns_basesoc_shared_dat_w;
assign soc_basesoc_bus_wishbone_sel = vns_basesoc_shared_sel;
assign soc_basesoc_bus_wishbone_stb = vns_basesoc_shared_stb;
assign soc_basesoc_bus_wishbone_we = vns_basesoc_shared_we;
assign soc_basesoc_bus_wishbone_cti = vns_basesoc_shared_cti;
assign soc_basesoc_bus_wishbone_bte = vns_basesoc_shared_bte;
assign soc_bus_adr = vns_basesoc_shared_adr;
assign soc_bus_dat_w = vns_basesoc_shared_dat_w;
assign soc_bus_sel = vns_basesoc_shared_sel;
assign soc_bus_stb = vns_basesoc_shared_stb;
assign soc_bus_we = vns_basesoc_shared_we;
assign soc_bus_cti = vns_basesoc_shared_cti;
assign soc_bus_bte = vns_basesoc_shared_bte;
assign soc_interface1_wb_sdram_adr = vns_basesoc_shared_adr;
assign soc_interface1_wb_sdram_dat_w = vns_basesoc_shared_dat_w;
assign soc_interface1_wb_sdram_sel = vns_basesoc_shared_sel;
assign soc_interface1_wb_sdram_stb = vns_basesoc_shared_stb;
assign soc_interface1_wb_sdram_we = vns_basesoc_shared_we;
assign soc_interface1_wb_sdram_cti = vns_basesoc_shared_cti;
assign soc_interface1_wb_sdram_bte = vns_basesoc_shared_bte;
assign soc_basesoc_bus_wishbone_cyc = (vns_basesoc_shared_cyc & vns_basesoc_slave_sel[0]);
assign soc_bus_cyc = (vns_basesoc_shared_cyc & vns_basesoc_slave_sel[1]);
assign soc_interface1_wb_sdram_cyc = (vns_basesoc_shared_cyc & vns_basesoc_slave_sel[2]);
assign vns_basesoc_shared_err = ((soc_basesoc_bus_wishbone_err | soc_bus_err) | soc_interface1_wb_sdram_err);
assign vns_basesoc_wait = ((vns_basesoc_shared_stb & vns_basesoc_shared_cyc) & (~vns_basesoc_shared_ack));
always @(*) begin
	vns_basesoc_shared_dat_r <= 32'd0;
	vns_basesoc_shared_ack <= 1'd0;
	vns_basesoc_error <= 1'd0;
	vns_basesoc_shared_ack <= ((soc_basesoc_bus_wishbone_ack | soc_bus_ack) | soc_interface1_wb_sdram_ack);
	vns_basesoc_shared_dat_r <= ((({32{vns_basesoc_slave_sel_r[0]}} & soc_basesoc_bus_wishbone_dat_r) | ({32{vns_basesoc_slave_sel_r[1]}} & soc_bus_dat_r)) | ({32{vns_basesoc_slave_sel_r[2]}} & soc_interface1_wb_sdram_dat_r));
	if (vns_basesoc_done) begin
		vns_basesoc_shared_dat_r <= 32'd4294967295;
		vns_basesoc_shared_ack <= 1'd1;
		vns_basesoc_error <= 1'd1;
	end
end
assign vns_basesoc_done = (vns_basesoc_count == 1'd0);
assign vns_basesoc_csrbank0_sel = (vns_basesoc_interface0_bank_bus_adr[13:9] == 1'd0);
assign soc_basesoc_ctrl_reset_reset_r = vns_basesoc_interface0_bank_bus_dat_w[0];
assign soc_basesoc_ctrl_reset_reset_re = ((vns_basesoc_csrbank0_sel & vns_basesoc_interface0_bank_bus_we) & (vns_basesoc_interface0_bank_bus_adr[3:0] == 1'd0));
assign soc_basesoc_ctrl_reset_reset_we = ((vns_basesoc_csrbank0_sel & (~vns_basesoc_interface0_bank_bus_we)) & (vns_basesoc_interface0_bank_bus_adr[3:0] == 1'd0));
assign vns_basesoc_csrbank0_scratch3_r = vns_basesoc_interface0_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank0_scratch3_re = ((vns_basesoc_csrbank0_sel & vns_basesoc_interface0_bank_bus_we) & (vns_basesoc_interface0_bank_bus_adr[3:0] == 1'd1));
assign vns_basesoc_csrbank0_scratch3_we = ((vns_basesoc_csrbank0_sel & (~vns_basesoc_interface0_bank_bus_we)) & (vns_basesoc_interface0_bank_bus_adr[3:0] == 1'd1));
assign vns_basesoc_csrbank0_scratch2_r = vns_basesoc_interface0_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank0_scratch2_re = ((vns_basesoc_csrbank0_sel & vns_basesoc_interface0_bank_bus_we) & (vns_basesoc_interface0_bank_bus_adr[3:0] == 2'd2));
assign vns_basesoc_csrbank0_scratch2_we = ((vns_basesoc_csrbank0_sel & (~vns_basesoc_interface0_bank_bus_we)) & (vns_basesoc_interface0_bank_bus_adr[3:0] == 2'd2));
assign vns_basesoc_csrbank0_scratch1_r = vns_basesoc_interface0_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank0_scratch1_re = ((vns_basesoc_csrbank0_sel & vns_basesoc_interface0_bank_bus_we) & (vns_basesoc_interface0_bank_bus_adr[3:0] == 2'd3));
assign vns_basesoc_csrbank0_scratch1_we = ((vns_basesoc_csrbank0_sel & (~vns_basesoc_interface0_bank_bus_we)) & (vns_basesoc_interface0_bank_bus_adr[3:0] == 2'd3));
assign vns_basesoc_csrbank0_scratch0_r = vns_basesoc_interface0_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank0_scratch0_re = ((vns_basesoc_csrbank0_sel & vns_basesoc_interface0_bank_bus_we) & (vns_basesoc_interface0_bank_bus_adr[3:0] == 3'd4));
assign vns_basesoc_csrbank0_scratch0_we = ((vns_basesoc_csrbank0_sel & (~vns_basesoc_interface0_bank_bus_we)) & (vns_basesoc_interface0_bank_bus_adr[3:0] == 3'd4));
assign vns_basesoc_csrbank0_bus_errors3_r = vns_basesoc_interface0_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank0_bus_errors3_re = ((vns_basesoc_csrbank0_sel & vns_basesoc_interface0_bank_bus_we) & (vns_basesoc_interface0_bank_bus_adr[3:0] == 3'd5));
assign vns_basesoc_csrbank0_bus_errors3_we = ((vns_basesoc_csrbank0_sel & (~vns_basesoc_interface0_bank_bus_we)) & (vns_basesoc_interface0_bank_bus_adr[3:0] == 3'd5));
assign vns_basesoc_csrbank0_bus_errors2_r = vns_basesoc_interface0_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank0_bus_errors2_re = ((vns_basesoc_csrbank0_sel & vns_basesoc_interface0_bank_bus_we) & (vns_basesoc_interface0_bank_bus_adr[3:0] == 3'd6));
assign vns_basesoc_csrbank0_bus_errors2_we = ((vns_basesoc_csrbank0_sel & (~vns_basesoc_interface0_bank_bus_we)) & (vns_basesoc_interface0_bank_bus_adr[3:0] == 3'd6));
assign vns_basesoc_csrbank0_bus_errors1_r = vns_basesoc_interface0_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank0_bus_errors1_re = ((vns_basesoc_csrbank0_sel & vns_basesoc_interface0_bank_bus_we) & (vns_basesoc_interface0_bank_bus_adr[3:0] == 3'd7));
assign vns_basesoc_csrbank0_bus_errors1_we = ((vns_basesoc_csrbank0_sel & (~vns_basesoc_interface0_bank_bus_we)) & (vns_basesoc_interface0_bank_bus_adr[3:0] == 3'd7));
assign vns_basesoc_csrbank0_bus_errors0_r = vns_basesoc_interface0_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank0_bus_errors0_re = ((vns_basesoc_csrbank0_sel & vns_basesoc_interface0_bank_bus_we) & (vns_basesoc_interface0_bank_bus_adr[3:0] == 4'd8));
assign vns_basesoc_csrbank0_bus_errors0_we = ((vns_basesoc_csrbank0_sel & (~vns_basesoc_interface0_bank_bus_we)) & (vns_basesoc_interface0_bank_bus_adr[3:0] == 4'd8));
assign vns_basesoc_csrbank0_scratch3_w = soc_basesoc_ctrl_storage[31:24];
assign vns_basesoc_csrbank0_scratch2_w = soc_basesoc_ctrl_storage[23:16];
assign vns_basesoc_csrbank0_scratch1_w = soc_basesoc_ctrl_storage[15:8];
assign vns_basesoc_csrbank0_scratch0_w = soc_basesoc_ctrl_storage[7:0];
assign vns_basesoc_csrbank0_bus_errors3_w = soc_basesoc_ctrl_bus_errors_status[31:24];
assign vns_basesoc_csrbank0_bus_errors2_w = soc_basesoc_ctrl_bus_errors_status[23:16];
assign vns_basesoc_csrbank0_bus_errors1_w = soc_basesoc_ctrl_bus_errors_status[15:8];
assign vns_basesoc_csrbank0_bus_errors0_w = soc_basesoc_ctrl_bus_errors_status[7:0];
assign soc_basesoc_ctrl_bus_errors_we = vns_basesoc_csrbank0_bus_errors0_we;
assign vns_basesoc_csrbank1_sel = (vns_basesoc_interface1_bank_bus_adr[13:9] == 4'd8);
assign vns_basesoc_csrbank1_dfii_control0_r = vns_basesoc_interface1_bank_bus_dat_w[3:0];
assign vns_basesoc_csrbank1_dfii_control0_re = ((vns_basesoc_csrbank1_sel & vns_basesoc_interface1_bank_bus_we) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 1'd0));
assign vns_basesoc_csrbank1_dfii_control0_we = ((vns_basesoc_csrbank1_sel & (~vns_basesoc_interface1_bank_bus_we)) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 1'd0));
assign vns_basesoc_csrbank1_dfii_pi0_command0_r = vns_basesoc_interface1_bank_bus_dat_w[5:0];
assign vns_basesoc_csrbank1_dfii_pi0_command0_re = ((vns_basesoc_csrbank1_sel & vns_basesoc_interface1_bank_bus_we) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 1'd1));
assign vns_basesoc_csrbank1_dfii_pi0_command0_we = ((vns_basesoc_csrbank1_sel & (~vns_basesoc_interface1_bank_bus_we)) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 1'd1));
assign soc_sdram_command_issue_r = vns_basesoc_interface1_bank_bus_dat_w[0];
assign soc_sdram_command_issue_re = ((vns_basesoc_csrbank1_sel & vns_basesoc_interface1_bank_bus_we) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 2'd2));
assign soc_sdram_command_issue_we = ((vns_basesoc_csrbank1_sel & (~vns_basesoc_interface1_bank_bus_we)) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 2'd2));
assign vns_basesoc_csrbank1_dfii_pi0_address1_r = vns_basesoc_interface1_bank_bus_dat_w[4:0];
assign vns_basesoc_csrbank1_dfii_pi0_address1_re = ((vns_basesoc_csrbank1_sel & vns_basesoc_interface1_bank_bus_we) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 2'd3));
assign vns_basesoc_csrbank1_dfii_pi0_address1_we = ((vns_basesoc_csrbank1_sel & (~vns_basesoc_interface1_bank_bus_we)) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 2'd3));
assign vns_basesoc_csrbank1_dfii_pi0_address0_r = vns_basesoc_interface1_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank1_dfii_pi0_address0_re = ((vns_basesoc_csrbank1_sel & vns_basesoc_interface1_bank_bus_we) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 3'd4));
assign vns_basesoc_csrbank1_dfii_pi0_address0_we = ((vns_basesoc_csrbank1_sel & (~vns_basesoc_interface1_bank_bus_we)) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 3'd4));
assign vns_basesoc_csrbank1_dfii_pi0_baddress0_r = vns_basesoc_interface1_bank_bus_dat_w[1:0];
assign vns_basesoc_csrbank1_dfii_pi0_baddress0_re = ((vns_basesoc_csrbank1_sel & vns_basesoc_interface1_bank_bus_we) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 3'd5));
assign vns_basesoc_csrbank1_dfii_pi0_baddress0_we = ((vns_basesoc_csrbank1_sel & (~vns_basesoc_interface1_bank_bus_we)) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 3'd5));
assign vns_basesoc_csrbank1_dfii_pi0_wrdata1_r = vns_basesoc_interface1_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank1_dfii_pi0_wrdata1_re = ((vns_basesoc_csrbank1_sel & vns_basesoc_interface1_bank_bus_we) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 3'd6));
assign vns_basesoc_csrbank1_dfii_pi0_wrdata1_we = ((vns_basesoc_csrbank1_sel & (~vns_basesoc_interface1_bank_bus_we)) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 3'd6));
assign vns_basesoc_csrbank1_dfii_pi0_wrdata0_r = vns_basesoc_interface1_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank1_dfii_pi0_wrdata0_re = ((vns_basesoc_csrbank1_sel & vns_basesoc_interface1_bank_bus_we) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 3'd7));
assign vns_basesoc_csrbank1_dfii_pi0_wrdata0_we = ((vns_basesoc_csrbank1_sel & (~vns_basesoc_interface1_bank_bus_we)) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 3'd7));
assign vns_basesoc_csrbank1_dfii_pi0_rddata1_r = vns_basesoc_interface1_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank1_dfii_pi0_rddata1_re = ((vns_basesoc_csrbank1_sel & vns_basesoc_interface1_bank_bus_we) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 4'd8));
assign vns_basesoc_csrbank1_dfii_pi0_rddata1_we = ((vns_basesoc_csrbank1_sel & (~vns_basesoc_interface1_bank_bus_we)) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 4'd8));
assign vns_basesoc_csrbank1_dfii_pi0_rddata0_r = vns_basesoc_interface1_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank1_dfii_pi0_rddata0_re = ((vns_basesoc_csrbank1_sel & vns_basesoc_interface1_bank_bus_we) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 4'd9));
assign vns_basesoc_csrbank1_dfii_pi0_rddata0_we = ((vns_basesoc_csrbank1_sel & (~vns_basesoc_interface1_bank_bus_we)) & (vns_basesoc_interface1_bank_bus_adr[3:0] == 4'd9));
assign vns_basesoc_csrbank1_dfii_control0_w = soc_sdram_storage[3:0];
assign vns_basesoc_csrbank1_dfii_pi0_command0_w = soc_sdram_command_storage[5:0];
assign vns_basesoc_csrbank1_dfii_pi0_address1_w = soc_sdram_address_storage[12:8];
assign vns_basesoc_csrbank1_dfii_pi0_address0_w = soc_sdram_address_storage[7:0];
assign vns_basesoc_csrbank1_dfii_pi0_baddress0_w = soc_sdram_baddress_storage[1:0];
assign vns_basesoc_csrbank1_dfii_pi0_wrdata1_w = soc_sdram_wrdata_storage[15:8];
assign vns_basesoc_csrbank1_dfii_pi0_wrdata0_w = soc_sdram_wrdata_storage[7:0];
assign vns_basesoc_csrbank1_dfii_pi0_rddata1_w = soc_sdram_status[15:8];
assign vns_basesoc_csrbank1_dfii_pi0_rddata0_w = soc_sdram_status[7:0];
assign soc_sdram_we = vns_basesoc_csrbank1_dfii_pi0_rddata0_we;
assign vns_basesoc_csrbank2_sel = (vns_basesoc_interface2_bank_bus_adr[13:9] == 4'd10);
assign vns_basesoc_csrbank2_bitbang0_r = vns_basesoc_interface2_bank_bus_dat_w[3:0];
assign vns_basesoc_csrbank2_bitbang0_re = ((vns_basesoc_csrbank2_sel & vns_basesoc_interface2_bank_bus_we) & (vns_basesoc_interface2_bank_bus_adr[1:0] == 1'd0));
assign vns_basesoc_csrbank2_bitbang0_we = ((vns_basesoc_csrbank2_sel & (~vns_basesoc_interface2_bank_bus_we)) & (vns_basesoc_interface2_bank_bus_adr[1:0] == 1'd0));
assign vns_basesoc_csrbank2_miso_r = vns_basesoc_interface2_bank_bus_dat_w[0];
assign vns_basesoc_csrbank2_miso_re = ((vns_basesoc_csrbank2_sel & vns_basesoc_interface2_bank_bus_we) & (vns_basesoc_interface2_bank_bus_adr[1:0] == 1'd1));
assign vns_basesoc_csrbank2_miso_we = ((vns_basesoc_csrbank2_sel & (~vns_basesoc_interface2_bank_bus_we)) & (vns_basesoc_interface2_bank_bus_adr[1:0] == 1'd1));
assign vns_basesoc_csrbank2_bitbang_en0_r = vns_basesoc_interface2_bank_bus_dat_w[0];
assign vns_basesoc_csrbank2_bitbang_en0_re = ((vns_basesoc_csrbank2_sel & vns_basesoc_interface2_bank_bus_we) & (vns_basesoc_interface2_bank_bus_adr[1:0] == 2'd2));
assign vns_basesoc_csrbank2_bitbang_en0_we = ((vns_basesoc_csrbank2_sel & (~vns_basesoc_interface2_bank_bus_we)) & (vns_basesoc_interface2_bank_bus_adr[1:0] == 2'd2));
assign vns_basesoc_csrbank2_bitbang0_w = soc_bitbang_storage[3:0];
assign vns_basesoc_csrbank2_miso_w = soc_miso_status;
assign soc_miso_we = vns_basesoc_csrbank2_miso_we;
assign vns_basesoc_csrbank2_bitbang_en0_w = soc_bitbang_en_storage;
assign vns_basesoc_csrbank3_sel = (vns_basesoc_interface3_bank_bus_adr[13:9] == 2'd3);
assign vns_basesoc_csrbank3_load3_r = vns_basesoc_interface3_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank3_load3_re = ((vns_basesoc_csrbank3_sel & vns_basesoc_interface3_bank_bus_we) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 1'd0));
assign vns_basesoc_csrbank3_load3_we = ((vns_basesoc_csrbank3_sel & (~vns_basesoc_interface3_bank_bus_we)) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 1'd0));
assign vns_basesoc_csrbank3_load2_r = vns_basesoc_interface3_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank3_load2_re = ((vns_basesoc_csrbank3_sel & vns_basesoc_interface3_bank_bus_we) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 1'd1));
assign vns_basesoc_csrbank3_load2_we = ((vns_basesoc_csrbank3_sel & (~vns_basesoc_interface3_bank_bus_we)) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 1'd1));
assign vns_basesoc_csrbank3_load1_r = vns_basesoc_interface3_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank3_load1_re = ((vns_basesoc_csrbank3_sel & vns_basesoc_interface3_bank_bus_we) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 2'd2));
assign vns_basesoc_csrbank3_load1_we = ((vns_basesoc_csrbank3_sel & (~vns_basesoc_interface3_bank_bus_we)) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 2'd2));
assign vns_basesoc_csrbank3_load0_r = vns_basesoc_interface3_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank3_load0_re = ((vns_basesoc_csrbank3_sel & vns_basesoc_interface3_bank_bus_we) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 2'd3));
assign vns_basesoc_csrbank3_load0_we = ((vns_basesoc_csrbank3_sel & (~vns_basesoc_interface3_bank_bus_we)) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 2'd3));
assign vns_basesoc_csrbank3_reload3_r = vns_basesoc_interface3_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank3_reload3_re = ((vns_basesoc_csrbank3_sel & vns_basesoc_interface3_bank_bus_we) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 3'd4));
assign vns_basesoc_csrbank3_reload3_we = ((vns_basesoc_csrbank3_sel & (~vns_basesoc_interface3_bank_bus_we)) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 3'd4));
assign vns_basesoc_csrbank3_reload2_r = vns_basesoc_interface3_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank3_reload2_re = ((vns_basesoc_csrbank3_sel & vns_basesoc_interface3_bank_bus_we) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 3'd5));
assign vns_basesoc_csrbank3_reload2_we = ((vns_basesoc_csrbank3_sel & (~vns_basesoc_interface3_bank_bus_we)) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 3'd5));
assign vns_basesoc_csrbank3_reload1_r = vns_basesoc_interface3_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank3_reload1_re = ((vns_basesoc_csrbank3_sel & vns_basesoc_interface3_bank_bus_we) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 3'd6));
assign vns_basesoc_csrbank3_reload1_we = ((vns_basesoc_csrbank3_sel & (~vns_basesoc_interface3_bank_bus_we)) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 3'd6));
assign vns_basesoc_csrbank3_reload0_r = vns_basesoc_interface3_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank3_reload0_re = ((vns_basesoc_csrbank3_sel & vns_basesoc_interface3_bank_bus_we) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 3'd7));
assign vns_basesoc_csrbank3_reload0_we = ((vns_basesoc_csrbank3_sel & (~vns_basesoc_interface3_bank_bus_we)) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 3'd7));
assign vns_basesoc_csrbank3_en0_r = vns_basesoc_interface3_bank_bus_dat_w[0];
assign vns_basesoc_csrbank3_en0_re = ((vns_basesoc_csrbank3_sel & vns_basesoc_interface3_bank_bus_we) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 4'd8));
assign vns_basesoc_csrbank3_en0_we = ((vns_basesoc_csrbank3_sel & (~vns_basesoc_interface3_bank_bus_we)) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 4'd8));
assign vns_basesoc_csrbank3_update_value0_r = vns_basesoc_interface3_bank_bus_dat_w[0];
assign vns_basesoc_csrbank3_update_value0_re = ((vns_basesoc_csrbank3_sel & vns_basesoc_interface3_bank_bus_we) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 4'd9));
assign vns_basesoc_csrbank3_update_value0_we = ((vns_basesoc_csrbank3_sel & (~vns_basesoc_interface3_bank_bus_we)) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 4'd9));
assign vns_basesoc_csrbank3_value3_r = vns_basesoc_interface3_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank3_value3_re = ((vns_basesoc_csrbank3_sel & vns_basesoc_interface3_bank_bus_we) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 4'd10));
assign vns_basesoc_csrbank3_value3_we = ((vns_basesoc_csrbank3_sel & (~vns_basesoc_interface3_bank_bus_we)) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 4'd10));
assign vns_basesoc_csrbank3_value2_r = vns_basesoc_interface3_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank3_value2_re = ((vns_basesoc_csrbank3_sel & vns_basesoc_interface3_bank_bus_we) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 4'd11));
assign vns_basesoc_csrbank3_value2_we = ((vns_basesoc_csrbank3_sel & (~vns_basesoc_interface3_bank_bus_we)) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 4'd11));
assign vns_basesoc_csrbank3_value1_r = vns_basesoc_interface3_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank3_value1_re = ((vns_basesoc_csrbank3_sel & vns_basesoc_interface3_bank_bus_we) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 4'd12));
assign vns_basesoc_csrbank3_value1_we = ((vns_basesoc_csrbank3_sel & (~vns_basesoc_interface3_bank_bus_we)) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 4'd12));
assign vns_basesoc_csrbank3_value0_r = vns_basesoc_interface3_bank_bus_dat_w[7:0];
assign vns_basesoc_csrbank3_value0_re = ((vns_basesoc_csrbank3_sel & vns_basesoc_interface3_bank_bus_we) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 4'd13));
assign vns_basesoc_csrbank3_value0_we = ((vns_basesoc_csrbank3_sel & (~vns_basesoc_interface3_bank_bus_we)) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 4'd13));
assign soc_basesoc_timer0_eventmanager_status_r = vns_basesoc_interface3_bank_bus_dat_w[0];
assign soc_basesoc_timer0_eventmanager_status_re = ((vns_basesoc_csrbank3_sel & vns_basesoc_interface3_bank_bus_we) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 4'd14));
assign soc_basesoc_timer0_eventmanager_status_we = ((vns_basesoc_csrbank3_sel & (~vns_basesoc_interface3_bank_bus_we)) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 4'd14));
assign soc_basesoc_timer0_eventmanager_pending_r = vns_basesoc_interface3_bank_bus_dat_w[0];
assign soc_basesoc_timer0_eventmanager_pending_re = ((vns_basesoc_csrbank3_sel & vns_basesoc_interface3_bank_bus_we) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 4'd15));
assign soc_basesoc_timer0_eventmanager_pending_we = ((vns_basesoc_csrbank3_sel & (~vns_basesoc_interface3_bank_bus_we)) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 4'd15));
assign vns_basesoc_csrbank3_ev_enable0_r = vns_basesoc_interface3_bank_bus_dat_w[0];
assign vns_basesoc_csrbank3_ev_enable0_re = ((vns_basesoc_csrbank3_sel & vns_basesoc_interface3_bank_bus_we) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 5'd16));
assign vns_basesoc_csrbank3_ev_enable0_we = ((vns_basesoc_csrbank3_sel & (~vns_basesoc_interface3_bank_bus_we)) & (vns_basesoc_interface3_bank_bus_adr[4:0] == 5'd16));
assign vns_basesoc_csrbank3_load3_w = soc_basesoc_timer0_load_storage[31:24];
assign vns_basesoc_csrbank3_load2_w = soc_basesoc_timer0_load_storage[23:16];
assign vns_basesoc_csrbank3_load1_w = soc_basesoc_timer0_load_storage[15:8];
assign vns_basesoc_csrbank3_load0_w = soc_basesoc_timer0_load_storage[7:0];
assign vns_basesoc_csrbank3_reload3_w = soc_basesoc_timer0_reload_storage[31:24];
assign vns_basesoc_csrbank3_reload2_w = soc_basesoc_timer0_reload_storage[23:16];
assign vns_basesoc_csrbank3_reload1_w = soc_basesoc_timer0_reload_storage[15:8];
assign vns_basesoc_csrbank3_reload0_w = soc_basesoc_timer0_reload_storage[7:0];
assign vns_basesoc_csrbank3_en0_w = soc_basesoc_timer0_en_storage;
assign vns_basesoc_csrbank3_update_value0_w = soc_basesoc_timer0_update_value_storage;
assign vns_basesoc_csrbank3_value3_w = soc_basesoc_timer0_value_status[31:24];
assign vns_basesoc_csrbank3_value2_w = soc_basesoc_timer0_value_status[23:16];
assign vns_basesoc_csrbank3_value1_w = soc_basesoc_timer0_value_status[15:8];
assign vns_basesoc_csrbank3_value0_w = soc_basesoc_timer0_value_status[7:0];
assign soc_basesoc_timer0_value_we = vns_basesoc_csrbank3_value0_we;
assign vns_basesoc_csrbank3_ev_enable0_w = soc_basesoc_timer0_eventmanager_storage;
assign vns_basesoc_csrbank4_sel = (vns_basesoc_interface4_bank_bus_adr[13:9] == 2'd2);
assign soc_basesoc_uart_rxtx_r = vns_basesoc_interface4_bank_bus_dat_w[7:0];
assign soc_basesoc_uart_rxtx_re = ((vns_basesoc_csrbank4_sel & vns_basesoc_interface4_bank_bus_we) & (vns_basesoc_interface4_bank_bus_adr[2:0] == 1'd0));
assign soc_basesoc_uart_rxtx_we = ((vns_basesoc_csrbank4_sel & (~vns_basesoc_interface4_bank_bus_we)) & (vns_basesoc_interface4_bank_bus_adr[2:0] == 1'd0));
assign vns_basesoc_csrbank4_txfull_r = vns_basesoc_interface4_bank_bus_dat_w[0];
assign vns_basesoc_csrbank4_txfull_re = ((vns_basesoc_csrbank4_sel & vns_basesoc_interface4_bank_bus_we) & (vns_basesoc_interface4_bank_bus_adr[2:0] == 1'd1));
assign vns_basesoc_csrbank4_txfull_we = ((vns_basesoc_csrbank4_sel & (~vns_basesoc_interface4_bank_bus_we)) & (vns_basesoc_interface4_bank_bus_adr[2:0] == 1'd1));
assign vns_basesoc_csrbank4_rxempty_r = vns_basesoc_interface4_bank_bus_dat_w[0];
assign vns_basesoc_csrbank4_rxempty_re = ((vns_basesoc_csrbank4_sel & vns_basesoc_interface4_bank_bus_we) & (vns_basesoc_interface4_bank_bus_adr[2:0] == 2'd2));
assign vns_basesoc_csrbank4_rxempty_we = ((vns_basesoc_csrbank4_sel & (~vns_basesoc_interface4_bank_bus_we)) & (vns_basesoc_interface4_bank_bus_adr[2:0] == 2'd2));
assign soc_basesoc_uart_status_r = vns_basesoc_interface4_bank_bus_dat_w[1:0];
assign soc_basesoc_uart_status_re = ((vns_basesoc_csrbank4_sel & vns_basesoc_interface4_bank_bus_we) & (vns_basesoc_interface4_bank_bus_adr[2:0] == 2'd3));
assign soc_basesoc_uart_status_we = ((vns_basesoc_csrbank4_sel & (~vns_basesoc_interface4_bank_bus_we)) & (vns_basesoc_interface4_bank_bus_adr[2:0] == 2'd3));
assign soc_basesoc_uart_pending_r = vns_basesoc_interface4_bank_bus_dat_w[1:0];
assign soc_basesoc_uart_pending_re = ((vns_basesoc_csrbank4_sel & vns_basesoc_interface4_bank_bus_we) & (vns_basesoc_interface4_bank_bus_adr[2:0] == 3'd4));
assign soc_basesoc_uart_pending_we = ((vns_basesoc_csrbank4_sel & (~vns_basesoc_interface4_bank_bus_we)) & (vns_basesoc_interface4_bank_bus_adr[2:0] == 3'd4));
assign vns_basesoc_csrbank4_ev_enable0_r = vns_basesoc_interface4_bank_bus_dat_w[1:0];
assign vns_basesoc_csrbank4_ev_enable0_re = ((vns_basesoc_csrbank4_sel & vns_basesoc_interface4_bank_bus_we) & (vns_basesoc_interface4_bank_bus_adr[2:0] == 3'd5));
assign vns_basesoc_csrbank4_ev_enable0_we = ((vns_basesoc_csrbank4_sel & (~vns_basesoc_interface4_bank_bus_we)) & (vns_basesoc_interface4_bank_bus_adr[2:0] == 3'd5));
assign vns_basesoc_csrbank4_txfull_w = soc_basesoc_uart_txfull_status;
assign soc_basesoc_uart_txfull_we = vns_basesoc_csrbank4_txfull_we;
assign vns_basesoc_csrbank4_rxempty_w = soc_basesoc_uart_rxempty_status;
assign soc_basesoc_uart_rxempty_we = vns_basesoc_csrbank4_rxempty_we;
assign vns_basesoc_csrbank4_ev_enable0_w = soc_basesoc_uart_storage[1:0];
assign vns_basesoc_adr = soc_basesoc_adr;
assign vns_basesoc_we = soc_basesoc_we;
assign vns_basesoc_dat_w = soc_basesoc_dat_w;
assign soc_basesoc_dat_r = vns_basesoc_dat_r;
assign vns_basesoc_interface0_bank_bus_adr = vns_basesoc_adr;
assign vns_basesoc_interface1_bank_bus_adr = vns_basesoc_adr;
assign vns_basesoc_interface2_bank_bus_adr = vns_basesoc_adr;
assign vns_basesoc_interface3_bank_bus_adr = vns_basesoc_adr;
assign vns_basesoc_interface4_bank_bus_adr = vns_basesoc_adr;
assign vns_basesoc_interface0_bank_bus_we = vns_basesoc_we;
assign vns_basesoc_interface1_bank_bus_we = vns_basesoc_we;
assign vns_basesoc_interface2_bank_bus_we = vns_basesoc_we;
assign vns_basesoc_interface3_bank_bus_we = vns_basesoc_we;
assign vns_basesoc_interface4_bank_bus_we = vns_basesoc_we;
assign vns_basesoc_interface0_bank_bus_dat_w = vns_basesoc_dat_w;
assign vns_basesoc_interface1_bank_bus_dat_w = vns_basesoc_dat_w;
assign vns_basesoc_interface2_bank_bus_dat_w = vns_basesoc_dat_w;
assign vns_basesoc_interface3_bank_bus_dat_w = vns_basesoc_dat_w;
assign vns_basesoc_interface4_bank_bus_dat_w = vns_basesoc_dat_w;
assign vns_basesoc_dat_r = ((((vns_basesoc_interface0_bank_bus_dat_r | vns_basesoc_interface1_bank_bus_dat_r) | vns_basesoc_interface2_bank_bus_dat_r) | vns_basesoc_interface3_bank_bus_dat_r) | vns_basesoc_interface4_bank_bus_dat_r);
always @(*) begin
	vns_rhs_array_muxed0 <= 1'd0;
	case (soc_sdram_choose_cmd_grant)
		1'd0: begin
			vns_rhs_array_muxed0 <= soc_sdram_choose_cmd_valids[0];
		end
		1'd1: begin
			vns_rhs_array_muxed0 <= soc_sdram_choose_cmd_valids[1];
		end
		2'd2: begin
			vns_rhs_array_muxed0 <= soc_sdram_choose_cmd_valids[2];
		end
		default: begin
			vns_rhs_array_muxed0 <= soc_sdram_choose_cmd_valids[3];
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed1 <= 13'd0;
	case (soc_sdram_choose_cmd_grant)
		1'd0: begin
			vns_rhs_array_muxed1 <= soc_sdram_bankmachine0_cmd_payload_a;
		end
		1'd1: begin
			vns_rhs_array_muxed1 <= soc_sdram_bankmachine1_cmd_payload_a;
		end
		2'd2: begin
			vns_rhs_array_muxed1 <= soc_sdram_bankmachine2_cmd_payload_a;
		end
		default: begin
			vns_rhs_array_muxed1 <= soc_sdram_bankmachine3_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed2 <= 2'd0;
	case (soc_sdram_choose_cmd_grant)
		1'd0: begin
			vns_rhs_array_muxed2 <= soc_sdram_bankmachine0_cmd_payload_ba;
		end
		1'd1: begin
			vns_rhs_array_muxed2 <= soc_sdram_bankmachine1_cmd_payload_ba;
		end
		2'd2: begin
			vns_rhs_array_muxed2 <= soc_sdram_bankmachine2_cmd_payload_ba;
		end
		default: begin
			vns_rhs_array_muxed2 <= soc_sdram_bankmachine3_cmd_payload_ba;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed3 <= 1'd0;
	case (soc_sdram_choose_cmd_grant)
		1'd0: begin
			vns_rhs_array_muxed3 <= soc_sdram_bankmachine0_cmd_payload_is_read;
		end
		1'd1: begin
			vns_rhs_array_muxed3 <= soc_sdram_bankmachine1_cmd_payload_is_read;
		end
		2'd2: begin
			vns_rhs_array_muxed3 <= soc_sdram_bankmachine2_cmd_payload_is_read;
		end
		default: begin
			vns_rhs_array_muxed3 <= soc_sdram_bankmachine3_cmd_payload_is_read;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed4 <= 1'd0;
	case (soc_sdram_choose_cmd_grant)
		1'd0: begin
			vns_rhs_array_muxed4 <= soc_sdram_bankmachine0_cmd_payload_is_write;
		end
		1'd1: begin
			vns_rhs_array_muxed4 <= soc_sdram_bankmachine1_cmd_payload_is_write;
		end
		2'd2: begin
			vns_rhs_array_muxed4 <= soc_sdram_bankmachine2_cmd_payload_is_write;
		end
		default: begin
			vns_rhs_array_muxed4 <= soc_sdram_bankmachine3_cmd_payload_is_write;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed5 <= 1'd0;
	case (soc_sdram_choose_cmd_grant)
		1'd0: begin
			vns_rhs_array_muxed5 <= soc_sdram_bankmachine0_cmd_payload_is_cmd;
		end
		1'd1: begin
			vns_rhs_array_muxed5 <= soc_sdram_bankmachine1_cmd_payload_is_cmd;
		end
		2'd2: begin
			vns_rhs_array_muxed5 <= soc_sdram_bankmachine2_cmd_payload_is_cmd;
		end
		default: begin
			vns_rhs_array_muxed5 <= soc_sdram_bankmachine3_cmd_payload_is_cmd;
		end
	endcase
end
always @(*) begin
	vns_t_array_muxed0 <= 1'd0;
	case (soc_sdram_choose_cmd_grant)
		1'd0: begin
			vns_t_array_muxed0 <= soc_sdram_bankmachine0_cmd_payload_cas;
		end
		1'd1: begin
			vns_t_array_muxed0 <= soc_sdram_bankmachine1_cmd_payload_cas;
		end
		2'd2: begin
			vns_t_array_muxed0 <= soc_sdram_bankmachine2_cmd_payload_cas;
		end
		default: begin
			vns_t_array_muxed0 <= soc_sdram_bankmachine3_cmd_payload_cas;
		end
	endcase
end
always @(*) begin
	vns_t_array_muxed1 <= 1'd0;
	case (soc_sdram_choose_cmd_grant)
		1'd0: begin
			vns_t_array_muxed1 <= soc_sdram_bankmachine0_cmd_payload_ras;
		end
		1'd1: begin
			vns_t_array_muxed1 <= soc_sdram_bankmachine1_cmd_payload_ras;
		end
		2'd2: begin
			vns_t_array_muxed1 <= soc_sdram_bankmachine2_cmd_payload_ras;
		end
		default: begin
			vns_t_array_muxed1 <= soc_sdram_bankmachine3_cmd_payload_ras;
		end
	endcase
end
always @(*) begin
	vns_t_array_muxed2 <= 1'd0;
	case (soc_sdram_choose_cmd_grant)
		1'd0: begin
			vns_t_array_muxed2 <= soc_sdram_bankmachine0_cmd_payload_we;
		end
		1'd1: begin
			vns_t_array_muxed2 <= soc_sdram_bankmachine1_cmd_payload_we;
		end
		2'd2: begin
			vns_t_array_muxed2 <= soc_sdram_bankmachine2_cmd_payload_we;
		end
		default: begin
			vns_t_array_muxed2 <= soc_sdram_bankmachine3_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed6 <= 1'd0;
	case (soc_sdram_choose_req_grant)
		1'd0: begin
			vns_rhs_array_muxed6 <= soc_sdram_choose_req_valids[0];
		end
		1'd1: begin
			vns_rhs_array_muxed6 <= soc_sdram_choose_req_valids[1];
		end
		2'd2: begin
			vns_rhs_array_muxed6 <= soc_sdram_choose_req_valids[2];
		end
		default: begin
			vns_rhs_array_muxed6 <= soc_sdram_choose_req_valids[3];
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed7 <= 13'd0;
	case (soc_sdram_choose_req_grant)
		1'd0: begin
			vns_rhs_array_muxed7 <= soc_sdram_bankmachine0_cmd_payload_a;
		end
		1'd1: begin
			vns_rhs_array_muxed7 <= soc_sdram_bankmachine1_cmd_payload_a;
		end
		2'd2: begin
			vns_rhs_array_muxed7 <= soc_sdram_bankmachine2_cmd_payload_a;
		end
		default: begin
			vns_rhs_array_muxed7 <= soc_sdram_bankmachine3_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed8 <= 2'd0;
	case (soc_sdram_choose_req_grant)
		1'd0: begin
			vns_rhs_array_muxed8 <= soc_sdram_bankmachine0_cmd_payload_ba;
		end
		1'd1: begin
			vns_rhs_array_muxed8 <= soc_sdram_bankmachine1_cmd_payload_ba;
		end
		2'd2: begin
			vns_rhs_array_muxed8 <= soc_sdram_bankmachine2_cmd_payload_ba;
		end
		default: begin
			vns_rhs_array_muxed8 <= soc_sdram_bankmachine3_cmd_payload_ba;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed9 <= 1'd0;
	case (soc_sdram_choose_req_grant)
		1'd0: begin
			vns_rhs_array_muxed9 <= soc_sdram_bankmachine0_cmd_payload_is_read;
		end
		1'd1: begin
			vns_rhs_array_muxed9 <= soc_sdram_bankmachine1_cmd_payload_is_read;
		end
		2'd2: begin
			vns_rhs_array_muxed9 <= soc_sdram_bankmachine2_cmd_payload_is_read;
		end
		default: begin
			vns_rhs_array_muxed9 <= soc_sdram_bankmachine3_cmd_payload_is_read;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed10 <= 1'd0;
	case (soc_sdram_choose_req_grant)
		1'd0: begin
			vns_rhs_array_muxed10 <= soc_sdram_bankmachine0_cmd_payload_is_write;
		end
		1'd1: begin
			vns_rhs_array_muxed10 <= soc_sdram_bankmachine1_cmd_payload_is_write;
		end
		2'd2: begin
			vns_rhs_array_muxed10 <= soc_sdram_bankmachine2_cmd_payload_is_write;
		end
		default: begin
			vns_rhs_array_muxed10 <= soc_sdram_bankmachine3_cmd_payload_is_write;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed11 <= 1'd0;
	case (soc_sdram_choose_req_grant)
		1'd0: begin
			vns_rhs_array_muxed11 <= soc_sdram_bankmachine0_cmd_payload_is_cmd;
		end
		1'd1: begin
			vns_rhs_array_muxed11 <= soc_sdram_bankmachine1_cmd_payload_is_cmd;
		end
		2'd2: begin
			vns_rhs_array_muxed11 <= soc_sdram_bankmachine2_cmd_payload_is_cmd;
		end
		default: begin
			vns_rhs_array_muxed11 <= soc_sdram_bankmachine3_cmd_payload_is_cmd;
		end
	endcase
end
always @(*) begin
	vns_t_array_muxed3 <= 1'd0;
	case (soc_sdram_choose_req_grant)
		1'd0: begin
			vns_t_array_muxed3 <= soc_sdram_bankmachine0_cmd_payload_cas;
		end
		1'd1: begin
			vns_t_array_muxed3 <= soc_sdram_bankmachine1_cmd_payload_cas;
		end
		2'd2: begin
			vns_t_array_muxed3 <= soc_sdram_bankmachine2_cmd_payload_cas;
		end
		default: begin
			vns_t_array_muxed3 <= soc_sdram_bankmachine3_cmd_payload_cas;
		end
	endcase
end
always @(*) begin
	vns_t_array_muxed4 <= 1'd0;
	case (soc_sdram_choose_req_grant)
		1'd0: begin
			vns_t_array_muxed4 <= soc_sdram_bankmachine0_cmd_payload_ras;
		end
		1'd1: begin
			vns_t_array_muxed4 <= soc_sdram_bankmachine1_cmd_payload_ras;
		end
		2'd2: begin
			vns_t_array_muxed4 <= soc_sdram_bankmachine2_cmd_payload_ras;
		end
		default: begin
			vns_t_array_muxed4 <= soc_sdram_bankmachine3_cmd_payload_ras;
		end
	endcase
end
always @(*) begin
	vns_t_array_muxed5 <= 1'd0;
	case (soc_sdram_choose_req_grant)
		1'd0: begin
			vns_t_array_muxed5 <= soc_sdram_bankmachine0_cmd_payload_we;
		end
		1'd1: begin
			vns_t_array_muxed5 <= soc_sdram_bankmachine1_cmd_payload_we;
		end
		2'd2: begin
			vns_t_array_muxed5 <= soc_sdram_bankmachine2_cmd_payload_we;
		end
		default: begin
			vns_t_array_muxed5 <= soc_sdram_bankmachine3_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed12 <= 22'd0;
	case (vns_roundrobin0_grant)
		default: begin
			vns_rhs_array_muxed12 <= {soc_port_cmd_payload_addr[23:11], soc_port_cmd_payload_addr[8:0]};
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed13 <= 1'd0;
	case (vns_roundrobin0_grant)
		default: begin
			vns_rhs_array_muxed13 <= soc_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed14 <= 1'd0;
	case (vns_roundrobin0_grant)
		default: begin
			vns_rhs_array_muxed14 <= (((soc_port_cmd_payload_addr[10:9] == 1'd0) & (~(((vns_locked0 | (soc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))))) & soc_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed15 <= 22'd0;
	case (vns_roundrobin1_grant)
		default: begin
			vns_rhs_array_muxed15 <= {soc_port_cmd_payload_addr[23:11], soc_port_cmd_payload_addr[8:0]};
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed16 <= 1'd0;
	case (vns_roundrobin1_grant)
		default: begin
			vns_rhs_array_muxed16 <= soc_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed17 <= 1'd0;
	case (vns_roundrobin1_grant)
		default: begin
			vns_rhs_array_muxed17 <= (((soc_port_cmd_payload_addr[10:9] == 1'd1) & (~(((vns_locked1 | (soc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))))) & soc_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed18 <= 22'd0;
	case (vns_roundrobin2_grant)
		default: begin
			vns_rhs_array_muxed18 <= {soc_port_cmd_payload_addr[23:11], soc_port_cmd_payload_addr[8:0]};
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed19 <= 1'd0;
	case (vns_roundrobin2_grant)
		default: begin
			vns_rhs_array_muxed19 <= soc_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed20 <= 1'd0;
	case (vns_roundrobin2_grant)
		default: begin
			vns_rhs_array_muxed20 <= (((soc_port_cmd_payload_addr[10:9] == 2'd2) & (~(((vns_locked2 | (soc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank3_lock & (vns_roundrobin3_grant == 1'd0))))) & soc_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed21 <= 22'd0;
	case (vns_roundrobin3_grant)
		default: begin
			vns_rhs_array_muxed21 <= {soc_port_cmd_payload_addr[23:11], soc_port_cmd_payload_addr[8:0]};
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed22 <= 1'd0;
	case (vns_roundrobin3_grant)
		default: begin
			vns_rhs_array_muxed22 <= soc_port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed23 <= 1'd0;
	case (vns_roundrobin3_grant)
		default: begin
			vns_rhs_array_muxed23 <= (((soc_port_cmd_payload_addr[10:9] == 2'd3) & (~(((vns_locked3 | (soc_sdram_interface_bank0_lock & (vns_roundrobin0_grant == 1'd0))) | (soc_sdram_interface_bank1_lock & (vns_roundrobin1_grant == 1'd0))) | (soc_sdram_interface_bank2_lock & (vns_roundrobin2_grant == 1'd0))))) & soc_port_cmd_valid);
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed24 <= 30'd0;
	case (vns_wb_sdram_con_grant)
		default: begin
			vns_rhs_array_muxed24 <= soc_interface1_wb_sdram_adr;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed25 <= 32'd0;
	case (vns_wb_sdram_con_grant)
		default: begin
			vns_rhs_array_muxed25 <= soc_interface1_wb_sdram_dat_w;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed26 <= 4'd0;
	case (vns_wb_sdram_con_grant)
		default: begin
			vns_rhs_array_muxed26 <= soc_interface1_wb_sdram_sel;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed27 <= 1'd0;
	case (vns_wb_sdram_con_grant)
		default: begin
			vns_rhs_array_muxed27 <= soc_interface1_wb_sdram_cyc;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed28 <= 1'd0;
	case (vns_wb_sdram_con_grant)
		default: begin
			vns_rhs_array_muxed28 <= soc_interface1_wb_sdram_stb;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed29 <= 1'd0;
	case (vns_wb_sdram_con_grant)
		default: begin
			vns_rhs_array_muxed29 <= soc_interface1_wb_sdram_we;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed30 <= 3'd0;
	case (vns_wb_sdram_con_grant)
		default: begin
			vns_rhs_array_muxed30 <= soc_interface1_wb_sdram_cti;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed31 <= 2'd0;
	case (vns_wb_sdram_con_grant)
		default: begin
			vns_rhs_array_muxed31 <= soc_interface1_wb_sdram_bte;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed32 <= 30'd0;
	case (vns_basesoc_grant)
		default: begin
			vns_rhs_array_muxed32 <= soc_uart_bridge_wishbone_adr;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed33 <= 32'd0;
	case (vns_basesoc_grant)
		default: begin
			vns_rhs_array_muxed33 <= soc_uart_bridge_wishbone_dat_w;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed34 <= 4'd0;
	case (vns_basesoc_grant)
		default: begin
			vns_rhs_array_muxed34 <= soc_uart_bridge_wishbone_sel;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed35 <= 1'd0;
	case (vns_basesoc_grant)
		default: begin
			vns_rhs_array_muxed35 <= soc_uart_bridge_wishbone_cyc;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed36 <= 1'd0;
	case (vns_basesoc_grant)
		default: begin
			vns_rhs_array_muxed36 <= soc_uart_bridge_wishbone_stb;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed37 <= 1'd0;
	case (vns_basesoc_grant)
		default: begin
			vns_rhs_array_muxed37 <= soc_uart_bridge_wishbone_we;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed38 <= 3'd0;
	case (vns_basesoc_grant)
		default: begin
			vns_rhs_array_muxed38 <= soc_uart_bridge_wishbone_cti;
		end
	endcase
end
always @(*) begin
	vns_rhs_array_muxed39 <= 2'd0;
	case (vns_basesoc_grant)
		default: begin
			vns_rhs_array_muxed39 <= soc_uart_bridge_wishbone_bte;
		end
	endcase
end
always @(*) begin
	vns_array_muxed0 <= 2'd0;
	case (soc_sdram_steerer_sel)
		1'd0: begin
			vns_array_muxed0 <= soc_sdram_nop_ba[1:0];
		end
		1'd1: begin
			vns_array_muxed0 <= soc_sdram_choose_req_cmd_payload_ba[1:0];
		end
		2'd2: begin
			vns_array_muxed0 <= soc_sdram_choose_req_cmd_payload_ba[1:0];
		end
		default: begin
			vns_array_muxed0 <= soc_sdram_cmd_payload_ba[1:0];
		end
	endcase
end
always @(*) begin
	vns_array_muxed1 <= 13'd0;
	case (soc_sdram_steerer_sel)
		1'd0: begin
			vns_array_muxed1 <= soc_sdram_nop_a;
		end
		1'd1: begin
			vns_array_muxed1 <= soc_sdram_choose_req_cmd_payload_a;
		end
		2'd2: begin
			vns_array_muxed1 <= soc_sdram_choose_req_cmd_payload_a;
		end
		default: begin
			vns_array_muxed1 <= soc_sdram_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	vns_array_muxed2 <= 1'd0;
	case (soc_sdram_steerer_sel)
		1'd0: begin
			vns_array_muxed2 <= 1'd0;
		end
		1'd1: begin
			vns_array_muxed2 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_cas);
		end
		2'd2: begin
			vns_array_muxed2 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_cas);
		end
		default: begin
			vns_array_muxed2 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_cas);
		end
	endcase
end
always @(*) begin
	vns_array_muxed3 <= 1'd0;
	case (soc_sdram_steerer_sel)
		1'd0: begin
			vns_array_muxed3 <= 1'd0;
		end
		1'd1: begin
			vns_array_muxed3 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_ras);
		end
		2'd2: begin
			vns_array_muxed3 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_ras);
		end
		default: begin
			vns_array_muxed3 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_ras);
		end
	endcase
end
always @(*) begin
	vns_array_muxed4 <= 1'd0;
	case (soc_sdram_steerer_sel)
		1'd0: begin
			vns_array_muxed4 <= 1'd0;
		end
		1'd1: begin
			vns_array_muxed4 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_we);
		end
		2'd2: begin
			vns_array_muxed4 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_we);
		end
		default: begin
			vns_array_muxed4 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_we);
		end
	endcase
end
always @(*) begin
	vns_array_muxed5 <= 1'd0;
	case (soc_sdram_steerer_sel)
		1'd0: begin
			vns_array_muxed5 <= 1'd0;
		end
		1'd1: begin
			vns_array_muxed5 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_is_read);
		end
		2'd2: begin
			vns_array_muxed5 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_is_read);
		end
		default: begin
			vns_array_muxed5 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_is_read);
		end
	endcase
end
always @(*) begin
	vns_array_muxed6 <= 1'd0;
	case (soc_sdram_steerer_sel)
		1'd0: begin
			vns_array_muxed6 <= 1'd0;
		end
		1'd1: begin
			vns_array_muxed6 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_is_write);
		end
		2'd2: begin
			vns_array_muxed6 <= ((soc_sdram_choose_req_cmd_valid & soc_sdram_choose_req_cmd_ready) & soc_sdram_choose_req_cmd_payload_is_write);
		end
		default: begin
			vns_array_muxed6 <= ((soc_sdram_cmd_valid & soc_sdram_cmd_ready) & soc_sdram_cmd_payload_is_write);
		end
	endcase
end
assign soc_uart_bridge_rx = vns_regs1;

always @(posedge por_clk) begin
	if ((soc_crg_reset_delay != 1'd0)) begin
		soc_crg_reset_delay <= (soc_crg_reset_delay - 1'd1);
	end
	if (por_rst) begin
		soc_crg_reset_delay <= 12'd4095;
	end
end

always @(posedge sys_clk) begin
	if ((soc_basesoc_ctrl_bus_errors != 32'd4294967295)) begin
		if (soc_basesoc_ctrl_bus_error) begin
			soc_basesoc_ctrl_bus_errors <= (soc_basesoc_ctrl_bus_errors + 1'd1);
		end
	end
	if (soc_basesoc_uart_tx_clear) begin
		soc_basesoc_uart_tx_pending <= 1'd0;
	end
	soc_basesoc_uart_tx_old_trigger <= soc_basesoc_uart_tx_trigger;
	if (((~soc_basesoc_uart_tx_trigger) & soc_basesoc_uart_tx_old_trigger)) begin
		soc_basesoc_uart_tx_pending <= 1'd1;
	end
	if (soc_basesoc_uart_rx_clear) begin
		soc_basesoc_uart_rx_pending <= 1'd0;
	end
	soc_basesoc_uart_rx_old_trigger <= soc_basesoc_uart_rx_trigger;
	if (((~soc_basesoc_uart_rx_trigger) & soc_basesoc_uart_rx_old_trigger)) begin
		soc_basesoc_uart_rx_pending <= 1'd1;
	end
	if (soc_basesoc_timer0_en_storage) begin
		if ((soc_basesoc_timer0_value == 1'd0)) begin
			soc_basesoc_timer0_value <= soc_basesoc_timer0_reload_storage;
		end else begin
			soc_basesoc_timer0_value <= (soc_basesoc_timer0_value - 1'd1);
		end
	end else begin
		soc_basesoc_timer0_value <= soc_basesoc_timer0_load_storage;
	end
	if (soc_basesoc_timer0_update_value_re) begin
		soc_basesoc_timer0_value_status <= soc_basesoc_timer0_value;
	end
	if (soc_basesoc_timer0_zero_clear) begin
		soc_basesoc_timer0_zero_pending <= 1'd0;
	end
	soc_basesoc_timer0_zero_old_trigger <= soc_basesoc_timer0_zero_trigger;
	if (((~soc_basesoc_timer0_zero_trigger) & soc_basesoc_timer0_zero_old_trigger)) begin
		soc_basesoc_timer0_zero_pending <= 1'd1;
	end
	vns_wb2csr_state <= vns_wb2csr_next_state;
	if ((soc_i == 1'd0)) begin
		soc_clk <= 1'd1;
		soc_miso <= spiflash_miso;
	end
	if ((soc_i == 1'd1)) begin
		soc_i <= 1'd0;
		soc_clk <= 1'd0;
		soc_sr <= {soc_sr[30:0], soc_miso};
	end else begin
		soc_i <= (soc_i + 1'd1);
	end
	if ((((soc_bus_cyc & soc_bus_stb) & (soc_i == 1'd1)) & (soc_counter == 1'd0))) begin
		soc_cs_n <= 1'd0;
		soc_sr[31:24] <= 4'd11;
	end
	if ((soc_counter == 5'd16)) begin
		soc_sr[31:8] <= {soc_bus_adr, {2{1'd0}}};
	end
	if ((soc_counter == 7'd64)) begin
	end
	if ((soc_counter == 8'd144)) begin
		soc_bus_ack <= 1'd1;
		soc_cs_n <= 1'd1;
	end
	if ((soc_counter == 8'd145)) begin
		soc_bus_ack <= 1'd0;
	end
	if ((soc_counter == 8'd147)) begin
	end
	if ((soc_counter == 8'd147)) begin
		soc_counter <= 1'd0;
	end else begin
		if ((soc_counter != 1'd0)) begin
			soc_counter <= (soc_counter + 1'd1);
		end else begin
			if (((soc_bus_cyc & soc_bus_stb) & (soc_i == 1'd1))) begin
				soc_counter <= 1'd1;
			end
		end
	end
	sdram_a <= soc_dfi_p0_address;
	sdram_ba <= soc_dfi_p0_bank;
	sdram_cas_n <= soc_dfi_p0_cas_n;
	sdram_ras_n <= soc_dfi_p0_ras_n;
	sdram_we_n <= soc_dfi_p0_we_n;
	sdram_cke <= soc_dfi_p0_cke;
	sdram_cs_n <= soc_dfi_p0_cs_n;
	soc_dq_o <= soc_dfi_p0_wrdata;
	if (soc_dfi_p0_wrdata_en) begin
		sdram_dm <= soc_dfi_p0_wrdata_mask;
	end else begin
		sdram_dm <= 1'd0;
	end
	soc_dfi_p0_rddata <= soc_dq_in;
	soc_wrdata_en <= soc_dfi_p0_wrdata_en;
	soc_rddata_en <= {soc_rddata_en[2:0], soc_dfi_p0_rddata_en};
	if (soc_sdram_inti_p0_rddata_valid) begin
		soc_sdram_status <= soc_sdram_inti_p0_rddata;
	end
	if ((soc_sdram_timer_wait & (~soc_sdram_timer_done0))) begin
		soc_sdram_timer_count1 <= (soc_sdram_timer_count1 - 1'd1);
	end else begin
		soc_sdram_timer_count1 <= 7'd93;
	end
	soc_sdram_postponer_req_o <= 1'd0;
	if (soc_sdram_postponer_req_i) begin
		soc_sdram_postponer_count <= (soc_sdram_postponer_count - 1'd1);
		if ((soc_sdram_postponer_count == 1'd0)) begin
			soc_sdram_postponer_count <= 1'd0;
			soc_sdram_postponer_req_o <= 1'd1;
		end
	end
	if (soc_sdram_sequencer_start0) begin
		soc_sdram_sequencer_count <= 1'd0;
	end else begin
		if (soc_sdram_sequencer_done1) begin
			if ((soc_sdram_sequencer_count != 1'd0)) begin
				soc_sdram_sequencer_count <= (soc_sdram_sequencer_count - 1'd1);
			end
		end
	end
	soc_sdram_cmd_payload_a <= 1'd0;
	soc_sdram_cmd_payload_ba <= 1'd0;
	soc_sdram_cmd_payload_cas <= 1'd0;
	soc_sdram_cmd_payload_ras <= 1'd0;
	soc_sdram_cmd_payload_we <= 1'd0;
	soc_sdram_sequencer_done1 <= 1'd0;
	if ((soc_sdram_sequencer_start1 & (soc_sdram_sequencer_counter == 1'd0))) begin
		soc_sdram_cmd_payload_a <= 11'd1024;
		soc_sdram_cmd_payload_ba <= 1'd0;
		soc_sdram_cmd_payload_cas <= 1'd0;
		soc_sdram_cmd_payload_ras <= 1'd1;
		soc_sdram_cmd_payload_we <= 1'd1;
	end
	if ((soc_sdram_sequencer_counter == 1'd1)) begin
		soc_sdram_cmd_payload_a <= 1'd0;
		soc_sdram_cmd_payload_ba <= 1'd0;
		soc_sdram_cmd_payload_cas <= 1'd1;
		soc_sdram_cmd_payload_ras <= 1'd1;
		soc_sdram_cmd_payload_we <= 1'd0;
	end
	if ((soc_sdram_sequencer_counter == 2'd2)) begin
		soc_sdram_cmd_payload_a <= 1'd0;
		soc_sdram_cmd_payload_ba <= 1'd0;
		soc_sdram_cmd_payload_cas <= 1'd0;
		soc_sdram_cmd_payload_ras <= 1'd0;
		soc_sdram_cmd_payload_we <= 1'd0;
		soc_sdram_sequencer_done1 <= 1'd1;
	end
	if ((soc_sdram_sequencer_counter == 2'd2)) begin
		soc_sdram_sequencer_counter <= 1'd0;
	end else begin
		if ((soc_sdram_sequencer_counter != 1'd0)) begin
			soc_sdram_sequencer_counter <= (soc_sdram_sequencer_counter + 1'd1);
		end else begin
			if (soc_sdram_sequencer_start1) begin
				soc_sdram_sequencer_counter <= 1'd1;
			end
		end
	end
	vns_refresher_state <= vns_refresher_next_state;
	if (soc_sdram_bankmachine0_row_close) begin
		soc_sdram_bankmachine0_row_opened <= 1'd0;
	end else begin
		if (soc_sdram_bankmachine0_row_open) begin
			soc_sdram_bankmachine0_row_opened <= 1'd1;
			soc_sdram_bankmachine0_row <= soc_sdram_bankmachine0_cmd_buffer_source_payload_addr[21:9];
		end
	end
	if (((soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~soc_sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin
		soc_sdram_bankmachine0_cmd_buffer_lookahead_produce <= (soc_sdram_bankmachine0_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (soc_sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin
		soc_sdram_bankmachine0_cmd_buffer_lookahead_consume <= (soc_sdram_bankmachine0_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & soc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~soc_sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin
		if ((~soc_sdram_bankmachine0_cmd_buffer_lookahead_do_read)) begin
			soc_sdram_bankmachine0_cmd_buffer_lookahead_level <= (soc_sdram_bankmachine0_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (soc_sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin
			soc_sdram_bankmachine0_cmd_buffer_lookahead_level <= (soc_sdram_bankmachine0_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (soc_sdram_bankmachine0_cmd_buffer_pipe_ce) begin
		soc_sdram_bankmachine0_cmd_buffer_valid_n <= soc_sdram_bankmachine0_cmd_buffer_sink_valid;
	end
	if (soc_sdram_bankmachine0_cmd_buffer_pipe_ce) begin
		soc_sdram_bankmachine0_cmd_buffer_first_n <= (soc_sdram_bankmachine0_cmd_buffer_sink_valid & soc_sdram_bankmachine0_cmd_buffer_sink_first);
		soc_sdram_bankmachine0_cmd_buffer_last_n <= (soc_sdram_bankmachine0_cmd_buffer_sink_valid & soc_sdram_bankmachine0_cmd_buffer_sink_last);
	end
	if (soc_sdram_bankmachine0_cmd_buffer_pipe_ce) begin
		soc_sdram_bankmachine0_cmd_buffer_source_payload_we <= soc_sdram_bankmachine0_cmd_buffer_sink_payload_we;
		soc_sdram_bankmachine0_cmd_buffer_source_payload_addr <= soc_sdram_bankmachine0_cmd_buffer_sink_payload_addr;
	end
	if (soc_sdram_bankmachine0_twtpcon_valid) begin
		soc_sdram_bankmachine0_twtpcon_count <= 2'd3;
		if (1'd0) begin
			soc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
		end else begin
			soc_sdram_bankmachine0_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~soc_sdram_bankmachine0_twtpcon_ready)) begin
			soc_sdram_bankmachine0_twtpcon_count <= (soc_sdram_bankmachine0_twtpcon_count - 1'd1);
			if ((soc_sdram_bankmachine0_twtpcon_count == 1'd1)) begin
				soc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
			end
		end
	end
	vns_bankmachine0_state <= vns_bankmachine0_next_state;
	if (soc_sdram_bankmachine1_row_close) begin
		soc_sdram_bankmachine1_row_opened <= 1'd0;
	end else begin
		if (soc_sdram_bankmachine1_row_open) begin
			soc_sdram_bankmachine1_row_opened <= 1'd1;
			soc_sdram_bankmachine1_row <= soc_sdram_bankmachine1_cmd_buffer_source_payload_addr[21:9];
		end
	end
	if (((soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~soc_sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin
		soc_sdram_bankmachine1_cmd_buffer_lookahead_produce <= (soc_sdram_bankmachine1_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (soc_sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin
		soc_sdram_bankmachine1_cmd_buffer_lookahead_consume <= (soc_sdram_bankmachine1_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & soc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~soc_sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin
		if ((~soc_sdram_bankmachine1_cmd_buffer_lookahead_do_read)) begin
			soc_sdram_bankmachine1_cmd_buffer_lookahead_level <= (soc_sdram_bankmachine1_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (soc_sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin
			soc_sdram_bankmachine1_cmd_buffer_lookahead_level <= (soc_sdram_bankmachine1_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (soc_sdram_bankmachine1_cmd_buffer_pipe_ce) begin
		soc_sdram_bankmachine1_cmd_buffer_valid_n <= soc_sdram_bankmachine1_cmd_buffer_sink_valid;
	end
	if (soc_sdram_bankmachine1_cmd_buffer_pipe_ce) begin
		soc_sdram_bankmachine1_cmd_buffer_first_n <= (soc_sdram_bankmachine1_cmd_buffer_sink_valid & soc_sdram_bankmachine1_cmd_buffer_sink_first);
		soc_sdram_bankmachine1_cmd_buffer_last_n <= (soc_sdram_bankmachine1_cmd_buffer_sink_valid & soc_sdram_bankmachine1_cmd_buffer_sink_last);
	end
	if (soc_sdram_bankmachine1_cmd_buffer_pipe_ce) begin
		soc_sdram_bankmachine1_cmd_buffer_source_payload_we <= soc_sdram_bankmachine1_cmd_buffer_sink_payload_we;
		soc_sdram_bankmachine1_cmd_buffer_source_payload_addr <= soc_sdram_bankmachine1_cmd_buffer_sink_payload_addr;
	end
	if (soc_sdram_bankmachine1_twtpcon_valid) begin
		soc_sdram_bankmachine1_twtpcon_count <= 2'd3;
		if (1'd0) begin
			soc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
		end else begin
			soc_sdram_bankmachine1_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~soc_sdram_bankmachine1_twtpcon_ready)) begin
			soc_sdram_bankmachine1_twtpcon_count <= (soc_sdram_bankmachine1_twtpcon_count - 1'd1);
			if ((soc_sdram_bankmachine1_twtpcon_count == 1'd1)) begin
				soc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
			end
		end
	end
	vns_bankmachine1_state <= vns_bankmachine1_next_state;
	if (soc_sdram_bankmachine2_row_close) begin
		soc_sdram_bankmachine2_row_opened <= 1'd0;
	end else begin
		if (soc_sdram_bankmachine2_row_open) begin
			soc_sdram_bankmachine2_row_opened <= 1'd1;
			soc_sdram_bankmachine2_row <= soc_sdram_bankmachine2_cmd_buffer_source_payload_addr[21:9];
		end
	end
	if (((soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~soc_sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin
		soc_sdram_bankmachine2_cmd_buffer_lookahead_produce <= (soc_sdram_bankmachine2_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (soc_sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin
		soc_sdram_bankmachine2_cmd_buffer_lookahead_consume <= (soc_sdram_bankmachine2_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & soc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~soc_sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin
		if ((~soc_sdram_bankmachine2_cmd_buffer_lookahead_do_read)) begin
			soc_sdram_bankmachine2_cmd_buffer_lookahead_level <= (soc_sdram_bankmachine2_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (soc_sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin
			soc_sdram_bankmachine2_cmd_buffer_lookahead_level <= (soc_sdram_bankmachine2_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (soc_sdram_bankmachine2_cmd_buffer_pipe_ce) begin
		soc_sdram_bankmachine2_cmd_buffer_valid_n <= soc_sdram_bankmachine2_cmd_buffer_sink_valid;
	end
	if (soc_sdram_bankmachine2_cmd_buffer_pipe_ce) begin
		soc_sdram_bankmachine2_cmd_buffer_first_n <= (soc_sdram_bankmachine2_cmd_buffer_sink_valid & soc_sdram_bankmachine2_cmd_buffer_sink_first);
		soc_sdram_bankmachine2_cmd_buffer_last_n <= (soc_sdram_bankmachine2_cmd_buffer_sink_valid & soc_sdram_bankmachine2_cmd_buffer_sink_last);
	end
	if (soc_sdram_bankmachine2_cmd_buffer_pipe_ce) begin
		soc_sdram_bankmachine2_cmd_buffer_source_payload_we <= soc_sdram_bankmachine2_cmd_buffer_sink_payload_we;
		soc_sdram_bankmachine2_cmd_buffer_source_payload_addr <= soc_sdram_bankmachine2_cmd_buffer_sink_payload_addr;
	end
	if (soc_sdram_bankmachine2_twtpcon_valid) begin
		soc_sdram_bankmachine2_twtpcon_count <= 2'd3;
		if (1'd0) begin
			soc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
		end else begin
			soc_sdram_bankmachine2_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~soc_sdram_bankmachine2_twtpcon_ready)) begin
			soc_sdram_bankmachine2_twtpcon_count <= (soc_sdram_bankmachine2_twtpcon_count - 1'd1);
			if ((soc_sdram_bankmachine2_twtpcon_count == 1'd1)) begin
				soc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
			end
		end
	end
	vns_bankmachine2_state <= vns_bankmachine2_next_state;
	if (soc_sdram_bankmachine3_row_close) begin
		soc_sdram_bankmachine3_row_opened <= 1'd0;
	end else begin
		if (soc_sdram_bankmachine3_row_open) begin
			soc_sdram_bankmachine3_row_opened <= 1'd1;
			soc_sdram_bankmachine3_row <= soc_sdram_bankmachine3_cmd_buffer_source_payload_addr[21:9];
		end
	end
	if (((soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~soc_sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin
		soc_sdram_bankmachine3_cmd_buffer_lookahead_produce <= (soc_sdram_bankmachine3_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (soc_sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin
		soc_sdram_bankmachine3_cmd_buffer_lookahead_consume <= (soc_sdram_bankmachine3_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & soc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~soc_sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin
		if ((~soc_sdram_bankmachine3_cmd_buffer_lookahead_do_read)) begin
			soc_sdram_bankmachine3_cmd_buffer_lookahead_level <= (soc_sdram_bankmachine3_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (soc_sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin
			soc_sdram_bankmachine3_cmd_buffer_lookahead_level <= (soc_sdram_bankmachine3_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (soc_sdram_bankmachine3_cmd_buffer_pipe_ce) begin
		soc_sdram_bankmachine3_cmd_buffer_valid_n <= soc_sdram_bankmachine3_cmd_buffer_sink_valid;
	end
	if (soc_sdram_bankmachine3_cmd_buffer_pipe_ce) begin
		soc_sdram_bankmachine3_cmd_buffer_first_n <= (soc_sdram_bankmachine3_cmd_buffer_sink_valid & soc_sdram_bankmachine3_cmd_buffer_sink_first);
		soc_sdram_bankmachine3_cmd_buffer_last_n <= (soc_sdram_bankmachine3_cmd_buffer_sink_valid & soc_sdram_bankmachine3_cmd_buffer_sink_last);
	end
	if (soc_sdram_bankmachine3_cmd_buffer_pipe_ce) begin
		soc_sdram_bankmachine3_cmd_buffer_source_payload_we <= soc_sdram_bankmachine3_cmd_buffer_sink_payload_we;
		soc_sdram_bankmachine3_cmd_buffer_source_payload_addr <= soc_sdram_bankmachine3_cmd_buffer_sink_payload_addr;
	end
	if (soc_sdram_bankmachine3_twtpcon_valid) begin
		soc_sdram_bankmachine3_twtpcon_count <= 2'd3;
		if (1'd0) begin
			soc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
		end else begin
			soc_sdram_bankmachine3_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~soc_sdram_bankmachine3_twtpcon_ready)) begin
			soc_sdram_bankmachine3_twtpcon_count <= (soc_sdram_bankmachine3_twtpcon_count - 1'd1);
			if ((soc_sdram_bankmachine3_twtpcon_count == 1'd1)) begin
				soc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
			end
		end
	end
	vns_bankmachine3_state <= vns_bankmachine3_next_state;
	if ((~soc_sdram_en0)) begin
		soc_sdram_time0 <= 5'd31;
	end else begin
		if ((~soc_sdram_max_time0)) begin
			soc_sdram_time0 <= (soc_sdram_time0 - 1'd1);
		end
	end
	if ((~soc_sdram_en1)) begin
		soc_sdram_time1 <= 4'd15;
	end else begin
		if ((~soc_sdram_max_time1)) begin
			soc_sdram_time1 <= (soc_sdram_time1 - 1'd1);
		end
	end
	if (soc_sdram_choose_cmd_ce) begin
		case (soc_sdram_choose_cmd_grant)
			1'd0: begin
				if (soc_sdram_choose_cmd_request[1]) begin
					soc_sdram_choose_cmd_grant <= 1'd1;
				end else begin
					if (soc_sdram_choose_cmd_request[2]) begin
						soc_sdram_choose_cmd_grant <= 2'd2;
					end else begin
						if (soc_sdram_choose_cmd_request[3]) begin
							soc_sdram_choose_cmd_grant <= 2'd3;
						end
					end
				end
			end
			1'd1: begin
				if (soc_sdram_choose_cmd_request[2]) begin
					soc_sdram_choose_cmd_grant <= 2'd2;
				end else begin
					if (soc_sdram_choose_cmd_request[3]) begin
						soc_sdram_choose_cmd_grant <= 2'd3;
					end else begin
						if (soc_sdram_choose_cmd_request[0]) begin
							soc_sdram_choose_cmd_grant <= 1'd0;
						end
					end
				end
			end
			2'd2: begin
				if (soc_sdram_choose_cmd_request[3]) begin
					soc_sdram_choose_cmd_grant <= 2'd3;
				end else begin
					if (soc_sdram_choose_cmd_request[0]) begin
						soc_sdram_choose_cmd_grant <= 1'd0;
					end else begin
						if (soc_sdram_choose_cmd_request[1]) begin
							soc_sdram_choose_cmd_grant <= 1'd1;
						end
					end
				end
			end
			2'd3: begin
				if (soc_sdram_choose_cmd_request[0]) begin
					soc_sdram_choose_cmd_grant <= 1'd0;
				end else begin
					if (soc_sdram_choose_cmd_request[1]) begin
						soc_sdram_choose_cmd_grant <= 1'd1;
					end else begin
						if (soc_sdram_choose_cmd_request[2]) begin
							soc_sdram_choose_cmd_grant <= 2'd2;
						end
					end
				end
			end
		endcase
	end
	if (soc_sdram_choose_req_ce) begin
		case (soc_sdram_choose_req_grant)
			1'd0: begin
				if (soc_sdram_choose_req_request[1]) begin
					soc_sdram_choose_req_grant <= 1'd1;
				end else begin
					if (soc_sdram_choose_req_request[2]) begin
						soc_sdram_choose_req_grant <= 2'd2;
					end else begin
						if (soc_sdram_choose_req_request[3]) begin
							soc_sdram_choose_req_grant <= 2'd3;
						end
					end
				end
			end
			1'd1: begin
				if (soc_sdram_choose_req_request[2]) begin
					soc_sdram_choose_req_grant <= 2'd2;
				end else begin
					if (soc_sdram_choose_req_request[3]) begin
						soc_sdram_choose_req_grant <= 2'd3;
					end else begin
						if (soc_sdram_choose_req_request[0]) begin
							soc_sdram_choose_req_grant <= 1'd0;
						end
					end
				end
			end
			2'd2: begin
				if (soc_sdram_choose_req_request[3]) begin
					soc_sdram_choose_req_grant <= 2'd3;
				end else begin
					if (soc_sdram_choose_req_request[0]) begin
						soc_sdram_choose_req_grant <= 1'd0;
					end else begin
						if (soc_sdram_choose_req_request[1]) begin
							soc_sdram_choose_req_grant <= 1'd1;
						end
					end
				end
			end
			2'd3: begin
				if (soc_sdram_choose_req_request[0]) begin
					soc_sdram_choose_req_grant <= 1'd0;
				end else begin
					if (soc_sdram_choose_req_request[1]) begin
						soc_sdram_choose_req_grant <= 1'd1;
					end else begin
						if (soc_sdram_choose_req_request[2]) begin
							soc_sdram_choose_req_grant <= 2'd2;
						end
					end
				end
			end
		endcase
	end
	soc_sdram_dfi_p0_cs_n <= 1'd0;
	soc_sdram_dfi_p0_bank <= vns_array_muxed0;
	soc_sdram_dfi_p0_address <= vns_array_muxed1;
	soc_sdram_dfi_p0_cas_n <= (~vns_array_muxed2);
	soc_sdram_dfi_p0_ras_n <= (~vns_array_muxed3);
	soc_sdram_dfi_p0_we_n <= (~vns_array_muxed4);
	soc_sdram_dfi_p0_rddata_en <= vns_array_muxed5;
	soc_sdram_dfi_p0_wrdata_en <= vns_array_muxed6;
	if (soc_sdram_tccdcon_valid) begin
		soc_sdram_tccdcon_count <= 1'd0;
		if (1'd1) begin
			soc_sdram_tccdcon_ready <= 1'd1;
		end else begin
			soc_sdram_tccdcon_ready <= 1'd0;
		end
	end else begin
		if ((~soc_sdram_tccdcon_ready)) begin
			soc_sdram_tccdcon_count <= (soc_sdram_tccdcon_count - 1'd1);
			if ((soc_sdram_tccdcon_count == 1'd1)) begin
				soc_sdram_tccdcon_ready <= 1'd1;
			end
		end
	end
	if (soc_sdram_twtrcon_valid) begin
		soc_sdram_twtrcon_count <= 3'd4;
		if (1'd0) begin
			soc_sdram_twtrcon_ready <= 1'd1;
		end else begin
			soc_sdram_twtrcon_ready <= 1'd0;
		end
	end else begin
		if ((~soc_sdram_twtrcon_ready)) begin
			soc_sdram_twtrcon_count <= (soc_sdram_twtrcon_count - 1'd1);
			if ((soc_sdram_twtrcon_count == 1'd1)) begin
				soc_sdram_twtrcon_ready <= 1'd1;
			end
		end
	end
	vns_multiplexer_state <= vns_multiplexer_next_state;
	if (((vns_roundrobin0_grant == 1'd0) & soc_sdram_interface_bank0_rdata_valid)) begin
		vns_rbank <= 1'd0;
	end
	if (((vns_roundrobin0_grant == 1'd0) & soc_sdram_interface_bank0_wdata_ready)) begin
		vns_wbank <= 1'd0;
	end
	if (((vns_roundrobin1_grant == 1'd0) & soc_sdram_interface_bank1_rdata_valid)) begin
		vns_rbank <= 1'd1;
	end
	if (((vns_roundrobin1_grant == 1'd0) & soc_sdram_interface_bank1_wdata_ready)) begin
		vns_wbank <= 1'd1;
	end
	if (((vns_roundrobin2_grant == 1'd0) & soc_sdram_interface_bank2_rdata_valid)) begin
		vns_rbank <= 2'd2;
	end
	if (((vns_roundrobin2_grant == 1'd0) & soc_sdram_interface_bank2_wdata_ready)) begin
		vns_wbank <= 2'd2;
	end
	if (((vns_roundrobin3_grant == 1'd0) & soc_sdram_interface_bank3_rdata_valid)) begin
		vns_rbank <= 2'd3;
	end
	if (((vns_roundrobin3_grant == 1'd0) & soc_sdram_interface_bank3_wdata_ready)) begin
		vns_wbank <= 2'd3;
	end
	vns_new_master_wdata_ready <= ((((1'd0 | ((vns_roundrobin0_grant == 1'd0) & soc_sdram_interface_bank0_wdata_ready)) | ((vns_roundrobin1_grant == 1'd0) & soc_sdram_interface_bank1_wdata_ready)) | ((vns_roundrobin2_grant == 1'd0) & soc_sdram_interface_bank2_wdata_ready)) | ((vns_roundrobin3_grant == 1'd0) & soc_sdram_interface_bank3_wdata_ready));
	vns_new_master_rdata_valid0 <= ((((1'd0 | ((vns_roundrobin0_grant == 1'd0) & soc_sdram_interface_bank0_rdata_valid)) | ((vns_roundrobin1_grant == 1'd0) & soc_sdram_interface_bank1_rdata_valid)) | ((vns_roundrobin2_grant == 1'd0) & soc_sdram_interface_bank2_rdata_valid)) | ((vns_roundrobin3_grant == 1'd0) & soc_sdram_interface_bank3_rdata_valid));
	vns_new_master_rdata_valid1 <= vns_new_master_rdata_valid0;
	vns_new_master_rdata_valid2 <= vns_new_master_rdata_valid1;
	vns_new_master_rdata_valid3 <= vns_new_master_rdata_valid2;
	vns_new_master_rdata_valid4 <= vns_new_master_rdata_valid3;
	if (soc_cache_word_clr) begin
		soc_cache <= 1'd0;
	end else begin
		if (soc_cache_word_inc) begin
			soc_cache <= (soc_cache + 1'd1);
		end
	end
	vns_cache_state <= vns_cache_next_state;
	vns_litedramwishbone2native_state <= vns_litedramwishbone2native_next_state;
	if (soc_uart_bridge_byte_counter_reset) begin
		soc_uart_bridge_byte_counter <= 1'd0;
	end else begin
		if (soc_uart_bridge_byte_counter_ce) begin
			soc_uart_bridge_byte_counter <= (soc_uart_bridge_byte_counter + 1'd1);
		end
	end
	if (soc_uart_bridge_word_counter_reset) begin
		soc_uart_bridge_word_counter <= 1'd0;
	end else begin
		if (soc_uart_bridge_word_counter_ce) begin
			soc_uart_bridge_word_counter <= (soc_uart_bridge_word_counter + 1'd1);
		end
	end
	if (soc_uart_bridge_cmd_ce) begin
		soc_uart_bridge_cmd <= soc_uart_bridge_source_payload_data;
	end
	if (soc_uart_bridge_length_ce) begin
		soc_uart_bridge_length <= soc_uart_bridge_source_payload_data;
	end
	if (soc_uart_bridge_address_ce) begin
		soc_uart_bridge_address <= {soc_uart_bridge_address[23:0], soc_uart_bridge_source_payload_data};
	end
	if (soc_uart_bridge_rx_data_ce) begin
		soc_uart_bridge_data <= {soc_uart_bridge_data[23:0], soc_uart_bridge_source_payload_data};
	end else begin
		if (soc_uart_bridge_tx_data_ce) begin
			soc_uart_bridge_data <= soc_uart_bridge_wishbone_dat_r;
		end
	end
	soc_uart_bridge_sink_ready <= 1'd0;
	if (((soc_uart_bridge_sink_valid & (~soc_uart_bridge_tx_busy)) & (~soc_uart_bridge_sink_ready))) begin
		soc_uart_bridge_tx_reg <= soc_uart_bridge_sink_payload_data;
		soc_uart_bridge_tx_bitcount <= 1'd0;
		soc_uart_bridge_tx_busy <= 1'd1;
		serial_tx <= 1'd0;
	end else begin
		if ((soc_uart_bridge_uart_clk_txen & soc_uart_bridge_tx_busy)) begin
			soc_uart_bridge_tx_bitcount <= (soc_uart_bridge_tx_bitcount + 1'd1);
			if ((soc_uart_bridge_tx_bitcount == 4'd8)) begin
				serial_tx <= 1'd1;
			end else begin
				if ((soc_uart_bridge_tx_bitcount == 4'd9)) begin
					serial_tx <= 1'd1;
					soc_uart_bridge_tx_busy <= 1'd0;
					soc_uart_bridge_sink_ready <= 1'd1;
				end else begin
					serial_tx <= soc_uart_bridge_tx_reg[0];
					soc_uart_bridge_tx_reg <= {1'd0, soc_uart_bridge_tx_reg[7:1]};
				end
			end
		end
	end
	if (soc_uart_bridge_tx_busy) begin
		{soc_uart_bridge_uart_clk_txen, soc_uart_bridge_phase_accumulator_tx} <= (soc_uart_bridge_phase_accumulator_tx + soc_uart_bridge_storage);
	end else begin
		{soc_uart_bridge_uart_clk_txen, soc_uart_bridge_phase_accumulator_tx} <= 1'd0;
	end
	soc_uart_bridge_source_valid <= 1'd0;
	soc_uart_bridge_rx_r <= soc_uart_bridge_rx;
	if ((~soc_uart_bridge_rx_busy)) begin
		if (((~soc_uart_bridge_rx) & soc_uart_bridge_rx_r)) begin
			soc_uart_bridge_rx_busy <= 1'd1;
			soc_uart_bridge_rx_bitcount <= 1'd0;
		end
	end else begin
		if (soc_uart_bridge_uart_clk_rxen) begin
			soc_uart_bridge_rx_bitcount <= (soc_uart_bridge_rx_bitcount + 1'd1);
			if ((soc_uart_bridge_rx_bitcount == 1'd0)) begin
				if (soc_uart_bridge_rx) begin
					soc_uart_bridge_rx_busy <= 1'd0;
				end
			end else begin
				if ((soc_uart_bridge_rx_bitcount == 4'd9)) begin
					soc_uart_bridge_rx_busy <= 1'd0;
					if (soc_uart_bridge_rx) begin
						soc_uart_bridge_source_payload_data <= soc_uart_bridge_rx_reg;
						soc_uart_bridge_source_valid <= 1'd1;
					end
				end else begin
					soc_uart_bridge_rx_reg <= {soc_uart_bridge_rx, soc_uart_bridge_rx_reg[7:1]};
				end
			end
		end
	end
	if (soc_uart_bridge_rx_busy) begin
		{soc_uart_bridge_uart_clk_rxen, soc_uart_bridge_phase_accumulator_rx} <= (soc_uart_bridge_phase_accumulator_rx + soc_uart_bridge_storage);
	end else begin
		{soc_uart_bridge_uart_clk_rxen, soc_uart_bridge_phase_accumulator_rx} <= 32'd2147483648;
	end
	vns_uartwishbonebridge_state <= vns_uartwishbonebridge_next_state;
	if (soc_uart_bridge_reset) begin
		vns_uartwishbonebridge_state <= 3'd0;
	end
	if (soc_uart_bridge_wait) begin
		if ((~soc_uart_bridge_done)) begin
			soc_uart_bridge_count <= (soc_uart_bridge_count - 1'd1);
		end
	end else begin
		soc_uart_bridge_count <= 21'd1200000;
	end
	vns_basesoc_slave_sel_r <= vns_basesoc_slave_sel;
	if (vns_basesoc_wait) begin
		if ((~vns_basesoc_done)) begin
			vns_basesoc_count <= (vns_basesoc_count - 1'd1);
		end
	end else begin
		vns_basesoc_count <= 20'd1000000;
	end
	vns_basesoc_interface0_bank_bus_dat_r <= 1'd0;
	if (vns_basesoc_csrbank0_sel) begin
		case (vns_basesoc_interface0_bank_bus_adr[3:0])
			1'd0: begin
				vns_basesoc_interface0_bank_bus_dat_r <= soc_basesoc_ctrl_reset_reset_w;
			end
			1'd1: begin
				vns_basesoc_interface0_bank_bus_dat_r <= vns_basesoc_csrbank0_scratch3_w;
			end
			2'd2: begin
				vns_basesoc_interface0_bank_bus_dat_r <= vns_basesoc_csrbank0_scratch2_w;
			end
			2'd3: begin
				vns_basesoc_interface0_bank_bus_dat_r <= vns_basesoc_csrbank0_scratch1_w;
			end
			3'd4: begin
				vns_basesoc_interface0_bank_bus_dat_r <= vns_basesoc_csrbank0_scratch0_w;
			end
			3'd5: begin
				vns_basesoc_interface0_bank_bus_dat_r <= vns_basesoc_csrbank0_bus_errors3_w;
			end
			3'd6: begin
				vns_basesoc_interface0_bank_bus_dat_r <= vns_basesoc_csrbank0_bus_errors2_w;
			end
			3'd7: begin
				vns_basesoc_interface0_bank_bus_dat_r <= vns_basesoc_csrbank0_bus_errors1_w;
			end
			4'd8: begin
				vns_basesoc_interface0_bank_bus_dat_r <= vns_basesoc_csrbank0_bus_errors0_w;
			end
		endcase
	end
	if (vns_basesoc_csrbank0_scratch3_re) begin
		soc_basesoc_ctrl_storage[31:24] <= vns_basesoc_csrbank0_scratch3_r;
	end
	if (vns_basesoc_csrbank0_scratch2_re) begin
		soc_basesoc_ctrl_storage[23:16] <= vns_basesoc_csrbank0_scratch2_r;
	end
	if (vns_basesoc_csrbank0_scratch1_re) begin
		soc_basesoc_ctrl_storage[15:8] <= vns_basesoc_csrbank0_scratch1_r;
	end
	if (vns_basesoc_csrbank0_scratch0_re) begin
		soc_basesoc_ctrl_storage[7:0] <= vns_basesoc_csrbank0_scratch0_r;
	end
	soc_basesoc_ctrl_re <= vns_basesoc_csrbank0_scratch0_re;
	vns_basesoc_interface1_bank_bus_dat_r <= 1'd0;
	if (vns_basesoc_csrbank1_sel) begin
		case (vns_basesoc_interface1_bank_bus_adr[3:0])
			1'd0: begin
				vns_basesoc_interface1_bank_bus_dat_r <= vns_basesoc_csrbank1_dfii_control0_w;
			end
			1'd1: begin
				vns_basesoc_interface1_bank_bus_dat_r <= vns_basesoc_csrbank1_dfii_pi0_command0_w;
			end
			2'd2: begin
				vns_basesoc_interface1_bank_bus_dat_r <= soc_sdram_command_issue_w;
			end
			2'd3: begin
				vns_basesoc_interface1_bank_bus_dat_r <= vns_basesoc_csrbank1_dfii_pi0_address1_w;
			end
			3'd4: begin
				vns_basesoc_interface1_bank_bus_dat_r <= vns_basesoc_csrbank1_dfii_pi0_address0_w;
			end
			3'd5: begin
				vns_basesoc_interface1_bank_bus_dat_r <= vns_basesoc_csrbank1_dfii_pi0_baddress0_w;
			end
			3'd6: begin
				vns_basesoc_interface1_bank_bus_dat_r <= vns_basesoc_csrbank1_dfii_pi0_wrdata1_w;
			end
			3'd7: begin
				vns_basesoc_interface1_bank_bus_dat_r <= vns_basesoc_csrbank1_dfii_pi0_wrdata0_w;
			end
			4'd8: begin
				vns_basesoc_interface1_bank_bus_dat_r <= vns_basesoc_csrbank1_dfii_pi0_rddata1_w;
			end
			4'd9: begin
				vns_basesoc_interface1_bank_bus_dat_r <= vns_basesoc_csrbank1_dfii_pi0_rddata0_w;
			end
		endcase
	end
	if (vns_basesoc_csrbank1_dfii_control0_re) begin
		soc_sdram_storage[3:0] <= vns_basesoc_csrbank1_dfii_control0_r;
	end
	soc_sdram_re <= vns_basesoc_csrbank1_dfii_control0_re;
	if (vns_basesoc_csrbank1_dfii_pi0_command0_re) begin
		soc_sdram_command_storage[5:0] <= vns_basesoc_csrbank1_dfii_pi0_command0_r;
	end
	soc_sdram_command_re <= vns_basesoc_csrbank1_dfii_pi0_command0_re;
	if (vns_basesoc_csrbank1_dfii_pi0_address1_re) begin
		soc_sdram_address_storage[12:8] <= vns_basesoc_csrbank1_dfii_pi0_address1_r;
	end
	if (vns_basesoc_csrbank1_dfii_pi0_address0_re) begin
		soc_sdram_address_storage[7:0] <= vns_basesoc_csrbank1_dfii_pi0_address0_r;
	end
	soc_sdram_address_re <= vns_basesoc_csrbank1_dfii_pi0_address0_re;
	if (vns_basesoc_csrbank1_dfii_pi0_baddress0_re) begin
		soc_sdram_baddress_storage[1:0] <= vns_basesoc_csrbank1_dfii_pi0_baddress0_r;
	end
	soc_sdram_baddress_re <= vns_basesoc_csrbank1_dfii_pi0_baddress0_re;
	if (vns_basesoc_csrbank1_dfii_pi0_wrdata1_re) begin
		soc_sdram_wrdata_storage[15:8] <= vns_basesoc_csrbank1_dfii_pi0_wrdata1_r;
	end
	if (vns_basesoc_csrbank1_dfii_pi0_wrdata0_re) begin
		soc_sdram_wrdata_storage[7:0] <= vns_basesoc_csrbank1_dfii_pi0_wrdata0_r;
	end
	soc_sdram_wrdata_re <= vns_basesoc_csrbank1_dfii_pi0_wrdata0_re;
	vns_basesoc_interface2_bank_bus_dat_r <= 1'd0;
	if (vns_basesoc_csrbank2_sel) begin
		case (vns_basesoc_interface2_bank_bus_adr[1:0])
			1'd0: begin
				vns_basesoc_interface2_bank_bus_dat_r <= vns_basesoc_csrbank2_bitbang0_w;
			end
			1'd1: begin
				vns_basesoc_interface2_bank_bus_dat_r <= vns_basesoc_csrbank2_miso_w;
			end
			2'd2: begin
				vns_basesoc_interface2_bank_bus_dat_r <= vns_basesoc_csrbank2_bitbang_en0_w;
			end
		endcase
	end
	if (vns_basesoc_csrbank2_bitbang0_re) begin
		soc_bitbang_storage[3:0] <= vns_basesoc_csrbank2_bitbang0_r;
	end
	soc_bitbang_re <= vns_basesoc_csrbank2_bitbang0_re;
	if (vns_basesoc_csrbank2_bitbang_en0_re) begin
		soc_bitbang_en_storage <= vns_basesoc_csrbank2_bitbang_en0_r;
	end
	soc_bitbang_en_re <= vns_basesoc_csrbank2_bitbang_en0_re;
	vns_basesoc_interface3_bank_bus_dat_r <= 1'd0;
	if (vns_basesoc_csrbank3_sel) begin
		case (vns_basesoc_interface3_bank_bus_adr[4:0])
			1'd0: begin
				vns_basesoc_interface3_bank_bus_dat_r <= vns_basesoc_csrbank3_load3_w;
			end
			1'd1: begin
				vns_basesoc_interface3_bank_bus_dat_r <= vns_basesoc_csrbank3_load2_w;
			end
			2'd2: begin
				vns_basesoc_interface3_bank_bus_dat_r <= vns_basesoc_csrbank3_load1_w;
			end
			2'd3: begin
				vns_basesoc_interface3_bank_bus_dat_r <= vns_basesoc_csrbank3_load0_w;
			end
			3'd4: begin
				vns_basesoc_interface3_bank_bus_dat_r <= vns_basesoc_csrbank3_reload3_w;
			end
			3'd5: begin
				vns_basesoc_interface3_bank_bus_dat_r <= vns_basesoc_csrbank3_reload2_w;
			end
			3'd6: begin
				vns_basesoc_interface3_bank_bus_dat_r <= vns_basesoc_csrbank3_reload1_w;
			end
			3'd7: begin
				vns_basesoc_interface3_bank_bus_dat_r <= vns_basesoc_csrbank3_reload0_w;
			end
			4'd8: begin
				vns_basesoc_interface3_bank_bus_dat_r <= vns_basesoc_csrbank3_en0_w;
			end
			4'd9: begin
				vns_basesoc_interface3_bank_bus_dat_r <= vns_basesoc_csrbank3_update_value0_w;
			end
			4'd10: begin
				vns_basesoc_interface3_bank_bus_dat_r <= vns_basesoc_csrbank3_value3_w;
			end
			4'd11: begin
				vns_basesoc_interface3_bank_bus_dat_r <= vns_basesoc_csrbank3_value2_w;
			end
			4'd12: begin
				vns_basesoc_interface3_bank_bus_dat_r <= vns_basesoc_csrbank3_value1_w;
			end
			4'd13: begin
				vns_basesoc_interface3_bank_bus_dat_r <= vns_basesoc_csrbank3_value0_w;
			end
			4'd14: begin
				vns_basesoc_interface3_bank_bus_dat_r <= soc_basesoc_timer0_eventmanager_status_w;
			end
			4'd15: begin
				vns_basesoc_interface3_bank_bus_dat_r <= soc_basesoc_timer0_eventmanager_pending_w;
			end
			5'd16: begin
				vns_basesoc_interface3_bank_bus_dat_r <= vns_basesoc_csrbank3_ev_enable0_w;
			end
		endcase
	end
	if (vns_basesoc_csrbank3_load3_re) begin
		soc_basesoc_timer0_load_storage[31:24] <= vns_basesoc_csrbank3_load3_r;
	end
	if (vns_basesoc_csrbank3_load2_re) begin
		soc_basesoc_timer0_load_storage[23:16] <= vns_basesoc_csrbank3_load2_r;
	end
	if (vns_basesoc_csrbank3_load1_re) begin
		soc_basesoc_timer0_load_storage[15:8] <= vns_basesoc_csrbank3_load1_r;
	end
	if (vns_basesoc_csrbank3_load0_re) begin
		soc_basesoc_timer0_load_storage[7:0] <= vns_basesoc_csrbank3_load0_r;
	end
	soc_basesoc_timer0_load_re <= vns_basesoc_csrbank3_load0_re;
	if (vns_basesoc_csrbank3_reload3_re) begin
		soc_basesoc_timer0_reload_storage[31:24] <= vns_basesoc_csrbank3_reload3_r;
	end
	if (vns_basesoc_csrbank3_reload2_re) begin
		soc_basesoc_timer0_reload_storage[23:16] <= vns_basesoc_csrbank3_reload2_r;
	end
	if (vns_basesoc_csrbank3_reload1_re) begin
		soc_basesoc_timer0_reload_storage[15:8] <= vns_basesoc_csrbank3_reload1_r;
	end
	if (vns_basesoc_csrbank3_reload0_re) begin
		soc_basesoc_timer0_reload_storage[7:0] <= vns_basesoc_csrbank3_reload0_r;
	end
	soc_basesoc_timer0_reload_re <= vns_basesoc_csrbank3_reload0_re;
	if (vns_basesoc_csrbank3_en0_re) begin
		soc_basesoc_timer0_en_storage <= vns_basesoc_csrbank3_en0_r;
	end
	soc_basesoc_timer0_en_re <= vns_basesoc_csrbank3_en0_re;
	if (vns_basesoc_csrbank3_update_value0_re) begin
		soc_basesoc_timer0_update_value_storage <= vns_basesoc_csrbank3_update_value0_r;
	end
	soc_basesoc_timer0_update_value_re <= vns_basesoc_csrbank3_update_value0_re;
	if (vns_basesoc_csrbank3_ev_enable0_re) begin
		soc_basesoc_timer0_eventmanager_storage <= vns_basesoc_csrbank3_ev_enable0_r;
	end
	soc_basesoc_timer0_eventmanager_re <= vns_basesoc_csrbank3_ev_enable0_re;
	vns_basesoc_interface4_bank_bus_dat_r <= 1'd0;
	if (vns_basesoc_csrbank4_sel) begin
		case (vns_basesoc_interface4_bank_bus_adr[2:0])
			1'd0: begin
				vns_basesoc_interface4_bank_bus_dat_r <= soc_basesoc_uart_rxtx_w;
			end
			1'd1: begin
				vns_basesoc_interface4_bank_bus_dat_r <= vns_basesoc_csrbank4_txfull_w;
			end
			2'd2: begin
				vns_basesoc_interface4_bank_bus_dat_r <= vns_basesoc_csrbank4_rxempty_w;
			end
			2'd3: begin
				vns_basesoc_interface4_bank_bus_dat_r <= soc_basesoc_uart_status_w;
			end
			3'd4: begin
				vns_basesoc_interface4_bank_bus_dat_r <= soc_basesoc_uart_pending_w;
			end
			3'd5: begin
				vns_basesoc_interface4_bank_bus_dat_r <= vns_basesoc_csrbank4_ev_enable0_w;
			end
		endcase
	end
	if (vns_basesoc_csrbank4_ev_enable0_re) begin
		soc_basesoc_uart_storage[1:0] <= vns_basesoc_csrbank4_ev_enable0_r;
	end
	soc_basesoc_uart_re <= vns_basesoc_csrbank4_ev_enable0_re;
	if (sys_rst) begin
		soc_basesoc_ctrl_storage <= 32'd305419896;
		soc_basesoc_ctrl_re <= 1'd0;
		soc_basesoc_ctrl_bus_errors <= 32'd0;
		soc_basesoc_uart_tx_pending <= 1'd0;
		soc_basesoc_uart_tx_old_trigger <= 1'd0;
		soc_basesoc_uart_rx_pending <= 1'd0;
		soc_basesoc_uart_rx_old_trigger <= 1'd0;
		soc_basesoc_uart_storage <= 2'd0;
		soc_basesoc_uart_re <= 1'd0;
		soc_basesoc_timer0_load_storage <= 32'd0;
		soc_basesoc_timer0_load_re <= 1'd0;
		soc_basesoc_timer0_reload_storage <= 32'd0;
		soc_basesoc_timer0_reload_re <= 1'd0;
		soc_basesoc_timer0_en_storage <= 1'd0;
		soc_basesoc_timer0_en_re <= 1'd0;
		soc_basesoc_timer0_update_value_storage <= 1'd0;
		soc_basesoc_timer0_update_value_re <= 1'd0;
		soc_basesoc_timer0_value_status <= 32'd0;
		soc_basesoc_timer0_zero_pending <= 1'd0;
		soc_basesoc_timer0_zero_old_trigger <= 1'd0;
		soc_basesoc_timer0_eventmanager_storage <= 1'd0;
		soc_basesoc_timer0_eventmanager_re <= 1'd0;
		soc_basesoc_timer0_value <= 32'd0;
		soc_bus_ack <= 1'd0;
		soc_bitbang_storage <= 4'd0;
		soc_bitbang_re <= 1'd0;
		soc_bitbang_en_storage <= 1'd0;
		soc_bitbang_en_re <= 1'd0;
		soc_cs_n <= 1'd1;
		soc_clk <= 1'd0;
		soc_sr <= 32'd0;
		soc_i <= 1'd0;
		soc_miso <= 1'd0;
		soc_counter <= 8'd0;
		sdram_a <= 13'd0;
		sdram_we_n <= 1'd0;
		sdram_ras_n <= 1'd0;
		sdram_cas_n <= 1'd0;
		sdram_cs_n <= 1'd0;
		sdram_cke <= 1'd0;
		sdram_ba <= 2'd0;
		sdram_dm <= 2'd0;
		soc_dfi_p0_rddata <= 16'd0;
		soc_dq_o <= 16'd0;
		soc_wrdata_en <= 1'd0;
		soc_rddata_en <= 4'd0;
		soc_sdram_storage <= 4'd0;
		soc_sdram_re <= 1'd0;
		soc_sdram_command_storage <= 6'd0;
		soc_sdram_command_re <= 1'd0;
		soc_sdram_address_storage <= 13'd0;
		soc_sdram_address_re <= 1'd0;
		soc_sdram_baddress_storage <= 2'd0;
		soc_sdram_baddress_re <= 1'd0;
		soc_sdram_wrdata_storage <= 16'd0;
		soc_sdram_wrdata_re <= 1'd0;
		soc_sdram_status <= 16'd0;
		soc_sdram_dfi_p0_address <= 13'd0;
		soc_sdram_dfi_p0_bank <= 2'd0;
		soc_sdram_dfi_p0_cas_n <= 1'd1;
		soc_sdram_dfi_p0_cs_n <= 1'd1;
		soc_sdram_dfi_p0_ras_n <= 1'd1;
		soc_sdram_dfi_p0_we_n <= 1'd1;
		soc_sdram_dfi_p0_wrdata_en <= 1'd0;
		soc_sdram_dfi_p0_rddata_en <= 1'd0;
		soc_sdram_cmd_payload_a <= 13'd0;
		soc_sdram_cmd_payload_ba <= 2'd0;
		soc_sdram_cmd_payload_cas <= 1'd0;
		soc_sdram_cmd_payload_ras <= 1'd0;
		soc_sdram_cmd_payload_we <= 1'd0;
		soc_sdram_timer_count1 <= 7'd93;
		soc_sdram_postponer_req_o <= 1'd0;
		soc_sdram_postponer_count <= 1'd0;
		soc_sdram_sequencer_done1 <= 1'd0;
		soc_sdram_sequencer_counter <= 2'd0;
		soc_sdram_sequencer_count <= 1'd0;
		soc_sdram_bankmachine0_cmd_buffer_lookahead_level <= 4'd0;
		soc_sdram_bankmachine0_cmd_buffer_lookahead_produce <= 3'd0;
		soc_sdram_bankmachine0_cmd_buffer_lookahead_consume <= 3'd0;
		soc_sdram_bankmachine0_cmd_buffer_source_payload_we <= 1'd0;
		soc_sdram_bankmachine0_cmd_buffer_source_payload_addr <= 22'd0;
		soc_sdram_bankmachine0_cmd_buffer_valid_n <= 1'd0;
		soc_sdram_bankmachine0_cmd_buffer_first_n <= 1'd0;
		soc_sdram_bankmachine0_cmd_buffer_last_n <= 1'd0;
		soc_sdram_bankmachine0_row <= 13'd0;
		soc_sdram_bankmachine0_row_opened <= 1'd0;
		soc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
		soc_sdram_bankmachine0_twtpcon_count <= 2'd0;
		soc_sdram_bankmachine1_cmd_buffer_lookahead_level <= 4'd0;
		soc_sdram_bankmachine1_cmd_buffer_lookahead_produce <= 3'd0;
		soc_sdram_bankmachine1_cmd_buffer_lookahead_consume <= 3'd0;
		soc_sdram_bankmachine1_cmd_buffer_source_payload_we <= 1'd0;
		soc_sdram_bankmachine1_cmd_buffer_source_payload_addr <= 22'd0;
		soc_sdram_bankmachine1_cmd_buffer_valid_n <= 1'd0;
		soc_sdram_bankmachine1_cmd_buffer_first_n <= 1'd0;
		soc_sdram_bankmachine1_cmd_buffer_last_n <= 1'd0;
		soc_sdram_bankmachine1_row <= 13'd0;
		soc_sdram_bankmachine1_row_opened <= 1'd0;
		soc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
		soc_sdram_bankmachine1_twtpcon_count <= 2'd0;
		soc_sdram_bankmachine2_cmd_buffer_lookahead_level <= 4'd0;
		soc_sdram_bankmachine2_cmd_buffer_lookahead_produce <= 3'd0;
		soc_sdram_bankmachine2_cmd_buffer_lookahead_consume <= 3'd0;
		soc_sdram_bankmachine2_cmd_buffer_source_payload_we <= 1'd0;
		soc_sdram_bankmachine2_cmd_buffer_source_payload_addr <= 22'd0;
		soc_sdram_bankmachine2_cmd_buffer_valid_n <= 1'd0;
		soc_sdram_bankmachine2_cmd_buffer_first_n <= 1'd0;
		soc_sdram_bankmachine2_cmd_buffer_last_n <= 1'd0;
		soc_sdram_bankmachine2_row <= 13'd0;
		soc_sdram_bankmachine2_row_opened <= 1'd0;
		soc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
		soc_sdram_bankmachine2_twtpcon_count <= 2'd0;
		soc_sdram_bankmachine3_cmd_buffer_lookahead_level <= 4'd0;
		soc_sdram_bankmachine3_cmd_buffer_lookahead_produce <= 3'd0;
		soc_sdram_bankmachine3_cmd_buffer_lookahead_consume <= 3'd0;
		soc_sdram_bankmachine3_cmd_buffer_source_payload_we <= 1'd0;
		soc_sdram_bankmachine3_cmd_buffer_source_payload_addr <= 22'd0;
		soc_sdram_bankmachine3_cmd_buffer_valid_n <= 1'd0;
		soc_sdram_bankmachine3_cmd_buffer_first_n <= 1'd0;
		soc_sdram_bankmachine3_cmd_buffer_last_n <= 1'd0;
		soc_sdram_bankmachine3_row <= 13'd0;
		soc_sdram_bankmachine3_row_opened <= 1'd0;
		soc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
		soc_sdram_bankmachine3_twtpcon_count <= 2'd0;
		soc_sdram_choose_cmd_grant <= 2'd0;
		soc_sdram_choose_req_grant <= 2'd0;
		soc_sdram_tccdcon_ready <= 1'd1;
		soc_sdram_tccdcon_count <= 1'd0;
		soc_sdram_twtrcon_ready <= 1'd1;
		soc_sdram_twtrcon_count <= 3'd0;
		soc_sdram_time0 <= 5'd0;
		soc_sdram_time1 <= 4'd0;
		soc_cache <= 1'd0;
		serial_tx <= 1'd1;
		soc_uart_bridge_sink_ready <= 1'd0;
		soc_uart_bridge_uart_clk_txen <= 1'd0;
		soc_uart_bridge_phase_accumulator_tx <= 32'd0;
		soc_uart_bridge_tx_reg <= 8'd0;
		soc_uart_bridge_tx_bitcount <= 4'd0;
		soc_uart_bridge_tx_busy <= 1'd0;
		soc_uart_bridge_source_valid <= 1'd0;
		soc_uart_bridge_source_payload_data <= 8'd0;
		soc_uart_bridge_uart_clk_rxen <= 1'd0;
		soc_uart_bridge_phase_accumulator_rx <= 32'd0;
		soc_uart_bridge_rx_r <= 1'd0;
		soc_uart_bridge_rx_reg <= 8'd0;
		soc_uart_bridge_rx_bitcount <= 4'd0;
		soc_uart_bridge_rx_busy <= 1'd0;
		soc_uart_bridge_count <= 21'd1200000;
		vns_wb2csr_state <= 1'd0;
		vns_refresher_state <= 2'd0;
		vns_bankmachine0_state <= 3'd0;
		vns_bankmachine1_state <= 3'd0;
		vns_bankmachine2_state <= 3'd0;
		vns_bankmachine3_state <= 3'd0;
		vns_multiplexer_state <= 3'd0;
		vns_rbank <= 2'd0;
		vns_wbank <= 2'd0;
		vns_new_master_wdata_ready <= 1'd0;
		vns_new_master_rdata_valid0 <= 1'd0;
		vns_new_master_rdata_valid1 <= 1'd0;
		vns_new_master_rdata_valid2 <= 1'd0;
		vns_new_master_rdata_valid3 <= 1'd0;
		vns_new_master_rdata_valid4 <= 1'd0;
		vns_cache_state <= 3'd0;
		vns_litedramwishbone2native_state <= 2'd0;
		vns_uartwishbonebridge_state <= 3'd0;
		vns_basesoc_slave_sel_r <= 3'd0;
		vns_basesoc_count <= 20'd1000000;
		vns_basesoc_interface0_bank_bus_dat_r <= 8'd0;
		vns_basesoc_interface1_bank_bus_dat_r <= 8'd0;
		vns_basesoc_interface2_bank_bus_dat_r <= 8'd0;
		vns_basesoc_interface3_bank_bus_dat_r <= 8'd0;
		vns_basesoc_interface4_bank_bus_dat_r <= 8'd0;
	end
	vns_regs0 <= serial_rx;
	vns_regs1 <= vns_regs0;
end

always @(posedge sys_ps_clk) begin
	soc_dq_in <= soc_dq_i;
end

reg [24:0] storage[0:7];
reg [24:0] memdat;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
		storage[soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr] <= soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
	memdat <= storage[soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign soc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r = memdat;
assign soc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r = storage[soc_sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_1[0:7];
reg [24:0] memdat_1;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we)
		storage_1[soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr] <= soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
	memdat_1 <= storage_1[soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign soc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r = memdat_1;
assign soc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r = storage_1[soc_sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_2[0:7];
reg [24:0] memdat_2;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
		storage_2[soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr] <= soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
	memdat_2 <= storage_2[soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign soc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r = memdat_2;
assign soc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r = storage_2[soc_sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_3[0:7];
reg [24:0] memdat_3;
always @(posedge sys_clk) begin
	if (soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
		storage_3[soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr] <= soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
	memdat_3 <= storage_3[soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign soc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r = memdat_3;
assign soc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r = storage_3[soc_sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr];

reg [31:0] data_mem[0:2047];
reg [10:0] memadr;
always @(posedge sys_clk) begin
	if (soc_cache_data_port_we[0])
		data_mem[soc_cache_data_port_adr][7:0] <= soc_cache_data_port_dat_w[7:0];
	if (soc_cache_data_port_we[1])
		data_mem[soc_cache_data_port_adr][15:8] <= soc_cache_data_port_dat_w[15:8];
	if (soc_cache_data_port_we[2])
		data_mem[soc_cache_data_port_adr][23:16] <= soc_cache_data_port_dat_w[23:16];
	if (soc_cache_data_port_we[3])
		data_mem[soc_cache_data_port_adr][31:24] <= soc_cache_data_port_dat_w[31:24];
	memadr <= soc_cache_data_port_adr;
end

assign soc_cache_data_port_dat_r = data_mem[memadr];

reg [19:0] tag_mem[0:2047];
reg [10:0] memadr_1;
always @(posedge sys_clk) begin
	if (soc_cache_tag_port_we)
		tag_mem[soc_cache_tag_port_adr] <= soc_cache_tag_port_dat_w;
	memadr_1 <= soc_cache_tag_port_adr;
end

assign soc_cache_tag_port_dat_r = tag_mem[memadr_1];

SB_DFFS SB_DFFS(
	.C(por_clk),
	.D(1'd0),
	.S(soc_crg_reset),
	.Q(vns_rst1)
);

SB_DFFS SB_DFFS_1(
	.C(por_clk),
	.D(vns_rst1),
	.S(soc_crg_reset),
	.Q(por_rst)
);

SB_IO #(
	.PIN_TYPE(6'd41)
) SB_IO (
	.D_OUT_0(soc_dq_o[0]),
	.OUTPUT_ENABLE(soc_dq_oe),
	.PACKAGE_PIN(sdram_dq[0]),
	.D_IN_0(soc_dq_i[0])
);

SB_IO #(
	.PIN_TYPE(6'd41)
) SB_IO_1 (
	.D_OUT_0(soc_dq_o[1]),
	.OUTPUT_ENABLE(soc_dq_oe),
	.PACKAGE_PIN(sdram_dq[1]),
	.D_IN_0(soc_dq_i[1])
);

SB_IO #(
	.PIN_TYPE(6'd41)
) SB_IO_2 (
	.D_OUT_0(soc_dq_o[2]),
	.OUTPUT_ENABLE(soc_dq_oe),
	.PACKAGE_PIN(sdram_dq[2]),
	.D_IN_0(soc_dq_i[2])
);

SB_IO #(
	.PIN_TYPE(6'd41)
) SB_IO_3 (
	.D_OUT_0(soc_dq_o[3]),
	.OUTPUT_ENABLE(soc_dq_oe),
	.PACKAGE_PIN(sdram_dq[3]),
	.D_IN_0(soc_dq_i[3])
);

SB_IO #(
	.PIN_TYPE(6'd41)
) SB_IO_4 (
	.D_OUT_0(soc_dq_o[4]),
	.OUTPUT_ENABLE(soc_dq_oe),
	.PACKAGE_PIN(sdram_dq[4]),
	.D_IN_0(soc_dq_i[4])
);

SB_IO #(
	.PIN_TYPE(6'd41)
) SB_IO_5 (
	.D_OUT_0(soc_dq_o[5]),
	.OUTPUT_ENABLE(soc_dq_oe),
	.PACKAGE_PIN(sdram_dq[5]),
	.D_IN_0(soc_dq_i[5])
);

SB_IO #(
	.PIN_TYPE(6'd41)
) SB_IO_6 (
	.D_OUT_0(soc_dq_o[6]),
	.OUTPUT_ENABLE(soc_dq_oe),
	.PACKAGE_PIN(sdram_dq[6]),
	.D_IN_0(soc_dq_i[6])
);

SB_IO #(
	.PIN_TYPE(6'd41)
) SB_IO_7 (
	.D_OUT_0(soc_dq_o[7]),
	.OUTPUT_ENABLE(soc_dq_oe),
	.PACKAGE_PIN(sdram_dq[7]),
	.D_IN_0(soc_dq_i[7])
);

SB_IO #(
	.PIN_TYPE(6'd41)
) SB_IO_8 (
	.D_OUT_0(soc_dq_o[8]),
	.OUTPUT_ENABLE(soc_dq_oe),
	.PACKAGE_PIN(sdram_dq[8]),
	.D_IN_0(soc_dq_i[8])
);

SB_IO #(
	.PIN_TYPE(6'd41)
) SB_IO_9 (
	.D_OUT_0(soc_dq_o[9]),
	.OUTPUT_ENABLE(soc_dq_oe),
	.PACKAGE_PIN(sdram_dq[9]),
	.D_IN_0(soc_dq_i[9])
);

SB_IO #(
	.PIN_TYPE(6'd41)
) SB_IO_10 (
	.D_OUT_0(soc_dq_o[10]),
	.OUTPUT_ENABLE(soc_dq_oe),
	.PACKAGE_PIN(sdram_dq[10]),
	.D_IN_0(soc_dq_i[10])
);

SB_IO #(
	.PIN_TYPE(6'd41)
) SB_IO_11 (
	.D_OUT_0(soc_dq_o[11]),
	.OUTPUT_ENABLE(soc_dq_oe),
	.PACKAGE_PIN(sdram_dq[11]),
	.D_IN_0(soc_dq_i[11])
);

SB_IO #(
	.PIN_TYPE(6'd41)
) SB_IO_12 (
	.D_OUT_0(soc_dq_o[12]),
	.OUTPUT_ENABLE(soc_dq_oe),
	.PACKAGE_PIN(sdram_dq[12]),
	.D_IN_0(soc_dq_i[12])
);

SB_IO #(
	.PIN_TYPE(6'd41)
) SB_IO_13 (
	.D_OUT_0(soc_dq_o[13]),
	.OUTPUT_ENABLE(soc_dq_oe),
	.PACKAGE_PIN(sdram_dq[13]),
	.D_IN_0(soc_dq_i[13])
);

SB_IO #(
	.PIN_TYPE(6'd41)
) SB_IO_14 (
	.D_OUT_0(soc_dq_o[14]),
	.OUTPUT_ENABLE(soc_dq_oe),
	.PACKAGE_PIN(sdram_dq[14]),
	.D_IN_0(soc_dq_i[14])
);

SB_IO #(
	.PIN_TYPE(6'd41)
) SB_IO_15 (
	.D_OUT_0(soc_dq_o[15]),
	.OUTPUT_ENABLE(soc_dq_oe),
	.PACKAGE_PIN(sdram_dq[15]),
	.D_IN_0(soc_dq_i[15])
);

endmodule
