# 0 "arch/arm64/boot/dts/qcom/sm7225-fairphone-fp4.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sm7225-fairphone-fp4.dts"





/dts-v1/;




# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm64/boot/dts/qcom/sm7225-fairphone-fp4.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-adc7-pmk8350.h" 1
# 13 "arch/arm64/boot/dts/qcom/sm7225-fairphone-fp4.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 14 "arch/arm64/boot/dts/qcom/sm7225-fairphone-fp4.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/leds/common.h" 1
# 15 "arch/arm64/boot/dts/qcom/sm7225-fairphone-fp4.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/qcom,pmic-gpio.h" 1
# 16 "arch/arm64/boot/dts/qcom/sm7225-fairphone-fp4.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 17 "arch/arm64/boot/dts/qcom/sm7225-fairphone-fp4.dts" 2
# 1 "arch/arm64/boot/dts/qcom/sm7225.dtsi" 1





# 1 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sm6350.h" 1
# 8 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 9 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm6350-camcc.h" 1
# 10 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 11 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,icc.h" 1
# 13 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,osm-l3.h" 1
# 14 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,sm6350.h" 1
# 15 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 16 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mailbox/qcom-ipcc.h" 1
# 17 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy-qcom-qmp.h" 1
# 18 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 19 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 20 "arch/arm64/boot/dts/qcom/sm6350.dtsi" 2

/ {
 interrupt-parent = <&intc>;
 #address-cells = <2>;
 #size-cells = <2>;

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <76800000>;
   clock-output-names = "xo_board";
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32764>;
   #clock-cells = <0>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo560";
   reg = <0x0 0x0>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 ((1 << 0) | (1 << 1))
      &clk_virt 9 ((1 << 0) | (1 << 1))>,
     <&osm_l3 0 &osm_l3 1>;
   #cooling-cells = <2>;
   L2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
    L3_0: l3-cache {
     compatible = "cache";
     cache-level = <3>;
     cache-unified;
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo560";
   reg = <0x0 0x100>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&L2_100>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 ((1 << 0) | (1 << 1))
      &clk_virt 9 ((1 << 0) | (1 << 1))>,
     <&osm_l3 0 &osm_l3 1>;
   #cooling-cells = <2>;
   L2_100: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,kryo560";
   reg = <0x0 0x200>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&L2_200>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 ((1 << 0) | (1 << 1))
      &clk_virt 9 ((1 << 0) | (1 << 1))>,
     <&osm_l3 0 &osm_l3 1>;
   #cooling-cells = <2>;
   L2_200: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,kryo560";
   reg = <0x0 0x300>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&L2_300>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 ((1 << 0) | (1 << 1))
      &clk_virt 9 ((1 << 0) | (1 << 1))>,
     <&osm_l3 0 &osm_l3 1>;
   #cooling-cells = <2>;
   L2_300: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "qcom,kryo560";
   reg = <0x0 0x400>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&L2_400>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 ((1 << 0) | (1 << 1))
      &clk_virt 9 ((1 << 0) | (1 << 1))>,
     <&osm_l3 0 &osm_l3 1>;
   #cooling-cells = <2>;
   L2_400: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "qcom,kryo560";
   reg = <0x0 0x500>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&L2_500>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&gem_noc 0 ((1 << 0) | (1 << 1))
      &clk_virt 9 ((1 << 0) | (1 << 1))>,
     <&osm_l3 0 &osm_l3 1>;
   #cooling-cells = <2>;
   L2_500: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "qcom,kryo560";
   reg = <0x0 0x600>;
   clocks = <&cpufreq_hw 1>;
   enable-method = "psci";
   capacity-dmips-mhz = <1894>;
   dynamic-power-coefficient = <703>;
   next-level-cache = <&L2_600>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu6_opp_table>;
   interconnects = <&gem_noc 0 ((1 << 0) | (1 << 1))
      &clk_virt 9 ((1 << 0) | (1 << 1))>,
     <&osm_l3 0 &osm_l3 1>;
   #cooling-cells = <2>;
   L2_600: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "qcom,kryo560";
   reg = <0x0 0x700>;
   clocks = <&cpufreq_hw 1>;
   enable-method = "psci";
   capacity-dmips-mhz = <1894>;
   dynamic-power-coefficient = <703>;
   next-level-cache = <&L2_700>;
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu6_opp_table>;
   interconnects = <&gem_noc 0 ((1 << 0) | (1 << 1))
      &clk_virt 9 ((1 << 0) | (1 << 1))>,
     <&osm_l3 0 &osm_l3 1>;
   #cooling-cells = <2>;
   L2_700: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };

    core4 {
     cpu = <&CPU4>;
    };

    core5 {
     cpu = <&CPU5>;
    };

    core6 {
     cpu = <&CPU6>;
    };

    core7 {
     cpu = <&CPU7>;
    };
   };
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-sm6350", "qcom,scm";
   #reset-cells = <1>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 cpu0_opp_table: opp-table-cpu0 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;

   opp-peak-kBps = <(200000 * 4 * 2 * 2) (300000 * 16 * 2)>;
  };

  opp-576000000 {
   opp-hz = /bits/ 64 <576000000>;
   opp-peak-kBps = <(547000 * 4 * 2 * 2) (556800 * 16 * 2)>;
  };

  opp-768000000 {
   opp-hz = /bits/ 64 <768000000>;
   opp-peak-kBps = <(768000 * 4 * 2 * 2) (652800 * 16 * 2)>;
  };

  opp-1017600000 {
   opp-hz = /bits/ 64 <1017600000>;
   opp-peak-kBps = <(1017000 * 4 * 2 * 2) (940800 * 16 * 2)>;
  };

  opp-1248000000 {
   opp-hz = /bits/ 64 <1248000000>;
   opp-peak-kBps = <(1017000 * 4 * 2 * 2) (1209600 * 16 * 2)>;
  };

  opp-1324800000 {
   opp-hz = /bits/ 64 <1324800000>;
   opp-peak-kBps = <(1017000 * 4 * 2 * 2) (1286400 * 16 * 2)>;
  };

  opp-1516800000 {
   opp-hz = /bits/ 64 <1516800000>;
   opp-peak-kBps = <(1353000 * 4 * 2 * 2) (1459200 * 16 * 2)>;
  };

  opp-1612800000 {
   opp-hz = /bits/ 64 <1612800000>;
   opp-peak-kBps = <(1555000 * 4 * 2 * 2) (1459200 * 16 * 2)>;
  };

  opp-1708800000 {
   opp-hz = /bits/ 64 <1708800000>;
   opp-peak-kBps = <(1555000 * 4 * 2 * 2) (1459200 * 16 * 2)>;
  };
 };

 cpu6_opp_table: opp-table-cpu6 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-peak-kBps = <(200000 * 4 * 2 * 2) (300000 * 16 * 2)>;
  };

  opp-787200000 {
   opp-hz = /bits/ 64 <787200000>;
   opp-peak-kBps = <(768000 * 4 * 2 * 2) (652800 * 16 * 2)>;
  };

  opp-979200000 {
   opp-hz = /bits/ 64 <979200000>;
   opp-peak-kBps = <(768000 * 4 * 2 * 2) (940800 * 16 * 2)>;
  };

  opp-1036800000 {
   opp-hz = /bits/ 64 <1036800000>;
   opp-peak-kBps = <(1017000 * 4 * 2 * 2) (940800 * 16 * 2)>;
  };

  opp-1248000000 {
   opp-hz = /bits/ 64 <1248000000>;
   opp-peak-kBps = <(1017000 * 4 * 2 * 2) (1209600 * 16 * 2)>;
  };

  opp-1401600000 {
   opp-hz = /bits/ 64 <1401600000>;
   opp-peak-kBps = <(1353000 * 4 * 2 * 2) (1401600 * 16 * 2)>;
  };

  opp-1555200000 {
   opp-hz = /bits/ 64 <1555200000>;
   opp-peak-kBps = <(1555000 * 4 * 2 * 2) (1459200 * 16 * 2)>;
  };

  opp-1766400000 {
   opp-hz = /bits/ 64 <1766400000>;
   opp-peak-kBps = <(1555000 * 4 * 2 * 2) (1459200 * 16 * 2)>;
  };

  opp-1900800000 {
   opp-hz = /bits/ 64 <1900800000>;
   opp-peak-kBps = <(1804000 * 4 * 2 * 2) (1459200 * 16 * 2)>;
  };

  opp-2073600000 {
   opp-hz = /bits/ 64 <2073600000>;
   opp-peak-kBps = <(2092000 * 4 * 2 * 2) (1459200 * 16 * 2)>;
  };
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 5 8>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: memory@80000000 {
   reg = <0 0x80000000 0 0x600000>;
   no-map;
  };

  xbl_aop_mem: memory@80700000 {
   reg = <0 0x80700000 0 0x160000>;
   no-map;
  };

  cmd_db: memory@80860000 {
   compatible = "qcom,cmd-db";
   reg = <0 0x80860000 0 0x20000>;
   no-map;
  };

  sec_apps_mem: memory@808ff000 {
   reg = <0 0x808ff000 0 0x1000>;
   no-map;
  };

  smem_mem: memory@80900000 {
   reg = <0 0x80900000 0 0x200000>;
   no-map;
  };

  cdsp_sec_mem: memory@80b00000 {
   reg = <0 0x80b00000 0 0x1e00000>;
   no-map;
  };

  pil_camera_mem: memory@86000000 {
   reg = <0 0x86000000 0 0x500000>;
   no-map;
  };

  pil_npu_mem: memory@86500000 {
   reg = <0 0x86500000 0 0x500000>;
   no-map;
  };

  pil_video_mem: memory@86a00000 {
   reg = <0 0x86a00000 0 0x500000>;
   no-map;
  };

  pil_cdsp_mem: memory@86f00000 {
   reg = <0 0x86f00000 0 0x1e00000>;
   no-map;
  };

  pil_adsp_mem: memory@88d00000 {
   reg = <0 0x88d00000 0 0x2800000>;
   no-map;
  };

  wlan_fw_mem: memory@8b500000 {
   reg = <0 0x8b500000 0 0x200000>;
   no-map;
  };

  pil_ipa_fw_mem: memory@8b700000 {
   reg = <0 0x8b700000 0 0x10000>;
   no-map;
  };

  pil_ipa_gsi_mem: memory@8b710000 {
   reg = <0 0x8b710000 0 0x5400>;
   no-map;
  };

  pil_gpu_mem: memory@8b715400 {
   reg = <0 0x8b715400 0 0x2000>;
   no-map;
  };

  pil_modem_mem: memory@8b800000 {
   reg = <0 0x8b800000 0 0xf800000>;
   no-map;
  };

  cont_splash_memory: memory@a0000000 {
   reg = <0 0xa0000000 0 0x2300000>;
   no-map;
  };

  dfps_data_memory: memory@a2300000 {
   reg = <0 0xa2300000 0 0x100000>;
   no-map;
  };

  removed_region: memory@c0000000 {
   reg = <0 0xc0000000 0 0x3900000>;
   no-map;
  };

  debug_region: memory@ffb00000 {
   reg = <0 0xffb00000 0 0xc0000>;
   no-map;
  };

  last_log_region: memory@ffbc0000 {
   reg = <0 0xffbc0000 0 0x40000>;
   no-map;
  };

  ramoops: ramoops@ffc00000 {
   compatible = "ramoops";
   reg = <0 0xffc00000 0 0x100000>;
   record-size = <0x1000>;
   console-size = <0x40000>;
   msg-size = <0x20000 0x20000>;
   ecc-size = <16>;
   no-map;
  };

  cmdline_region: memory@ffd00000 {
   reg = <0 0xffd00000 0 0x1000>;
   no-map;
  };
 };

 smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupts-extended = <&ipcc 3
          2
          1>;
  mboxes = <&ipcc 3
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  smp2p_adsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_adsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupts-extended = <&ipcc 6
          2
          1>;
  mboxes = <&ipcc 6
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  smp2p_cdsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_cdsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-mpss {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;

  interrupts-extended = <&ipcc 2
          2
          1>;
  mboxes = <&ipcc 2
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  ipa_smp2p_out: ipa-ap-to-modem {
   qcom,entry-name = "ipa";
   #qcom,smem-state-cells = <1>;
  };

  ipa_smp2p_in: ipa-modem-to-ap {
   qcom,entry-name = "ipa";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;
  compatible = "simple-bus";

  gcc: clock-controller@100000 {
   compatible = "qcom,gcc-sm6350";
   reg = <0 0x00100000 0 0x1f0000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   clock-names = "bi_tcxo",
          "bi_tcxo_ao",
          "sleep_clk";
   clocks = <&rpmhcc 0>,
     <&rpmhcc 1>,
     <&sleep_clk>;
  };

  ipcc: mailbox@408000 {
   compatible = "qcom,sm6350-ipcc", "qcom,ipcc";
   reg = <0 0x00408000 0 0x1000>;
   interrupts = <0 228 4>;
   interrupt-controller;
   #interrupt-cells = <3>;
   #mbox-cells = <2>;
  };

  rng: rng@793000 {
   compatible = "qcom,prng-ee";
   reg = <0 0x00793000 0 0x1000>;
   clocks = <&gcc 68>;
   clock-names = "core";
  };

  sdhc_1: mmc@7c4000 {
   compatible = "qcom,sm6350-sdhci", "qcom,sdhci-msm-v5";
   reg = <0 0x007c4000 0 0x1000>,
    <0 0x007c5000 0 0x1000>,
    <0 0x007c8000 0 0x8000>;
   reg-names = "hc", "cqhci", "ice";

   interrupts = <0 641 4>,
         <0 644 4>;
   interrupt-names = "hc_irq", "pwr_irq";
   iommus = <&apps_smmu 0x60 0x0>;

   clocks = <&gcc 101>,
     <&gcc 102>,
     <&rpmhcc 0>;
   clock-names = "iface", "core", "xo";
   resets = <&gcc 2>;
   qcom,dll-config = <0x000f642c>;
   qcom,ddr-config = <0x80040868>;
   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&sdhc1_opp_table>;
   bus-width = <8>;
   non-removable;
   supports-cqe;

   status = "disabled";

   sdhc1_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-19200000 {
     opp-hz = /bits/ 64 <19200000>;
     required-opps = <&rpmhpd_opp_min_svs>;
    };

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
    };

    opp-384000000 {
     opp-hz = /bits/ 64 <384000000>;
     required-opps = <&rpmhpd_opp_svs_l1>;
    };
   };
  };

  gpi_dma0: dma-controller@800000 {
   compatible = "qcom,sm6350-gpi-dma";
   reg = <0 0x00800000 0 0x60000>;
   interrupts = <0 244 4>,
         <0 245 4>,
         <0 246 4>,
         <0 247 4>,
         <0 248 4>,
         <0 249 4>,
         <0 250 4>,
         <0 251 4>,
         <0 252 4>,
         <0 253 4>;
   dma-channels = <10>;
   dma-channel-mask = <0x1f>;
   iommus = <&apps_smmu 0x56 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  qupv3_id_0: geniqup@8c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x008c0000 0x0 0x2000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 97>,
     <&gcc 98>;
   #address-cells = <2>;
   #size-cells = <2>;
   iommus = <&apps_smmu 0x43 0x0>;
   ranges;
   status = "disabled";

   i2c0: i2c@880000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00880000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 71>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c0_default>;
    interrupts = <0 601 4>;
    dmas = <&gpi_dma0 0 0 3>,
           <&gpi_dma0 1 0 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
      <&gem_noc 0 0 &config_noc 33 0>,
      <&aggre1_noc 1 0 &clk_virt 9 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c2: i2c@888000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00888000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 75>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c2_default>;
    interrupts = <0 603 4>;
    dmas = <&gpi_dma0 0 2 3>,
           <&gpi_dma0 1 2 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
      <&gem_noc 0 0 &config_noc 33 0>,
      <&aggre1_noc 1 0 &clk_virt 9 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };
  };

  gpi_dma1: dma-controller@900000 {
   compatible = "qcom,sm6350-gpi-dma";
   reg = <0 0x00900000 0 0x60000>;
   interrupts = <0 645 4>,
         <0 646 4>,
         <0 647 4>,
         <0 648 4>,
         <0 649 4>,
         <0 650 4>,
         <0 651 4>,
         <0 652 4>,
         <0 653 4>,
         <0 654 4>;
   dma-channels = <10>;
   dma-channel-mask = <0x3f>;
   iommus = <&apps_smmu 0x4d6 0x0>;
   #dma-cells = <3>;
   status = "disabled";
  };

  qupv3_id_1: geniqup@9c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x009c0000 0x0 0x2000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 99>,
     <&gcc 100>;
   #address-cells = <2>;
   #size-cells = <2>;
   iommus = <&apps_smmu 0x4c3 0x0>;
   ranges;
   status = "disabled";

   i2c6: i2c@980000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00980000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 85>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c6_default>;
    interrupts = <0 353 4>;
    dmas = <&gpi_dma1 0 0 3>,
           <&gpi_dma1 1 0 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 4 0 &clk_virt 8 0>,
      <&gem_noc 0 0 &config_noc 34 0>,
      <&aggre2_noc 2 0 &clk_virt 9 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c7: i2c@984000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00984000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 87>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c7_default>;
    interrupts = <0 354 4>;
    dmas = <&gpi_dma1 0 1 3>,
           <&gpi_dma1 1 1 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 4 0 &clk_virt 8 0>,
      <&gem_noc 0 0 &config_noc 34 0>,
      <&aggre2_noc 2 0 &clk_virt 9 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c8: i2c@988000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00988000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 89>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c8_default>;
    interrupts = <0 355 4>;
    dmas = <&gpi_dma1 0 2 3>,
           <&gpi_dma1 1 2 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 4 0 &clk_virt 8 0>,
      <&gem_noc 0 0 &config_noc 34 0>,
      <&aggre2_noc 2 0 &clk_virt 9 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   uart9: serial@98c000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0 0x0098c000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 91>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_uart9_default>;
    interrupts = <0 356 4>;
    interconnects = <&clk_virt 4 0 &clk_virt 8 0>,
      <&gem_noc 0 0 &config_noc 34 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c10: i2c@990000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00990000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 93>;
    pinctrl-names = "default";
    pinctrl-0 = <&qup_i2c10_default>;
    interrupts = <0 357 4>;
    dmas = <&gpi_dma1 0 4 3>,
           <&gpi_dma1 1 4 3>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 4 0 &clk_virt 8 0>,
      <&gem_noc 0 0 &config_noc 34 0>,
      <&aggre2_noc 2 0 &clk_virt 9 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };
  };

  config_noc: interconnect@1500000 {
   compatible = "qcom,sm6350-config-noc";
   reg = <0 0x01500000 0 0x28000>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system_noc: interconnect@1620000 {
   compatible = "qcom,sm6350-system-noc";
   reg = <0 0x01620000 0 0x17080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;

   clk_virt: interconnect-clk-virt {
    compatible = "qcom,sm6350-clk-virt";
    #interconnect-cells = <2>;
    qcom,bcm-voters = <&apps_bcm_voter>;
   };
  };

  aggre1_noc: interconnect@16e0000 {
   compatible = "qcom,sm6350-aggre1-noc";
   reg = <0 0x016e0000 0 0x15080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre2_noc: interconnect@1700000 {
   compatible = "qcom,sm6350-aggre2-noc";
   reg = <0 0x01700000 0 0x1f880>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;

   compute_noc: interconnect-compute-noc {
    compatible = "qcom,sm6350-compute-noc";
    #interconnect-cells = <2>;
    qcom,bcm-voters = <&apps_bcm_voter>;
   };
  };

  mmss_noc: interconnect@1740000 {
   compatible = "qcom,sm6350-mmss-noc";
   reg = <0 0x01740000 0 0x1c100>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  ufs_mem_hc: ufs@1d84000 {
   compatible = "qcom,sm6350-ufshc", "qcom,ufshc",
         "jedec,ufs-2.0";
   reg = <0 0x01d84000 0 0x3000>,
         <0 0x01d90000 0 0x8000>;
   reg-names = "std", "ice";
   interrupts = <0 265 4>;
   phys = <&ufs_mem_phy_lanes>;
   phy-names = "ufsphy";
   lanes-per-direction = <2>;
   #reset-cells = <1>;
   resets = <&gcc 4>;
   reset-names = "rst";

   power-domains = <&gcc 1>;

   iommus = <&apps_smmu 0x80 0x0>;

   clock-names = "core_clk",
          "bus_aggr_clk",
          "iface_clk",
          "core_clk_unipro",
          "ref_clk",
          "tx_lane0_sync_clk",
          "rx_lane0_sync_clk",
          "rx_lane1_sync_clk",
          "ice_core_clk";
   clocks = <&gcc 112>,
     <&gcc 11>,
     <&gcc 111>,
     <&gcc 121>,
     <&rpmhcc 25>,
     <&gcc 120>,
     <&gcc 118>,
     <&gcc 119>,
     <&gcc 114>;
   freq-table-hz =
    <50000000 200000000>,
    <0 0>,
    <0 0>,
    <37500000 150000000>,
    <75000000 300000000>,
    <0 0>,
    <0 0>,
    <0 0>,
    <0 0>;

   status = "disabled";
  };

  ufs_mem_phy: phy@1d87000 {
   compatible = "qcom,sm6350-qmp-ufs-phy";
   reg = <0 0x01d87000 0 0x18c>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clock-names = "ref",
          "ref_aux";
   clocks = <&gcc 110>,
     <&gcc 116>;

   resets = <&ufs_mem_hc 0>;
   reset-names = "ufsphy";

   status = "disabled";

   ufs_mem_phy_lanes: phy@1d87400 {
    reg = <0 0x01d87400 0 0x128>,
          <0 0x01d87600 0 0x1fc>,
          <0 0x01d87c00 0 0x1dc>,
          <0 0x01d87800 0 0x128>,
          <0 0x01d87a00 0 0x1fc>;
    #phy-cells = <0>;
   };
  };

  ipa: ipa@1e40000 {
   compatible = "qcom,sm6350-ipa";

   iommus = <&apps_smmu 0x440 0x0>,
     <&apps_smmu 0x442 0x0>;
   reg = <0 0x01e40000 0 0x8000>,
         <0 0x01e50000 0 0x3000>,
         <0 0x01e04000 0 0x23000>;
   reg-names = "ipa-reg",
        "ipa-shared",
        "gsi";

   interrupts-extended = <&intc 0 311 1>,
           <&intc 0 432 4>,
           <&ipa_smp2p_in 0 1>,
           <&ipa_smp2p_in 1 1>;
   interrupt-names = "ipa",
       "gsi",
       "ipa-clock-query",
       "ipa-setup-ready";

   clocks = <&rpmhcc 12>;
   clock-names = "core";

   interconnects = <&aggre2_noc 4 0 &clk_virt 9 0>,
     <&aggre2_noc 4 0 &system_noc 10 0>,
     <&gem_noc 0 0 &config_noc 23 0>;
   interconnect-names = "memory", "imem", "config";

   qcom,smem-states = <&ipa_smp2p_out 0>,
        <&ipa_smp2p_out 1>;
   qcom,smem-state-names = "ipa-clock-enabled-valid",
      "ipa-clock-enabled";

   status = "disabled";
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x01f40000 0x0 0x40000>;
   #hwlock-cells = <1>;
  };

  adsp: remoteproc@3000000 {
   compatible = "qcom,sm6350-adsp-pas";
   reg = <0 0x03000000 0 0x100>;

   interrupts-extended = <&pdc 6 4>,
           <&smp2p_adsp_in 0 1>,
           <&smp2p_adsp_in 1 1>,
           <&smp2p_adsp_in 2 1>,
           <&smp2p_adsp_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 2>,
     <&rpmhpd 3>;
   power-domain-names = "lcx", "lmx";

   memory-region = <&pil_adsp_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_adsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 3
            0
            1>;
    mboxes = <&ipcc 3
      0>;

    label = "lpass";
    qcom,remote-pid = <2>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "adsp";
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x1003 0x0>;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x1004 0x0>;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;
      iommus = <&apps_smmu 0x1005 0x0>;
      qcom,nsessions = <5>;
     };
    };
   };
  };

  mpss: remoteproc@4080000 {
   compatible = "qcom,sm6350-mpss-pas";
   reg = <0x0 0x04080000 0x0 0x4040>;

   interrupts-extended = <&intc 0 136 1>,
           <&modem_smp2p_in 0 1>,
           <&modem_smp2p_in 1 1>,
           <&modem_smp2p_in 2 1>,
           <&modem_smp2p_in 3 1>,
           <&modem_smp2p_in 7 1>;
   interrupt-names = "wdog", "fatal", "ready", "handover",
       "stop-ack", "shutdown-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 0>,
     <&rpmhpd 4>;
   power-domain-names = "cx", "mss";

   memory-region = <&pil_modem_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&modem_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 2
            0
            1>;
    mboxes = <&ipcc 2
      0>;
    label = "modem";
    qcom,remote-pid = <1>;
   };
  };

  cdsp: remoteproc@8300000 {
   compatible = "qcom,sm6350-cdsp-pas";
   reg = <0 0x08300000 0 0x10000>;

   interrupts-extended = <&intc 0 578 4>,
           <&smp2p_cdsp_in 0 1>,
           <&smp2p_cdsp_in 1 1>,
           <&smp2p_cdsp_in 2 1>,
           <&smp2p_cdsp_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 0>,
     <&rpmhpd 5>;
   power-domain-names = "cx", "mx";

   memory-region = <&pil_cdsp_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_cdsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 6
            0
            1>;
    mboxes = <&ipcc 6
      0>;

    label = "cdsp";
    qcom,remote-pid = <5>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "cdsp";
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@1 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <1>;
      iommus = <&apps_smmu 0x1401 0x20>;
     };

     compute-cb@2 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <2>;
      iommus = <&apps_smmu 0x1402 0x20>;
     };

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x1403 0x20>;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x1404 0x20>;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;
      iommus = <&apps_smmu 0x1405 0x20>;
     };

     compute-cb@6 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <6>;
      iommus = <&apps_smmu 0x1406 0x20>;
     };

     compute-cb@7 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <7>;
      iommus = <&apps_smmu 0x1407 0x20>;
     };

     compute-cb@8 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <8>;
      iommus = <&apps_smmu 0x1408 0x20>;
     };


    };
   };
  };

  sdhc_2: mmc@8804000 {
   compatible = "qcom,sm6350-sdhci", "qcom,sdhci-msm-v5";
   reg = <0 0x08804000 0 0x1000>;

   interrupts = <0 204 4>,
         <0 222 4>;
   interrupt-names = "hc_irq", "pwr_irq";
   iommus = <&apps_smmu 0x560 0x0>;

   clocks = <&gcc 106>,
     <&gcc 107>,
     <&rpmhcc 0>;
   clock-names = "iface", "core", "xo";
   resets = <&gcc 3>;
   interconnects = <&aggre2_noc 6 0 &clk_virt 9 0>,
     <&gem_noc 0 0 &config_noc 35 0>;
   interconnect-names = "sdhc-ddr", "cpu-sdhc";

   pinctrl-0 = <&sdc2_on_state>;
   pinctrl-1 = <&sdc2_off_state>;
   pinctrl-names = "default", "sleep";

   qcom,dll-config = <0x0007642c>;
   qcom,ddr-config = <0x80040868>;
   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&sdhc2_opp_table>;
   bus-width = <4>;

   status = "disabled";

   sdhc2_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_svs_l1>;
     opp-peak-kBps = <790000 131000>;
     opp-avg-kBps = <50000 50000>;
    };

    opp-202000000 {
     opp-hz = /bits/ 64 <202000000>;
     required-opps = <&rpmhpd_opp_nom>;
     opp-peak-kBps = <3190000 294000>;
     opp-avg-kBps = <261438 300000>;
    };
   };
  };

  usb_1_hsphy: phy@88e3000 {
   compatible = "qcom,sm6350-qusb2-phy", "qcom,qusb2-v2-phy";
   reg = <0 0x088e3000 0 0x400>;
   status = "disabled";
   #phy-cells = <0>;

   clocks = <&xo_board>, <&rpmhcc 0>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 0>;
  };

  usb_1_qmpphy: phy@88e8000 {
   compatible = "qcom,sm6350-qmp-usb3-dp-phy";
   reg = <0 0x088e8000 0 0x3000>;

   clocks = <&gcc 130>,
     <&gcc 128>,
     <&gcc 132>,
     <&gcc 133>;
   clock-names = "aux", "ref", "com_aux", "usb3_pipe";

   power-domains = <&gcc 0>;

   resets = <&gcc 10>,
     <&gcc 11>;
   reset-names = "phy", "common";

   #clock-cells = <1>;
   #phy-cells = <1>;

   status = "disabled";
  };

  dc_noc: interconnect@9160000 {
   compatible = "qcom,sm6350-dc-noc";
   reg = <0 0x09160000 0 0x3200>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system-cache-controller@9200000 {
   compatible = "qcom,sm6350-llcc";
   reg = <0 0x09200000 0 0x50000>, <0 0x09600000 0 0x50000>;
   reg-names = "llcc0_base", "llcc_broadcast_base";
  };

  gem_noc: interconnect@9680000 {
   compatible = "qcom,sm6350-gem-noc";
   reg = <0 0x09680000 0 0x3e200>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  npu_noc: interconnect@9990000 {
   compatible = "qcom,sm6350-npu-noc";
   reg = <0 0x09990000 0 0x1600>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  usb_1: usb@a6f8800 {
   compatible = "qcom,sm6350-dwc3", "qcom,dwc3";
   reg = <0 0x0a6f8800 0 0x400>;
   status = "disabled";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 22>,
     <&gcc 123>,
     <&gcc 12>,
     <&gcc 129>,
     <&gcc 125>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi";

   interrupts-extended = <&intc 0 130 4>,
           <&pdc 17 4>,
           <&pdc 15 (2 | 1)>,
           <&pdc 14 (2 | 1)>;

   interrupt-names = "hs_phy_irq", "ss_phy_irq",
       "dm_hs_phy_irq", "dp_hs_phy_irq";

   power-domains = <&gcc 0>;

   resets = <&gcc 5>;

   interconnects = <&aggre2_noc 7 0 &clk_virt 9 0>,
     <&gem_noc 0 0 &config_noc 40 0>;
   interconnect-names = "usb-ddr", "apps-usb";

   usb_1_dwc3: usb@a600000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a600000 0 0xcd00>;
    interrupts = <0 133 4>;
    iommus = <&apps_smmu 0x540 0x0>;
    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    snps,has-lpm-erratum;
    snps,hird-threshold = /bits/ 8 <0x10>;
    phys = <&usb_1_hsphy>, <&usb_1_qmpphy 0>;
    phy-names = "usb2-phy", "usb3-phy";
   };
  };

  cci0: cci@ac4a000 {
   compatible = "qcom,sm6350-cci", "qcom,msm8996-cci";
   reg = <0 0x0ac4a000 0 0x1000>;
   interrupts = <0 468 1>;
   power-domains = <&camcc 5>;

   clocks = <&camcc 14>,
     <&camcc 87>,
     <&camcc 86>,
     <&camcc 20>,
     <&camcc 15>,
     <&camcc 16>;
   clock-names = "camnoc_axi",
          "soc_ahb",
          "slow_ahb_src",
          "cpas_ahb",
          "cci",
          "cci_src";

   assigned-clocks = <&camcc 14>,
       <&camcc 15>;
   assigned-clock-rates = <80000000>, <37500000>;

   pinctrl-0 = <&cci0_default &cci1_default>;
   pinctrl-1 = <&cci0_sleep &cci1_sleep>;
   pinctrl-names = "default", "sleep";

   #address-cells = <1>;
   #size-cells = <0>;

   status = "disabled";

   cci0_i2c0: i2c-bus@0 {
    reg = <0>;
    clock-frequency = <1000000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };

   cci0_i2c1: i2c-bus@1 {
    reg = <1>;
    clock-frequency = <1000000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  cci1: cci@ac4b000 {
   compatible = "qcom,sm6350-cci", "qcom,msm8996-cci";
   reg = <0 0x0ac4b000 0 0x1000>;
   interrupts = <0 462 1>;
   power-domains = <&camcc 5>;

   clocks = <&camcc 14>,
     <&camcc 87>,
     <&camcc 86>,
     <&camcc 20>,
     <&camcc 17>,
     <&camcc 18>;
   clock-names = "camnoc_axi",
          "soc_ahb",
          "slow_ahb_src",
          "cpas_ahb",
          "cci",
          "cci_src";

   assigned-clocks = <&camcc 14>,
       <&camcc 17>;
   assigned-clock-rates = <80000000>, <37500000>;

   pinctrl-0 = <&cci2_default>;
   pinctrl-1 = <&cci2_sleep>;
   pinctrl-names = "default", "sleep";

   #address-cells = <1>;
   #size-cells = <0>;

   status = "disabled";

   cci1_i2c0: i2c-bus@0 {
    reg = <0>;
    clock-frequency = <1000000>;
    #address-cells = <1>;
    #size-cells = <0>;
   };


  };

  camcc: clock-controller@ad00000 {
   compatible = "qcom,sm6350-camcc";
   reg = <0 0x0ad00000 0 0x16000>;
   clocks = <&rpmhcc 0>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,sm6350-pdc", "qcom,pdc";
   reg = <0 0x0b220000 0 0x30000>, <0 0x17c000f0 0 0x64>;
   qcom,pdc-ranges = <0 480 94>, <94 609 31>,
       <125 63 1>, <126 655 12>, <138 139 15>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  tsens0: thermal-sensor@c263000 {
   compatible = "qcom,sm6350-tsens", "qcom,tsens-v2";
   reg = <0 0x0c263000 0 0x1ff>,
         <0 0x0c222000 0 0x8>;
   #qcom,sensors = <16>;
   interrupts-extended = <&pdc 26 4>,
         <&pdc 28 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  tsens1: thermal-sensor@c265000 {
   compatible = "qcom,sm6350-tsens", "qcom,tsens-v2";
   reg = <0 0x0c265000 0 0x1ff>,
         <0 0x0c223000 0 0x8>;
   #qcom,sensors = <16>;
   interrupts-extended = <&pdc 27 4>,
         <&pdc 29 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  aoss_qmp: power-management@c300000 {
   compatible = "qcom,sm6350-aoss-qmp", "qcom,aoss-qmp";
   reg = <0 0x0c300000 0 0x1000>;
   interrupts-extended = <&ipcc 0 0
           1>;
   mboxes = <&ipcc 0 0>;

   #clock-cells = <0>;
  };

  spmi_bus: spmi@c440000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0 0x0c440000 0 0x1100>,
         <0 0x0c600000 0 0x2000000>,
         <0 0x0e600000 0 0x100000>,
         <0 0x0e700000 0 0xa0000>,
         <0 0x0c40a000 0 0x26000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts-extended = <&pdc 1 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  tlmm: pinctrl@f100000 {
   compatible = "qcom,sm6350-tlmm";
   reg = <0 0x0f100000 0 0x300000>;
   interrupts = <0 208 4>,
     <0 209 4>,
     <0 210 4>,
     <0 211 4>,
     <0 212 4>,
     <0 213 4>,
     <0 214 4>,
     <0 215 4>,
     <0 216 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&tlmm 0 0 157>;

   cci0_default: cci0-default-state {
    pins = "gpio39", "gpio40";
    function = "cci_i2c";
    drive-strength = <2>;
    bias-pull-up;
   };

   cci0_sleep: cci0-sleep-state {
    pins = "gpio39", "gpio40";
    function = "cci_i2c";
    drive-strength = <2>;
    bias-pull-down;
   };

   cci1_default: cci1-default-state {
    pins = "gpio41", "gpio42";
    function = "cci_i2c";
    drive-strength = <2>;
    bias-pull-up;
   };

   cci1_sleep: cci1-sleep-state {
    pins = "gpio41", "gpio42";
    function = "cci_i2c";
    drive-strength = <2>;
    bias-pull-down;
   };

   cci2_default: cci2-default-state {
    pins = "gpio43", "gpio44";
    function = "cci_i2c";
    drive-strength = <2>;
    bias-pull-up;
   };

   cci2_sleep: cci2-sleep-state {
    pins = "gpio43", "gpio44";
    function = "cci_i2c";
    drive-strength = <2>;
    bias-pull-down;
   };

   sdc2_off_state: sdc2-off-state {
    clk-pins {
     pins = "sdc2_clk";
     drive-strength = <2>;
     bias-disable;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     drive-strength = <2>;
     bias-pull-up;
    };

    data-pins {
     pins = "sdc2_data";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   sdc2_on_state: sdc2-on-state {
    clk-pins {
     pins = "sdc2_clk";
     drive-strength = <16>;
     bias-disable;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     drive-strength = <10>;
     bias-pull-up;
    };

    data-pins {
     pins = "sdc2_data";
     drive-strength = <10>;
     bias-pull-up;
    };
   };

   qup_uart9_default: qup-uart9-default-state {
    pins = "gpio25", "gpio26";
    function = "qup13_f2";
    drive-strength = <2>;
    bias-disable;
   };

   qup_i2c0_default: qup-i2c0-default-state {
    pins = "gpio0", "gpio1";
    function = "qup00";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c2_default: qup-i2c2-default-state {
    pins = "gpio45", "gpio46";
    function = "qup02";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c6_default: qup-i2c6-default-state {
    pins = "gpio13", "gpio14";
    function = "qup10";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c7_default: qup-i2c7-default-state {
    pins = "gpio27", "gpio28";
    function = "qup11";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c8_default: qup-i2c8-default-state {
    pins = "gpio19", "gpio20";
    function = "qup12";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c10_default: qup-i2c10-default-state {
    pins = "gpio4", "gpio5";
    function = "qup14";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,sm6350-smmu-500", "arm,mmu-500";
   reg = <0 0x15000000 0 0x100000>;
   #iommu-cells = <2>;
   #global-interrupts = <1>;
   interrupts = <0 65 4>,
         <0 95 4>,
         <0 96 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>,
         <0 322 4>,
         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,
         <0 330 4>,
         <0 331 4>,
         <0 332 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>,
         <0 344 4>,
         <0 345 4>,
         <0 401 4>,
         <0 402 4>,
         <0 403 4>,
         <0 404 4>,
         <0 405 4>,
         <0 406 4>,
         <0 407 4>,
         <0 408 4>,
         <0 409 4>,
         <0 410 4>,
         <0 411 4>,
         <0 412 4>,
         <0 413 4>;
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0x0 0x17a00000 0x0 0x10000>,
         <0x0 0x17a60000 0x0 0x100000>;
   interrupts = <1 8 4>;
  };

  watchdog@17c10000 {
   compatible = "qcom,apss-wdt-sm6350", "qcom,kpss-wdt";
   reg = <0 0x17c10000 0 0x1000>;
   clocks = <&sleep_clk>;
   interrupts = <0 0 4>;
  };

  timer@17c20000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0 0x17c20000 0x0 0x1000>;
   clock-frequency = <19200000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0 0 0x20000000>;

   frame@17c21000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 6 4>;
    reg = <0x17c21000 0x1000>,
          <0x17c22000 0x1000>;
   };

   frame@17c23000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0x17c23000 0x1000>;
    status = "disabled";
   };

   frame@17c25000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0x17c25000 0x1000>;
    status = "disabled";
   };

   frame@17c27000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0x17c27000 0x1000>;
    status = "disabled";
   };

   frame@17c29000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0x17c29000 0x1000>;
    status = "disabled";
   };

   frame@17c2b000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0x17c2b000 0x1000>;
    status = "disabled";
   };

   frame@17c2d000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0x17c2d000 0x1000>;
    status = "disabled";
   };
  };

  wifi: wifi@18800000 {
   compatible = "qcom,wcn3990-wifi";
   reg = <0 0x18800000 0 0x800000>;
   reg-names = "membase";
   memory-region = <&wlan_fw_mem>;
   interrupts = <0 414 4>,
         <0 415 4>,
         <0 416 4>,
         <0 417 4>,
         <0 418 4>,
         <0 419 4>,
         <0 420 4>,
         <0 421 4>,
         <0 422 4>,
         <0 423 4>,
         <0 424 4>,
         <0 425 4>;
   iommus = <&apps_smmu 0x20 0x1>;
   qcom,msa-fixed-perm;
   status = "disabled";
  };

  apps_rsc: rsc@18200000 {
   compatible = "qcom,rpmh-rsc";
   label = "apps_rsc";
   reg = <0x0 0x18200000 0x0 0x10000>,
    <0x0 0x18210000 0x0 0x10000>,
    <0x0 0x18220000 0x0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 2>, <0 3>,
       <1 3>, <3 1>;

   rpmhcc: clock-controller {
    compatible = "qcom,sm6350-rpmh-clk";
    #clock-cells = <1>;
    clock-names = "xo";
    clocks = <&xo_board>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,sm6350-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp2 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs: opp3 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp4 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp5 {
      opp-level = <192>;
     };

     rpmhpd_opp_nom: opp6 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp7 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp8 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp9 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp10 {
      opp-level = <416>;
     };
    };
   };

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };
  };

  osm_l3: interconnect@18321000 {
   compatible = "qcom,sm6350-osm-l3", "qcom,osm-l3";
   reg = <0x0 0x18321000 0x0 0x1000>;

   clocks = <&rpmhcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";

   #interconnect-cells = <1>;
  };

  cpufreq_hw: cpufreq@18323000 {
   compatible = "qcom,sm6350-cpufreq-hw", "qcom,cpufreq-hw";
   reg = <0 0x18323000 0 0x1000>, <0 0x18325800 0 0x1000>;
   reg-names = "freq-domain0", "freq-domain1";
   clocks = <&rpmhcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";

   #freq-domain-cells = <1>;
   #clock-cells = <1>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  clock-frequency = <19200000>;
  interrupts = <1 1 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 2 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 0 ((((1 << (8)) - 1) << 8) | 8)>;
 };
};
# 7 "arch/arm64/boot/dts/qcom/sm7225.dtsi" 2


&CPU0 { compatible = "qcom,kryo570"; };
&CPU1 { compatible = "qcom,kryo570"; };
&CPU2 { compatible = "qcom,kryo570"; };
&CPU3 { compatible = "qcom,kryo570"; };
&CPU4 { compatible = "qcom,kryo570"; };
&CPU5 { compatible = "qcom,kryo570"; };
&CPU6 { compatible = "qcom,kryo570"; };
&CPU7 { compatible = "qcom,kryo570"; };

&cpu0_opp_table {
 opp-1804800000 {
  opp-hz = /bits/ 64 <1804800000>;
  opp-peak-kBps = <(1804000 * 4 * 2 * 2) (1459200 * 16 * 2)>;
 };
};

&cpu6_opp_table {
 opp-2131200000 {
  opp-hz = /bits/ 64 <2131200000>;
  opp-peak-kBps = <(2092000 * 4 * 2 * 2) (1459200 * 16 * 2)>;
 };

 opp-2208000000 {
  opp-hz = /bits/ 64 <2208000000>;
  opp-peak-kBps = <(2092000 * 4 * 2 * 2) (1459200 * 16 * 2)>;
 };
};
# 18 "arch/arm64/boot/dts/qcom/sm7225-fairphone-fp4.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm6150l.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 7 "arch/arm64/boot/dts/qcom/pm6150l.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 9 "arch/arm64/boot/dts/qcom/pm6150l.dtsi" 2

/ {
 thermal-zones {
  pm6150l-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;

   thermal-sensors = <&pm6150l_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <125000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pm6150l_lsid4: pmic@4 {
  compatible = "qcom,pm6150l", "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm6150l_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x4 0x24 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm6150l_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   interrupts = <0x4 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   adc-chan@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   adc-chan@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   adc-chan@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
    label = "die_temp";
   };

   adc-chan@83 {
    reg = <0x83>;
    qcom,pre-scaling = <1 3>;
    label = "vph_pwr";
   };
  };

  pm6150l_adc_tm: adc-tm@3500 {
   compatible = "qcom,spmi-adc-tm5";
   reg = <0x3500>;
   interrupts = <0x4 0x35 0x0 1>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  pm6150l_gpios: gpio@c000 {
   compatible = "qcom,pm6150l-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm6150l_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pm6150l_lsid5: pmic@5 {
  compatible = "qcom,pm6150l", "qcom,spmi-pmic";
  reg = <0x5 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm6150l_flash: led-controller@d300 {
   compatible = "qcom,pm6150l-flash-led", "qcom,spmi-flash-led";
   reg = <0xd300>;
   status = "disabled";
  };

  pm6150l_wled: leds@d800 {
   compatible = "qcom,pm6150l-wled";
   reg = <0xd800>, <0xd900>;
   interrupts = <0x5 0xd8 0x1 1>;
   interrupt-names = "ovp";
   label = "backlight";

   status = "disabled";
  };
 };
};
# 19 "arch/arm64/boot/dts/qcom/sm7225-fairphone-fp4.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm6350.dtsi" 1
# 9 "arch/arm64/boot/dts/qcom/pm6350.dtsi"
/ {
 thermal-zones {
  pm6350-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pm6350_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <125000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pmic@0 {
  compatible = "qcom,pm6350", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm6350_pon: pon@800 {
   compatible = "qcom,pm8998-pon";
   reg = <0x800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pm6350_pwrkey: pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0x0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;
   };

   pm6350_resin: resin {
    compatible = "qcom,pm8941-resin";
    interrupts = <0x0 0x8 0x1 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    status = "disabled";
   };
  };

  pm6350_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x0 0x24 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm6350_gpios: gpio@c000 {
   compatible = "qcom,pm6350-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm6350_gpios 0 0 9>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@1 {
  compatible = "qcom,pm6350", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 20 "arch/arm64/boot/dts/qcom/sm7225-fairphone-fp4.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm7250b.dtsi" 1
# 10 "arch/arm64/boot/dts/qcom/pm7250b.dtsi"
/ {
 thermal-zones {
  pm7250b-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;

   thermal-sensors = <&pm7250b_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pmic@2 {
  compatible = "qcom,pm7250b", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm7250b_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x2 0x24 0x0 (2 | 1)>;
   io-channels = <&pm7250b_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm7250b_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   interrupts = <0x2 0x31 0x0 1>;

   adc-chan@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   adc-chan@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   adc-chan@2 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
    label = "die_temp";
   };

   adc-chan@7 {
    reg = <0x07>;
    qcom,pre-scaling = <1 1>;
    label = "usb_in_i_uv";
   };

   adc-chan@8 {
    reg = <0x08>;
    qcom,pre-scaling = <1 16>;
    label = "usb_in_v_div_16";
   };

   adc-chan@9 {
    reg = <0x09>;
    qcom,pre-scaling = <1 1>;
    label = "chg_temp";
   };

   adc-chan@e {
    reg = <0x0e>;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
    label = "smb1390_therm";
   };

   adc-chan@1e {
    reg = <0x1e>;
    qcom,pre-scaling = <1 6>;
    label = "chg_mid";
   };

   adc-chan@4b {
    reg = <0x4b>;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
    qcom,ratiometric;
    label = "bat_id";
   };

   adc-chan@83 {
    reg = <0x83>;
    qcom,pre-scaling = <1 3>;
    label = "vph_pwr";
   };

   adc-chan@84 {
    reg = <0x84>;
    qcom,pre-scaling = <1 3>;
    label = "vbat_sns";
   };

   adc-chan@99 {
    reg = <0x99>;
    qcom,pre-scaling = <1 3>;
    label = "chg_sbux";
   };
  };

  pm7250b_adc_tm: adc-tm@3500 {
   compatible = "qcom,spmi-adc-tm5";
   reg = <0x3500>;
   interrupts = <0x2 0x35 0x0 1>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };
 };

 pmic@3 {
  compatible = "qcom,pm7250b", "qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 21 "arch/arm64/boot/dts/qcom/sm7225-fairphone-fp4.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pmk8350.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 8 "arch/arm64/boot/dts/qcom/pmk8350.dtsi" 2
# 16 "arch/arm64/boot/dts/qcom/pmk8350.dtsi"
&spmi_bus {
 pmk8350: pmic@6 {
  compatible = "qcom,pmk8350", "qcom,spmi-pmic";
  reg = <6 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmk8350_pon: pon@1300 {
   compatible = "qcom,pmk8350-pon";
   reg = <0x1300>, <0x800>;
   reg-names = "hlos", "pbs";

   pon_pwrkey: pwrkey {
    compatible = "qcom,pmk8350-pwrkey";
    interrupts = <6 0x13 0x7 (2 | 1)>;
    linux,code = <116>;
    status = "disabled";
   };

   pon_resin: resin {
    compatible = "qcom,pmk8350-resin";
    interrupts = <6 0x13 0x6 (2 | 1)>;
    status = "disabled";
   };
  };

  pmk8350_vadc: adc@3100 {
   compatible = "qcom,spmi-adc7";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <6 0x31 0x0 1>;
   #io-channel-cells = <1>;
  };

  pmk8350_adc_tm: adc-tm@3400 {
   compatible = "qcom,adc-tm7";
   reg = <0x3400>;
   interrupts = <6 0x34 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #thermal-sensor-cells = <1>;
   status = "disabled";
  };

  pmk8350_rtc: rtc@6100 {
   compatible = "qcom,pmk8350-rtc";
   reg = <0x6100>, <0x6200>;
   reg-names = "rtc", "alarm";
   interrupts = <6 0x62 0x1 1>;
   status = "disabled";
  };

  pmk8350_gpios: gpio@b000 {
   compatible = "qcom,pmk8350-gpio", "qcom,spmi-gpio";
   reg = <0xb000>;
   gpio-controller;
   gpio-ranges = <&pmk8350_gpios 0 0 4>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 22 "arch/arm64/boot/dts/qcom/sm7225-fairphone-fp4.dts" 2

/ {
 model = "Fairphone 4";
 compatible = "fairphone,fp4", "qcom,sm7225";
 chassis-type = "handset";


 qcom,msm-id = <434 0x10000>, <459 0x10000>;
 qcom,board-id = <8 32>;

 aliases {
  serial0 = &uart9;
 };

 chosen {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  stdout-path = "serial0:115200n8";

  framebuffer0: framebuffer@a000000 {
   compatible = "simple-framebuffer";
   reg = <0 0xa0000000 0 (2340 * 1080 * 4)>;
   width = <1080>;
   height = <2340>;
   stride = <(1080 * 4)>;
   format = "a8r8g8b8";
  };
 };

 gpio-keys {
  compatible = "gpio-keys";
  pinctrl-names = "default";
  pinctrl-0 = <&gpio_keys_pin>;

  key-volume-up {
   label = "volume_up";
   linux,code = <115>;
   gpios = <&pm6350_gpios 2 1>;
  };
 };

 reserved-memory {





  memory@efe01000 {
   compatible = "qcom,rmtfs-mem";
   reg = <0 0xefe01000 0 0x600000>;
   no-map;

   qcom,client-id = <1>;
   qcom,vmid = <15>;
  };
 };

 thermal-zones {
  chg-skin-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&pm7250b_adc_tm 0>;

   trips {
    active-config0 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };
  };

  conn-thermal {
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&pm7250b_adc_tm 1>;

   trips {
    active-config0 {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "passive";
    };
   };
  };
 };
};

&adsp {
 firmware-name = "qcom/sm7225/fairphone4/adsp.mdt";
 status = "okay";
};

&apps_rsc {
 regulators-0 {
  compatible = "qcom,pm6350-rpmh-regulators";
  qcom,pmic-id = "a";

  vreg_s1a: smps1 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1200000>;
  };

  vreg_s2a: smps2 {
   regulator-min-microvolt = <1503000>;
   regulator-max-microvolt = <2048000>;
  };

  vreg_l2a: ldo2 {
   regulator-min-microvolt = <1503000>;
   regulator-max-microvolt = <1980000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3a: ldo3 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <3300000>;
   regulator-initial-mode = <3>;
  };

  vreg_l4a: ldo4 {
   regulator-min-microvolt = <352000>;
   regulator-max-microvolt = <801000>;
   regulator-initial-mode = <3>;
  };

  vreg_l5a: ldo5 {
   regulator-min-microvolt = <1503000>;
   regulator-max-microvolt = <1980000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6a: ldo6 {
   regulator-min-microvolt = <1710000>;
   regulator-max-microvolt = <3544000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7a: ldo7 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <1980000>;
   regulator-initial-mode = <3>;
  };

  vreg_l8a: ldo8 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l9a: ldo9 {
   regulator-min-microvolt = <1650000>;
   regulator-max-microvolt = <3401000>;
   regulator-initial-mode = <3>;
  };

  vreg_l11a: ldo11 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2000000>;
   regulator-initial-mode = <3>;
  };

  vreg_l12a: ldo12 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <1980000>;
   regulator-initial-mode = <3>;
  };

  vreg_l13a: ldo13 {
   regulator-min-microvolt = <570000>;
   regulator-max-microvolt = <650000>;
   regulator-initial-mode = <3>;
  };

  vreg_l14a: ldo14 {
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <1900000>;
   regulator-initial-mode = <3>;
  };

  vreg_l15a: ldo15 {
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1305000>;
   regulator-initial-mode = <3>;
  };

  vreg_l16a: ldo16 {
   regulator-min-microvolt = <830000>;
   regulator-max-microvolt = <921000>;
   regulator-initial-mode = <3>;
  };

  vreg_l18a: ldo18 {
   regulator-min-microvolt = <788000>;
   regulator-max-microvolt = <1049000>;
   regulator-initial-mode = <3>;
  };

  vreg_l19a: ldo19 {
   regulator-min-microvolt = <1080000>;
   regulator-max-microvolt = <1305000>;
   regulator-initial-mode = <3>;
  };

  vreg_l20a: ldo20 {
   regulator-min-microvolt = <530000>;
   regulator-max-microvolt = <801000>;
   regulator-initial-mode = <3>;
  };

  vreg_l21a: ldo21 {
   regulator-min-microvolt = <751000>;
   regulator-max-microvolt = <825000>;
   regulator-initial-mode = <3>;
  };

  vreg_l22a: ldo22 {
   regulator-min-microvolt = <1080000>;
   regulator-max-microvolt = <1305000>;
   regulator-initial-mode = <3>;
  };
 };

 regulators-1 {
  compatible = "qcom,pm6150l-rpmh-regulators";
  qcom,pmic-id = "e";

  vreg_s8e: smps8 {
   regulator-min-microvolt = <313000>;
   regulator-max-microvolt = <1395000>;
  };

  vreg_l1e: ldo1 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <1980000>;
   regulator-initial-mode = <3>;
  };

  vreg_l2e: ldo2 {
   regulator-min-microvolt = <1170000>;
   regulator-max-microvolt = <1305000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3e: ldo3 {
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1299000>;
   regulator-initial-mode = <3>;
  };

  vreg_l4e: ldo4 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <3300000>;
   regulator-initial-mode = <3>;
  };

  vreg_l5e: ldo5 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <3300000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6e: ldo6 {
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <2950000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l7e: ldo7 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <3544000>;
   regulator-initial-mode = <3>;
  };

  vreg_l8e: ldo8 {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <2000000>;
   regulator-initial-mode = <3>;
  };

  vreg_l9e: ldo9 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l10e: ldo10 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3401000>;
   regulator-initial-mode = <3>;
  };

  vreg_l11e: ldo11 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3401000>;
   regulator-initial-mode = <3>;
  };

  vreg_bob: bob {
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <5492000>;
   regulator-initial-mode = <2>;
   regulator-allow-bypass;
  };
 };
};

&cci0 {
 status = "okay";
};

&cci0_i2c0 {

};

&cci0_i2c1 {

};

&cci1 {
 status = "okay";
};

&cci1_i2c0 {

};

&cdsp {
 firmware-name = "qcom/sm7225/fairphone4/cdsp.mdt";
 status = "okay";
};

&gpi_dma0 {
 status = "okay";
};

&gpi_dma1 {
 status = "okay";
};

&i2c0 {
 clock-frequency = <400000>;
 status = "okay";





};

&i2c8 {
 clock-frequency = <400000>;
 status = "okay";


};

&i2c10 {
 clock-frequency = <400000>;
 status = "okay";





 haptics@5a {
  compatible = "awinic,aw8695";
  reg = <0x5a>;
  interrupts-extended = <&tlmm 85 2>;
  reset-gpios = <&tlmm 90 0>;

  awinic,f0-preset = <2350>;
  awinic,f0-coefficient = <260>;
  awinic,f0-calibration-percent = <7>;
  awinic,drive-level = <125>;

  awinic,f0-detection-play-time = <5>;
  awinic,f0-detection-wait-time = <3>;
  awinic,f0-detection-repeat = <2>;
  awinic,f0-detection-trace = <15>;

  awinic,boost-debug = /bits/ 8 <0x30 0xeb 0xd4>;
  awinic,tset = /bits/ 8 <0x12>;
  awinic,r-spare = /bits/ 8 <0x68>;

  awinic,bemf-upper-threshold = <4104>;
  awinic,bemf-lower-threshold = <1016>;
 };
};

&ipa {
 qcom,gsi-loader = "self";
 memory-region = <&pil_ipa_fw_mem>;
 firmware-name = "qcom/sm7225/fairphone4/ipa_fws.mdt";
 status = "okay";
};

&mpss {
 firmware-name = "qcom/sm7225/fairphone4/modem.mdt";
 status = "okay";
};

&pm6150l_flash {
 status = "okay";

 led-0 {
  function = "flash";
  color = <6>;
  led-sources = <1>;
  led-max-microamp = <180000>;
  flash-max-microamp = <1000000>;
  flash-max-timeout-us = <1280000>;
 };

 led-1 {
  function = "flash";
  color = <0>;
  led-sources = <2>;
  led-max-microamp = <180000>;
  flash-max-microamp = <1000000>;
  flash-max-timeout-us = <1280000>;
 };
};

&pm6150l_wled {
 qcom,switching-freq = <800>;
 qcom,current-limit-microamp = <20000>;
 qcom,num-strings = <2>;

 status = "okay";
};

&pm6350_gpios {
 gpio_keys_pin: gpio-keys-state {
  pins = "gpio2";
  function = "normal";
  bias-pull-up;
  input-enable;
  power-source = <0>;
 };
};

&pm6350_resin {
 linux,code = <114>;
 status = "okay";
};

&pm7250b_adc {
 adc-chan@4d {
  reg = <0x4d>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
  label = "charger_skin_therm";
 };

 adc-chan@4f {
  reg = <0x4f>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
  label = "conn_therm";
 };
};

&pm7250b_adc_tm {
 status = "okay";

 charger-skin-therm@0 {
  reg = <0>;
  io-channels = <&pm7250b_adc 0x4d>;
  qcom,ratiometric;
  qcom,hw-settle-time-us = <200>;
 };

 conn-therm@1 {
  reg = <1>;
  io-channels = <&pm7250b_adc 0x4f>;
  qcom,ratiometric;
  qcom,hw-settle-time-us = <200>;
 };
};

&pmk8350_rtc {
 status = "okay";
};

&pmk8350_vadc {
 adc-chan@644 {
  reg = <(6 << 8 | 0x44)>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
  label = "xo_therm";
 };
};

&qupv3_id_0 {
 status = "okay";
};

&qupv3_id_1 {
 status = "okay";
};

&sdc2_off_state {
 sd-cd-pins {
  pins = "gpio94";
  function = "gpio";
  drive-strength = <2>;
  bias-disable;
 };
};

&sdc2_on_state {
 sd-cd-pins {
  pins = "gpio94";
  function = "gpio";
  drive-strength = <2>;
  bias-pull-up;
 };
};

&sdhc_2 {
 vmmc-supply = <&vreg_l9e>;
 vqmmc-supply = <&vreg_l6e>;

 cd-gpios = <&tlmm 94 1>;

 status = "okay";
};

&tlmm {
 gpio-reserved-ranges = <13 4>, <56 2>;
};

&uart9 {
 status = "okay";
};

&ufs_mem_hc {
 reset-gpios = <&tlmm 156 1>;

 vcc-supply = <&vreg_l7e>;
 vcc-max-microamp = <800000>;
 vccq2-supply = <&vreg_l12a>;
 vccq2-max-microamp = <800000>;

 status = "okay";
};

&ufs_mem_phy {
 vdda-phy-supply = <&vreg_l18a>;
 vdda-pll-supply = <&vreg_l22a>;

 status = "okay";
};

&usb_1 {
 status = "okay";
};

&usb_1_dwc3 {
 maximum-speed = "super-speed";
 dr_mode = "peripheral";
};

&usb_1_hsphy {
 vdd-supply = <&vreg_l18a>;
 vdda-pll-supply = <&vreg_l2a>;
 vdda-phy-dpdm-supply = <&vreg_l3a>;

 status = "okay";
};

&usb_1_qmpphy {
 vdda-phy-supply = <&vreg_l22a>;
 vdda-pll-supply = <&vreg_l16a>;

 status = "okay";
};

&wifi {
 vdd-0.8-cx-mx-supply = <&vreg_l4a>;
 vdd-1.8-xo-supply = <&vreg_l7a>;
 vdd-1.3-rfa-supply = <&vreg_l2e>;
 vdd-3.3-ch0-supply = <&vreg_l10e>;
 vdd-3.3-ch1-supply = <&vreg_l11e>;

 status = "okay";
};
