verilog xil_defaultlib --include "../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/ec67/hdl" --include "../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/e257/hdl" --include "../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/2702/hdl/verilog" --include "../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/4676/hdl/verilog" \
"../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_fadd_32nshbi.v" \
"../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_fcmp_32nsjbC.v" \
"../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_fmul_32nsibs.v" \
"../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_hidden1LafYi.v" \
"../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer1Bias.v" \
"../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer1Weibkb.v" \
"../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer2Bias.v" \
"../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer2Weicud.v" \
"../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_mux_42_32kbM.v" \
"../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_outputWeidEe.v" \
"../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_training_eOg.v" \
"../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/regslice_core.v" \
"../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS.v" \
"../../../bd/design_3/ip/design_3_zynq_ultra_ps_e_0_0/sim/design_3_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_3/ip/design_3_xbar_0/sim/design_3_xbar_0.v" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/sim/bd_17c8.v" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_0/sim/bd_17c8_one_0.v" \

sv xil_defaultlib --include "../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/ec67/hdl" --include "../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/e257/hdl" --include "../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/2702/hdl/verilog" --include "../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/4676/hdl/verilog" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_2/sim/bd_17c8_arsw_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_3/sim/bd_17c8_rsw_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_4/sim/bd_17c8_awsw_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_5/sim/bd_17c8_wsw_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_6/sim/bd_17c8_bsw_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_7/sim/bd_17c8_s00mmu_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_8/sim/bd_17c8_s00tr_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_9/sim/bd_17c8_s00sic_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_10/sim/bd_17c8_s00a2s_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_11/sim/bd_17c8_sarn_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_12/sim/bd_17c8_srn_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_13/sim/bd_17c8_s01mmu_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_14/sim/bd_17c8_s01tr_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_15/sim/bd_17c8_s01sic_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_16/sim/bd_17c8_s01a2s_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_17/sim/bd_17c8_sawn_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_18/sim/bd_17c8_swn_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_19/sim/bd_17c8_sbn_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_20/sim/bd_17c8_m00s2a_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_21/sim/bd_17c8_m00arn_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_22/sim/bd_17c8_m00rn_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_23/sim/bd_17c8_m00awn_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_24/sim/bd_17c8_m00wn_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_25/sim/bd_17c8_m00bn_0.sv" \
"../../../bd/design_3/ip/design_3_axi_smc_0/bd_0/ip/ip_26/sim/bd_17c8_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/ec67/hdl" --include "../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/e257/hdl" --include "../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/2702/hdl/verilog" --include "../../../../mlp_HLS.srcs/sources_1/bd/design_3/ipshared/4676/hdl/verilog" \
"../../../bd/design_3/ip/design_3_axi_smc_0/sim/design_3_axi_smc_0.v" \
"../../../bd/design_3/ip/design_3_axi_bram_ctrl_0_bram_0/sim/design_3_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/design_3/ip/design_3_auto_ds_0/sim/design_3_auto_ds_0.v" \
"../../../bd/design_3/ip/design_3_auto_pc_0/sim/design_3_auto_pc_0.v" \
"../../../bd/design_3/ip/design_3_auto_ds_1/sim/design_3_auto_ds_1.v" \
"../../../bd/design_3/sim/design_3.v" \

verilog xil_defaultlib "glbl.v"

nosort
