Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 28 15:38:00 2023
| Host         : DESKTOP-9VRBO84 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 78 register/latch pins with no clock driven by root clock pin: clk_1k1/clk_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: keypad1/clk_10_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: keypad1/clk_10_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 859 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.286        0.000                      0                 3116        0.129        0.000                      0                 3116        3.000        0.000                       0                  1354  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
ori_clk                        {0.000 5.000}        10.000          100.000         
  clkfbout_cpuclk              {0.000 5.000}        10.000          100.000         
  single_cycle_cpu_clk_cpuclk  {0.000 50.000}       100.000         10.000          
  uart_clk_cpuclk              {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ori_clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clkfbout_cpuclk                                                                                                                                                                7.845        0.000                       0                     3  
  single_cycle_cpu_clk_cpuclk       22.286        0.000                      0                 2669        0.278        0.000                      0                 2669       49.500        0.000                       0                  1160  
  uart_clk_cpuclk                   93.750        0.000                      0                  319        0.129        0.000                      0                  319       49.020        0.000                       0                   190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
uart_clk_cpuclk              single_cycle_cpu_clk_cpuclk       41.550        0.000                      0                  656        0.676        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ori_clk
  To Clock:  ori_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ori_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ori_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpuclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    cpuclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  single_cycle_cpu_clk_cpuclk
  To Clock:  single_cycle_cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       22.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.286ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch/switch_data_reg[10]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.528ns  (logic 4.660ns (18.999%)  route 19.868ns (81.001%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -2.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 48.622 - 50.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        2.116    -0.368    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.150    -0.218 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.194     1.976    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.632 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.549     6.181    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[0]
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.124     6.305 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.440    11.745    decoder/douta[22]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.869 r  decoder/PC[29]_i_15/O
                         net (fo=1, routed)           0.000    11.869    decoder/PC[29]_i_15_n_0
    SLICE_X61Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    12.086 r  decoder/PC_reg[29]_i_9/O
                         net (fo=1, routed)           1.017    13.103    decoder/PC_reg[29]_i_9_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.299    13.402 r  decoder/PC[29]_i_3/O
                         net (fo=40, routed)          2.316    15.718    decoder/read_data_1[29]
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.124    15.842 r  decoder/register[0][0]_i_66/O
                         net (fo=13, routed)          1.041    16.883    decoder/register[0][0]_i_66_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124    17.007 f  decoder/o_4[14]_i_108/O
                         net (fo=8, routed)           0.914    17.921    decoder/o_4[14]_i_108_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124    18.045 f  decoder/o_4[14]_i_65/O
                         net (fo=5, routed)           0.779    18.824    decoder/o_4[14]_i_65_n_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I2_O)        0.124    18.948 f  decoder/ram_i_428/O
                         net (fo=2, routed)           0.678    19.626    decoder/ram_i_428_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I3_O)        0.124    19.750 f  decoder/ram_i_203/O
                         net (fo=1, routed)           0.944    20.694    prgrom/register_reg[27][0]_7
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.124    20.818 f  prgrom/ram_i_87/O
                         net (fo=1, routed)           0.745    21.563    prgrom/ram_i_87_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I2_O)        0.124    21.687 r  prgrom/ram_i_51/O
                         net (fo=3, routed)           1.585    23.273    prgrom/alu_result[13]
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.124    23.397 f  prgrom/o_4[14]_i_5/O
                         net (fo=3, routed)           0.605    24.001    prgrom/o_4[14]_i_5_n_0
    SLICE_X57Y61         LUT5 (Prop_lut5_I1_O)        0.124    24.125 f  prgrom/ioread_data_reg[15]_i_5/O
                         net (fo=19, routed)          0.722    24.848    prgrom/ioread_data_reg[15]_i_5_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    24.972 r  prgrom/switch_data[15]_i_1/O
                         net (fo=16, routed)          1.532    26.504    switch/E[0]
    SLICE_X72Y64         FDCE                                         r  switch/switch_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.587    48.622    switch/single_cycle_cpu_clk
    SLICE_X72Y64         FDCE                                         r  switch/switch_data_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.103    
                         clock uncertainty           -0.111    48.992    
    SLICE_X72Y64         FDCE (Setup_fdce_C_CE)      -0.202    48.790    switch/switch_data_reg[10]
  -------------------------------------------------------------------
                         required time                         48.790    
                         arrival time                         -26.504    
  -------------------------------------------------------------------
                         slack                                 22.286    

Slack (MET) :             22.286ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch/switch_data_reg[11]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.528ns  (logic 4.660ns (18.999%)  route 19.868ns (81.001%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -2.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 48.622 - 50.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        2.116    -0.368    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.150    -0.218 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.194     1.976    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.632 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.549     6.181    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[0]
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.124     6.305 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.440    11.745    decoder/douta[22]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.869 r  decoder/PC[29]_i_15/O
                         net (fo=1, routed)           0.000    11.869    decoder/PC[29]_i_15_n_0
    SLICE_X61Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    12.086 r  decoder/PC_reg[29]_i_9/O
                         net (fo=1, routed)           1.017    13.103    decoder/PC_reg[29]_i_9_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.299    13.402 r  decoder/PC[29]_i_3/O
                         net (fo=40, routed)          2.316    15.718    decoder/read_data_1[29]
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.124    15.842 r  decoder/register[0][0]_i_66/O
                         net (fo=13, routed)          1.041    16.883    decoder/register[0][0]_i_66_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124    17.007 f  decoder/o_4[14]_i_108/O
                         net (fo=8, routed)           0.914    17.921    decoder/o_4[14]_i_108_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124    18.045 f  decoder/o_4[14]_i_65/O
                         net (fo=5, routed)           0.779    18.824    decoder/o_4[14]_i_65_n_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I2_O)        0.124    18.948 f  decoder/ram_i_428/O
                         net (fo=2, routed)           0.678    19.626    decoder/ram_i_428_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I3_O)        0.124    19.750 f  decoder/ram_i_203/O
                         net (fo=1, routed)           0.944    20.694    prgrom/register_reg[27][0]_7
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.124    20.818 f  prgrom/ram_i_87/O
                         net (fo=1, routed)           0.745    21.563    prgrom/ram_i_87_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I2_O)        0.124    21.687 r  prgrom/ram_i_51/O
                         net (fo=3, routed)           1.585    23.273    prgrom/alu_result[13]
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.124    23.397 f  prgrom/o_4[14]_i_5/O
                         net (fo=3, routed)           0.605    24.001    prgrom/o_4[14]_i_5_n_0
    SLICE_X57Y61         LUT5 (Prop_lut5_I1_O)        0.124    24.125 f  prgrom/ioread_data_reg[15]_i_5/O
                         net (fo=19, routed)          0.722    24.848    prgrom/ioread_data_reg[15]_i_5_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    24.972 r  prgrom/switch_data[15]_i_1/O
                         net (fo=16, routed)          1.532    26.504    switch/E[0]
    SLICE_X72Y64         FDCE                                         r  switch/switch_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.587    48.622    switch/single_cycle_cpu_clk
    SLICE_X72Y64         FDCE                                         r  switch/switch_data_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.103    
                         clock uncertainty           -0.111    48.992    
    SLICE_X72Y64         FDCE (Setup_fdce_C_CE)      -0.202    48.790    switch/switch_data_reg[11]
  -------------------------------------------------------------------
                         required time                         48.790    
                         arrival time                         -26.504    
  -------------------------------------------------------------------
                         slack                                 22.286    

Slack (MET) :             22.286ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch/switch_data_reg[12]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.528ns  (logic 4.660ns (18.999%)  route 19.868ns (81.001%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -2.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 48.622 - 50.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        2.116    -0.368    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.150    -0.218 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.194     1.976    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.632 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.549     6.181    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[0]
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.124     6.305 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.440    11.745    decoder/douta[22]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.869 r  decoder/PC[29]_i_15/O
                         net (fo=1, routed)           0.000    11.869    decoder/PC[29]_i_15_n_0
    SLICE_X61Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    12.086 r  decoder/PC_reg[29]_i_9/O
                         net (fo=1, routed)           1.017    13.103    decoder/PC_reg[29]_i_9_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.299    13.402 r  decoder/PC[29]_i_3/O
                         net (fo=40, routed)          2.316    15.718    decoder/read_data_1[29]
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.124    15.842 r  decoder/register[0][0]_i_66/O
                         net (fo=13, routed)          1.041    16.883    decoder/register[0][0]_i_66_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124    17.007 f  decoder/o_4[14]_i_108/O
                         net (fo=8, routed)           0.914    17.921    decoder/o_4[14]_i_108_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124    18.045 f  decoder/o_4[14]_i_65/O
                         net (fo=5, routed)           0.779    18.824    decoder/o_4[14]_i_65_n_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I2_O)        0.124    18.948 f  decoder/ram_i_428/O
                         net (fo=2, routed)           0.678    19.626    decoder/ram_i_428_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I3_O)        0.124    19.750 f  decoder/ram_i_203/O
                         net (fo=1, routed)           0.944    20.694    prgrom/register_reg[27][0]_7
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.124    20.818 f  prgrom/ram_i_87/O
                         net (fo=1, routed)           0.745    21.563    prgrom/ram_i_87_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I2_O)        0.124    21.687 r  prgrom/ram_i_51/O
                         net (fo=3, routed)           1.585    23.273    prgrom/alu_result[13]
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.124    23.397 f  prgrom/o_4[14]_i_5/O
                         net (fo=3, routed)           0.605    24.001    prgrom/o_4[14]_i_5_n_0
    SLICE_X57Y61         LUT5 (Prop_lut5_I1_O)        0.124    24.125 f  prgrom/ioread_data_reg[15]_i_5/O
                         net (fo=19, routed)          0.722    24.848    prgrom/ioread_data_reg[15]_i_5_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    24.972 r  prgrom/switch_data[15]_i_1/O
                         net (fo=16, routed)          1.532    26.504    switch/E[0]
    SLICE_X72Y64         FDCE                                         r  switch/switch_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.587    48.622    switch/single_cycle_cpu_clk
    SLICE_X72Y64         FDCE                                         r  switch/switch_data_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.103    
                         clock uncertainty           -0.111    48.992    
    SLICE_X72Y64         FDCE (Setup_fdce_C_CE)      -0.202    48.790    switch/switch_data_reg[12]
  -------------------------------------------------------------------
                         required time                         48.790    
                         arrival time                         -26.504    
  -------------------------------------------------------------------
                         slack                                 22.286    

Slack (MET) :             22.286ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            switch/switch_data_reg[13]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.528ns  (logic 4.660ns (18.999%)  route 19.868ns (81.001%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -2.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 48.622 - 50.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        2.116    -0.368    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.150    -0.218 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.194     1.976    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.632 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.549     6.181    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[0]
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.124     6.305 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.440    11.745    decoder/douta[22]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.869 r  decoder/PC[29]_i_15/O
                         net (fo=1, routed)           0.000    11.869    decoder/PC[29]_i_15_n_0
    SLICE_X61Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    12.086 r  decoder/PC_reg[29]_i_9/O
                         net (fo=1, routed)           1.017    13.103    decoder/PC_reg[29]_i_9_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.299    13.402 r  decoder/PC[29]_i_3/O
                         net (fo=40, routed)          2.316    15.718    decoder/read_data_1[29]
    SLICE_X36Y59         LUT4 (Prop_lut4_I3_O)        0.124    15.842 r  decoder/register[0][0]_i_66/O
                         net (fo=13, routed)          1.041    16.883    decoder/register[0][0]_i_66_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124    17.007 f  decoder/o_4[14]_i_108/O
                         net (fo=8, routed)           0.914    17.921    decoder/o_4[14]_i_108_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124    18.045 f  decoder/o_4[14]_i_65/O
                         net (fo=5, routed)           0.779    18.824    decoder/o_4[14]_i_65_n_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I2_O)        0.124    18.948 f  decoder/ram_i_428/O
                         net (fo=2, routed)           0.678    19.626    decoder/ram_i_428_n_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I3_O)        0.124    19.750 f  decoder/ram_i_203/O
                         net (fo=1, routed)           0.944    20.694    prgrom/register_reg[27][0]_7
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.124    20.818 f  prgrom/ram_i_87/O
                         net (fo=1, routed)           0.745    21.563    prgrom/ram_i_87_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I2_O)        0.124    21.687 r  prgrom/ram_i_51/O
                         net (fo=3, routed)           1.585    23.273    prgrom/alu_result[13]
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.124    23.397 f  prgrom/o_4[14]_i_5/O
                         net (fo=3, routed)           0.605    24.001    prgrom/o_4[14]_i_5_n_0
    SLICE_X57Y61         LUT5 (Prop_lut5_I1_O)        0.124    24.125 f  prgrom/ioread_data_reg[15]_i_5/O
                         net (fo=19, routed)          0.722    24.848    prgrom/ioread_data_reg[15]_i_5_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I0_O)        0.124    24.972 r  prgrom/switch_data[15]_i_1/O
                         net (fo=16, routed)          1.532    26.504    switch/E[0]
    SLICE_X72Y64         FDCE                                         r  switch/switch_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.587    48.622    switch/single_cycle_cpu_clk
    SLICE_X72Y64         FDCE                                         r  switch/switch_data_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.103    
                         clock uncertainty           -0.111    48.992    
    SLICE_X72Y64         FDCE (Setup_fdce_C_CE)      -0.202    48.790    switch/switch_data_reg[13]
  -------------------------------------------------------------------
                         required time                         48.790    
                         arrival time                         -26.504    
  -------------------------------------------------------------------
                         slack                                 22.286    

Slack (MET) :             22.491ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.243ns  (logic 4.536ns (18.711%)  route 19.707ns (81.289%))
  Logic Levels:           13  (LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -2.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 48.542 - 50.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        2.116    -0.368    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.150    -0.218 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.194     1.976    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.632 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.549     6.181    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[0]
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.124     6.305 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.440    11.745    decoder/douta[22]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.869 r  decoder/PC[29]_i_15/O
                         net (fo=1, routed)           0.000    11.869    decoder/PC[29]_i_15_n_0
    SLICE_X61Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    12.086 r  decoder/PC_reg[29]_i_9/O
                         net (fo=1, routed)           1.017    13.103    decoder/PC_reg[29]_i_9_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.299    13.402 r  decoder/PC[29]_i_3/O
                         net (fo=40, routed)          2.560    15.962    decoder/read_data_1[29]
    SLICE_X45Y59         LUT5 (Prop_lut5_I1_O)        0.124    16.086 f  decoder/register[0][30]_i_37/O
                         net (fo=6, routed)           1.000    17.086    decoder/register[0][30]_i_37_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.210 r  decoder/led_light[2]_i_47/O
                         net (fo=2, routed)           0.817    18.026    decoder/led_light[2]_i_47_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    18.150 f  decoder/led_light[15]_i_65/O
                         net (fo=3, routed)           0.833    18.984    decoder/led_light[15]_i_65_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.108 f  decoder/led_light[15]_i_57/O
                         net (fo=2, routed)           0.987    20.095    decoder/led_light[15]_i_57_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.219 f  decoder/led_light[15]_i_50/O
                         net (fo=1, routed)           0.639    20.858    prgrom/register_reg[27][0]_5
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.124    20.982 r  prgrom/led_light[15]_i_35/O
                         net (fo=1, routed)           1.004    21.986    prgrom/led_light[15]_i_35_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I4_O)        0.124    22.110 f  prgrom/led_light[15]_i_13/O
                         net (fo=1, routed)           1.000    23.109    prgrom/led_light[15]_i_13_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I3_O)        0.124    23.233 f  prgrom/led_light[15]_i_3/O
                         net (fo=21, routed)          0.844    24.078    prgrom/led_light[15]_i_3_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I0_O)        0.124    24.202 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.018    26.219    led_light/E[0]
    SLICE_X33Y81         FDCE                                         r  led_light/led_light_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.507    48.542    led_light/single_cycle_cpu_clk
    SLICE_X33Y81         FDCE                                         r  led_light/led_light_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.023    
                         clock uncertainty           -0.111    48.912    
    SLICE_X33Y81         FDCE (Setup_fdce_C_CE)      -0.202    48.710    led_light/led_light_reg[0]
  -------------------------------------------------------------------
                         required time                         48.710    
                         arrival time                         -26.219    
  -------------------------------------------------------------------
                         slack                                 22.491    

Slack (MET) :             22.491ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[14]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.243ns  (logic 4.536ns (18.711%)  route 19.707ns (81.289%))
  Logic Levels:           13  (LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -2.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 48.542 - 50.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        2.116    -0.368    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.150    -0.218 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.194     1.976    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.632 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.549     6.181    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[0]
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.124     6.305 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.440    11.745    decoder/douta[22]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.869 r  decoder/PC[29]_i_15/O
                         net (fo=1, routed)           0.000    11.869    decoder/PC[29]_i_15_n_0
    SLICE_X61Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    12.086 r  decoder/PC_reg[29]_i_9/O
                         net (fo=1, routed)           1.017    13.103    decoder/PC_reg[29]_i_9_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.299    13.402 r  decoder/PC[29]_i_3/O
                         net (fo=40, routed)          2.560    15.962    decoder/read_data_1[29]
    SLICE_X45Y59         LUT5 (Prop_lut5_I1_O)        0.124    16.086 f  decoder/register[0][30]_i_37/O
                         net (fo=6, routed)           1.000    17.086    decoder/register[0][30]_i_37_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.210 r  decoder/led_light[2]_i_47/O
                         net (fo=2, routed)           0.817    18.026    decoder/led_light[2]_i_47_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    18.150 f  decoder/led_light[15]_i_65/O
                         net (fo=3, routed)           0.833    18.984    decoder/led_light[15]_i_65_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.108 f  decoder/led_light[15]_i_57/O
                         net (fo=2, routed)           0.987    20.095    decoder/led_light[15]_i_57_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.219 f  decoder/led_light[15]_i_50/O
                         net (fo=1, routed)           0.639    20.858    prgrom/register_reg[27][0]_5
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.124    20.982 r  prgrom/led_light[15]_i_35/O
                         net (fo=1, routed)           1.004    21.986    prgrom/led_light[15]_i_35_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I4_O)        0.124    22.110 f  prgrom/led_light[15]_i_13/O
                         net (fo=1, routed)           1.000    23.109    prgrom/led_light[15]_i_13_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I3_O)        0.124    23.233 f  prgrom/led_light[15]_i_3/O
                         net (fo=21, routed)          0.844    24.078    prgrom/led_light[15]_i_3_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I0_O)        0.124    24.202 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.018    26.219    led_light/E[0]
    SLICE_X33Y81         FDCE                                         r  led_light/led_light_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.507    48.542    led_light/single_cycle_cpu_clk
    SLICE_X33Y81         FDCE                                         r  led_light/led_light_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.023    
                         clock uncertainty           -0.111    48.912    
    SLICE_X33Y81         FDCE (Setup_fdce_C_CE)      -0.202    48.710    led_light/led_light_reg[14]
  -------------------------------------------------------------------
                         required time                         48.710    
                         arrival time                         -26.219    
  -------------------------------------------------------------------
                         slack                                 22.491    

Slack (MET) :             22.491ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.243ns  (logic 4.536ns (18.711%)  route 19.707ns (81.289%))
  Logic Levels:           13  (LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -2.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 48.542 - 50.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        2.116    -0.368    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.150    -0.218 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.194     1.976    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.632 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.549     6.181    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[0]
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.124     6.305 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.440    11.745    decoder/douta[22]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.869 r  decoder/PC[29]_i_15/O
                         net (fo=1, routed)           0.000    11.869    decoder/PC[29]_i_15_n_0
    SLICE_X61Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    12.086 r  decoder/PC_reg[29]_i_9/O
                         net (fo=1, routed)           1.017    13.103    decoder/PC_reg[29]_i_9_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.299    13.402 r  decoder/PC[29]_i_3/O
                         net (fo=40, routed)          2.560    15.962    decoder/read_data_1[29]
    SLICE_X45Y59         LUT5 (Prop_lut5_I1_O)        0.124    16.086 f  decoder/register[0][30]_i_37/O
                         net (fo=6, routed)           1.000    17.086    decoder/register[0][30]_i_37_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.210 r  decoder/led_light[2]_i_47/O
                         net (fo=2, routed)           0.817    18.026    decoder/led_light[2]_i_47_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    18.150 f  decoder/led_light[15]_i_65/O
                         net (fo=3, routed)           0.833    18.984    decoder/led_light[15]_i_65_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.108 f  decoder/led_light[15]_i_57/O
                         net (fo=2, routed)           0.987    20.095    decoder/led_light[15]_i_57_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.219 f  decoder/led_light[15]_i_50/O
                         net (fo=1, routed)           0.639    20.858    prgrom/register_reg[27][0]_5
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.124    20.982 r  prgrom/led_light[15]_i_35/O
                         net (fo=1, routed)           1.004    21.986    prgrom/led_light[15]_i_35_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I4_O)        0.124    22.110 f  prgrom/led_light[15]_i_13/O
                         net (fo=1, routed)           1.000    23.109    prgrom/led_light[15]_i_13_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I3_O)        0.124    23.233 f  prgrom/led_light[15]_i_3/O
                         net (fo=21, routed)          0.844    24.078    prgrom/led_light[15]_i_3_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I0_O)        0.124    24.202 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.018    26.219    led_light/E[0]
    SLICE_X33Y81         FDCE                                         r  led_light/led_light_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.507    48.542    led_light/single_cycle_cpu_clk
    SLICE_X33Y81         FDCE                                         r  led_light/led_light_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.023    
                         clock uncertainty           -0.111    48.912    
    SLICE_X33Y81         FDCE (Setup_fdce_C_CE)      -0.202    48.710    led_light/led_light_reg[1]
  -------------------------------------------------------------------
                         required time                         48.710    
                         arrival time                         -26.219    
  -------------------------------------------------------------------
                         slack                                 22.491    

Slack (MET) :             22.491ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.243ns  (logic 4.536ns (18.711%)  route 19.707ns (81.289%))
  Logic Levels:           13  (LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -2.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 48.542 - 50.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        2.116    -0.368    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.150    -0.218 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.194     1.976    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.632 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.549     6.181    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[0]
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.124     6.305 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.440    11.745    decoder/douta[22]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.869 r  decoder/PC[29]_i_15/O
                         net (fo=1, routed)           0.000    11.869    decoder/PC[29]_i_15_n_0
    SLICE_X61Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    12.086 r  decoder/PC_reg[29]_i_9/O
                         net (fo=1, routed)           1.017    13.103    decoder/PC_reg[29]_i_9_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.299    13.402 r  decoder/PC[29]_i_3/O
                         net (fo=40, routed)          2.560    15.962    decoder/read_data_1[29]
    SLICE_X45Y59         LUT5 (Prop_lut5_I1_O)        0.124    16.086 f  decoder/register[0][30]_i_37/O
                         net (fo=6, routed)           1.000    17.086    decoder/register[0][30]_i_37_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.210 r  decoder/led_light[2]_i_47/O
                         net (fo=2, routed)           0.817    18.026    decoder/led_light[2]_i_47_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    18.150 f  decoder/led_light[15]_i_65/O
                         net (fo=3, routed)           0.833    18.984    decoder/led_light[15]_i_65_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.108 f  decoder/led_light[15]_i_57/O
                         net (fo=2, routed)           0.987    20.095    decoder/led_light[15]_i_57_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.219 f  decoder/led_light[15]_i_50/O
                         net (fo=1, routed)           0.639    20.858    prgrom/register_reg[27][0]_5
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.124    20.982 r  prgrom/led_light[15]_i_35/O
                         net (fo=1, routed)           1.004    21.986    prgrom/led_light[15]_i_35_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I4_O)        0.124    22.110 f  prgrom/led_light[15]_i_13/O
                         net (fo=1, routed)           1.000    23.109    prgrom/led_light[15]_i_13_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I3_O)        0.124    23.233 f  prgrom/led_light[15]_i_3/O
                         net (fo=21, routed)          0.844    24.078    prgrom/led_light[15]_i_3_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I0_O)        0.124    24.202 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.018    26.219    led_light/E[0]
    SLICE_X33Y81         FDCE                                         r  led_light/led_light_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.507    48.542    led_light/single_cycle_cpu_clk
    SLICE_X33Y81         FDCE                                         r  led_light/led_light_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.023    
                         clock uncertainty           -0.111    48.912    
    SLICE_X33Y81         FDCE (Setup_fdce_C_CE)      -0.202    48.710    led_light/led_light_reg[2]
  -------------------------------------------------------------------
                         required time                         48.710    
                         arrival time                         -26.219    
  -------------------------------------------------------------------
                         slack                                 22.491    

Slack (MET) :             22.498ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[10]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.234ns  (logic 4.536ns (18.717%)  route 19.698ns (81.283%))
  Logic Levels:           13  (LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -2.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 48.540 - 50.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        2.116    -0.368    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.150    -0.218 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.194     1.976    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.632 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.549     6.181    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[0]
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.124     6.305 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.440    11.745    decoder/douta[22]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.869 r  decoder/PC[29]_i_15/O
                         net (fo=1, routed)           0.000    11.869    decoder/PC[29]_i_15_n_0
    SLICE_X61Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    12.086 r  decoder/PC_reg[29]_i_9/O
                         net (fo=1, routed)           1.017    13.103    decoder/PC_reg[29]_i_9_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.299    13.402 r  decoder/PC[29]_i_3/O
                         net (fo=40, routed)          2.560    15.962    decoder/read_data_1[29]
    SLICE_X45Y59         LUT5 (Prop_lut5_I1_O)        0.124    16.086 f  decoder/register[0][30]_i_37/O
                         net (fo=6, routed)           1.000    17.086    decoder/register[0][30]_i_37_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.210 r  decoder/led_light[2]_i_47/O
                         net (fo=2, routed)           0.817    18.026    decoder/led_light[2]_i_47_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    18.150 f  decoder/led_light[15]_i_65/O
                         net (fo=3, routed)           0.833    18.984    decoder/led_light[15]_i_65_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.108 f  decoder/led_light[15]_i_57/O
                         net (fo=2, routed)           0.987    20.095    decoder/led_light[15]_i_57_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.219 f  decoder/led_light[15]_i_50/O
                         net (fo=1, routed)           0.639    20.858    prgrom/register_reg[27][0]_5
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.124    20.982 r  prgrom/led_light[15]_i_35/O
                         net (fo=1, routed)           1.004    21.986    prgrom/led_light[15]_i_35_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I4_O)        0.124    22.110 f  prgrom/led_light[15]_i_13/O
                         net (fo=1, routed)           1.000    23.109    prgrom/led_light[15]_i_13_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I3_O)        0.124    23.233 f  prgrom/led_light[15]_i_3/O
                         net (fo=21, routed)          0.844    24.078    prgrom/led_light[15]_i_3_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I0_O)        0.124    24.202 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.009    26.210    led_light/E[0]
    SLICE_X33Y78         FDCE                                         r  led_light/led_light_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.505    48.540    led_light/single_cycle_cpu_clk
    SLICE_X33Y78         FDCE                                         r  led_light/led_light_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.021    
                         clock uncertainty           -0.111    48.910    
    SLICE_X33Y78         FDCE (Setup_fdce_C_CE)      -0.202    48.708    led_light/led_light_reg[10]
  -------------------------------------------------------------------
                         required time                         48.708    
                         arrival time                         -26.210    
  -------------------------------------------------------------------
                         slack                                 22.498    

Slack (MET) :             22.498ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[15]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.234ns  (logic 4.536ns (18.717%)  route 19.698ns (81.283%))
  Logic Levels:           13  (LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -2.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 48.540 - 50.000 ) 
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        2.116    -0.368    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.150    -0.218 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.194     1.976    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.632 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.549     6.181    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_8[0]
    SLICE_X9Y55          LUT6 (Prop_lut6_I5_O)        0.124     6.305 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.440    11.745    decoder/douta[22]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.124    11.869 r  decoder/PC[29]_i_15/O
                         net (fo=1, routed)           0.000    11.869    decoder/PC[29]_i_15_n_0
    SLICE_X61Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    12.086 r  decoder/PC_reg[29]_i_9/O
                         net (fo=1, routed)           1.017    13.103    decoder/PC_reg[29]_i_9_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.299    13.402 r  decoder/PC[29]_i_3/O
                         net (fo=40, routed)          2.560    15.962    decoder/read_data_1[29]
    SLICE_X45Y59         LUT5 (Prop_lut5_I1_O)        0.124    16.086 f  decoder/register[0][30]_i_37/O
                         net (fo=6, routed)           1.000    17.086    decoder/register[0][30]_i_37_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.210 r  decoder/led_light[2]_i_47/O
                         net (fo=2, routed)           0.817    18.026    decoder/led_light[2]_i_47_n_0
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.124    18.150 f  decoder/led_light[15]_i_65/O
                         net (fo=3, routed)           0.833    18.984    decoder/led_light[15]_i_65_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124    19.108 f  decoder/led_light[15]_i_57/O
                         net (fo=2, routed)           0.987    20.095    decoder/led_light[15]_i_57_n_0
    SLICE_X42Y53         LUT5 (Prop_lut5_I0_O)        0.124    20.219 f  decoder/led_light[15]_i_50/O
                         net (fo=1, routed)           0.639    20.858    prgrom/register_reg[27][0]_5
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.124    20.982 r  prgrom/led_light[15]_i_35/O
                         net (fo=1, routed)           1.004    21.986    prgrom/led_light[15]_i_35_n_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I4_O)        0.124    22.110 f  prgrom/led_light[15]_i_13/O
                         net (fo=1, routed)           1.000    23.109    prgrom/led_light[15]_i_13_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I3_O)        0.124    23.233 f  prgrom/led_light[15]_i_3/O
                         net (fo=21, routed)          0.844    24.078    prgrom/led_light[15]_i_3_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I0_O)        0.124    24.202 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.009    26.210    led_light/E[0]
    SLICE_X33Y78         FDCE                                         r  led_light/led_light_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.505    48.540    led_light/single_cycle_cpu_clk
    SLICE_X33Y78         FDCE                                         r  led_light/led_light_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.021    
                         clock uncertainty           -0.111    48.910    
    SLICE_X33Y78         FDCE (Setup_fdce_C_CE)      -0.202    48.708    led_light/led_light_reg[15]
  -------------------------------------------------------------------
                         required time                         48.708    
                         arrival time                         -26.210    
  -------------------------------------------------------------------
                         slack                                 22.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/PC_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.376ns  (logic 0.191ns (50.826%)  route 0.185ns (49.175%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 49.219 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 49.458 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    50.312 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.377 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.872    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.898 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.561    49.458    ifetch/single_cycle_cpu_clk
    SLICE_X48Y62         FDRE                                         r  ifetch/PC_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.146    49.604 r  ifetch/PC_reg[0]/Q
                         net (fo=2, routed)           0.185    49.789    prgrom/Q[0]
    SLICE_X48Y62         LUT4 (Prop_lut4_I1_O)        0.045    49.834 r  prgrom/PC[0]_i_1/O
                         net (fo=1, routed)           0.000    49.834    ifetch/D[0]
    SLICE_X48Y62         FDRE                                         r  ifetch/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    50.501 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.820 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    48.359    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.388 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.831    49.219    ifetch/single_cycle_cpu_clk
    SLICE_X48Y62         FDRE                                         r  ifetch/PC_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.240    49.458    
    SLICE_X48Y62         FDRE (Hold_fdre_C_D)         0.098    49.556    ifetch/PC_reg[0]
  -------------------------------------------------------------------
                         required time                        -49.556    
                         arrival time                          49.834    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.185ns (44.361%)  route 0.232ns (55.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.561    -0.542    cpu_clk
    SLICE_X64Y83         FDRE                                         r  clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  clk_reg[0]/Q
                         net (fo=3, routed)           0.232    -0.169    clk_reg_n_0_[0]
    SLICE_X64Y83         LUT3 (Prop_lut3_I0_O)        0.044    -0.125 r  clk[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    p_0_in[2]
    SLICE_X64Y83         FDRE                                         r  clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.831    -0.781    cpu_clk
    SLICE_X64Y83         FDRE                                         r  clk_reg[2]/C
                         clock pessimism              0.240    -0.542    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.107    -0.435    clk_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.494%)  route 0.232ns (55.506%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.561    -0.542    cpu_clk
    SLICE_X64Y83         FDRE                                         r  clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  clk_reg[0]/Q
                         net (fo=3, routed)           0.232    -0.169    clk_reg_n_0_[0]
    SLICE_X64Y83         LUT2 (Prop_lut2_I0_O)        0.045    -0.124 r  clk[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    p_0_in[1]
    SLICE_X64Y83         FDRE                                         r  clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.831    -0.781    cpu_clk
    SLICE_X64Y83         FDRE                                         r  clk_reg[1]/C
                         clock pessimism              0.240    -0.542    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.091    -0.451    clk_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.105%)  route 0.236ns (55.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.561    -0.542    cpu_clk
    SLICE_X64Y83         FDRE                                         r  clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  clk_reg[0]/Q
                         net (fo=3, routed)           0.236    -0.165    clk_reg_n_0_[0]
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.045    -0.120 r  clk[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    p_0_in[0]
    SLICE_X64Y83         FDRE                                         r  clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.831    -0.781    cpu_clk
    SLICE_X64Y83         FDRE                                         r  clk_reg[0]/C
                         clock pessimism              0.240    -0.542    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.092    -0.450    clk_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/PC_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.796ns  (logic 0.518ns (65.113%)  route 0.278ns (34.887%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 49.213 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 49.456 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    50.312 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.377 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.872    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.898 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.559    49.456    ifetch/single_cycle_cpu_clk
    SLICE_X51Y64         FDRE                                         r  ifetch/PC_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.146    49.602 r  ifetch/PC_reg[23]/Q
                         net (fo=1, routed)           0.144    49.747    ifetch/PC_reg_n_0_[23]
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    49.907 r  ifetch/link_addr_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.907    ifetch/link_addr_carry__4_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    49.946 r  ifetch/link_addr_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.946    ifetch/link_addr_carry__5_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    50.011 r  ifetch/link_addr_carry__6/O[2]
                         net (fo=3, routed)           0.133    50.144    ifetch/link_addr[30]
    SLICE_X54Y66         LUT5 (Prop_lut5_I4_O)        0.108    50.252 r  ifetch/PC[31]_i_2/O
                         net (fo=1, routed)           0.000    50.252    ifetch/PC[31]_i_2_n_0
    SLICE_X54Y66         FDRE                                         r  ifetch/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    50.501 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.820 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    48.359    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.388 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.825    49.213    ifetch/single_cycle_cpu_clk
    SLICE_X54Y66         FDRE                                         r  ifetch/PC_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.505    49.717    
    SLICE_X54Y66         FDRE (Hold_fdre_C_D)         0.125    49.842    ifetch/PC_reg[31]
  -------------------------------------------------------------------
                         required time                        -49.842    
                         arrival time                          50.252    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/PC_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.717ns  (logic 0.368ns (51.349%)  route 0.349ns (48.651%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 49.219 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 49.458 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    50.312 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.377 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.872    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.898 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.561    49.458    ifetch/single_cycle_cpu_clk
    SLICE_X55Y59         FDRE                                         r  ifetch/PC_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.146    49.604 r  ifetch/PC_reg[1]/Q
                         net (fo=1, routed)           0.149    49.753    ifetch/PC_reg_n_0_[1]
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    49.868 r  ifetch/link_addr_carry/O[0]
                         net (fo=2, routed)           0.200    50.068    prgrom/link_addr[0]
    SLICE_X55Y59         LUT4 (Prop_lut4_I1_O)        0.107    50.175 r  prgrom/PC[1]_i_1/O
                         net (fo=1, routed)           0.000    50.175    ifetch/D[1]
    SLICE_X55Y59         FDRE                                         r  ifetch/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    50.501 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.820 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    48.359    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.388 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.831    49.219    ifetch/single_cycle_cpu_clk
    SLICE_X55Y59         FDRE                                         r  ifetch/PC_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.240    49.458    
    SLICE_X55Y59         FDRE (Hold_fdre_C_D)         0.098    49.556    ifetch/PC_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.556    
                         arrival time                          50.175    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/PC_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        1.016ns  (logic 0.543ns (53.444%)  route 0.473ns (46.556%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 49.213 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 49.456 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    50.312 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.377 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.872    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.898 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.559    49.456    ifetch/single_cycle_cpu_clk
    SLICE_X51Y64         FDRE                                         r  ifetch/PC_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.146    49.602 r  ifetch/PC_reg[23]/Q
                         net (fo=1, routed)           0.144    49.747    ifetch/PC_reg_n_0_[23]
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    49.907 r  ifetch/link_addr_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.907    ifetch/link_addr_carry__4_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    49.946 r  ifetch/link_addr_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.946    ifetch/link_addr_carry__5_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091    50.037 r  ifetch/link_addr_carry__6/O[1]
                         net (fo=4, routed)           0.329    50.365    ifetch/link_addr[29]
    SLICE_X54Y66         LUT5 (Prop_lut5_I4_O)        0.107    50.472 r  ifetch/PC[30]_i_1/O
                         net (fo=1, routed)           0.000    50.472    ifetch/PC[30]_i_1_n_0
    SLICE_X54Y66         FDRE                                         r  ifetch/PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    50.501 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.820 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    48.359    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.388 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.825    49.213    ifetch/single_cycle_cpu_clk
    SLICE_X54Y66         FDRE                                         r  ifetch/PC_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.505    49.717    
    SLICE_X54Y66         FDRE (Hold_fdre_C_D)         0.125    49.842    ifetch/PC_reg[30]
  -------------------------------------------------------------------
                         required time                        -49.842    
                         arrival time                          50.472    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/PC_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        1.025ns  (logic 0.574ns (56.016%)  route 0.451ns (43.984%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 49.215 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 49.456 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    50.312 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.377 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.872    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.898 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.559    49.456    ifetch/single_cycle_cpu_clk
    SLICE_X51Y64         FDRE                                         r  ifetch/PC_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.146    49.602 r  ifetch/PC_reg[23]/Q
                         net (fo=1, routed)           0.144    49.747    ifetch/PC_reg_n_0_[23]
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    49.858 r  ifetch/link_addr_carry__4/O[2]
                         net (fo=4, routed)           0.205    50.063    ifetch/link_addr[22]
    SLICE_X52Y64         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.209    50.272 r  ifetch/PC_reg[25]_i_2/O[2]
                         net (fo=1, routed)           0.102    50.373    prgrom/PC_reg[31]_0[22]
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.108    50.481 r  prgrom/PC[24]_i_1/O
                         net (fo=1, routed)           0.000    50.481    ifetch/D[24]
    SLICE_X54Y64         FDRE                                         r  ifetch/PC_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    50.501 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.820 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    48.359    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.388 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.827    49.215    ifetch/single_cycle_cpu_clk
    SLICE_X54Y64         FDRE                                         r  ifetch/PC_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.505    49.719    
    SLICE_X54Y64         FDRE (Hold_fdre_C_D)         0.125    49.844    ifetch/PC_reg[24]
  -------------------------------------------------------------------
                         required time                        -49.844    
                         arrival time                          50.481    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/PC_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        1.034ns  (logic 0.506ns (48.929%)  route 0.528ns (51.071%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 49.216 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 49.456 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    50.312 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.377 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.872    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.898 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.559    49.456    ifetch/single_cycle_cpu_clk
    SLICE_X51Y64         FDRE                                         r  ifetch/PC_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.146    49.602 r  ifetch/PC_reg[23]/Q
                         net (fo=1, routed)           0.144    49.747    ifetch/PC_reg_n_0_[23]
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    49.907 r  ifetch/link_addr_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.907    ifetch/link_addr_carry__4_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    49.997 r  ifetch/link_addr_carry__5/O[3]
                         net (fo=4, routed)           0.384    50.381    ifetch/link_addr[27]
    SLICE_X57Y64         LUT5 (Prop_lut5_I4_O)        0.110    50.491 r  ifetch/PC[28]_i_1/O
                         net (fo=1, routed)           0.000    50.491    ifetch/PC[28]_i_1_n_0
    SLICE_X57Y64         FDRE                                         r  ifetch/PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    50.501 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.820 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    48.359    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.388 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.828    49.216    ifetch/single_cycle_cpu_clk
    SLICE_X57Y64         FDRE                                         r  ifetch/PC_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.505    49.720    
    SLICE_X57Y64         FDRE (Hold_fdre_C_D)         0.098    49.818    ifetch/PC_reg[28]
  -------------------------------------------------------------------
                         required time                        -49.818    
                         arrival time                          50.491    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/PC_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        1.080ns  (logic 0.506ns (46.850%)  route 0.574ns (53.150%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 49.213 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.544ns = ( 49.456 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    50.312 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.377 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.872    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.898 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.559    49.456    ifetch/single_cycle_cpu_clk
    SLICE_X51Y64         FDRE                                         r  ifetch/PC_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.146    49.602 r  ifetch/PC_reg[23]/Q
                         net (fo=1, routed)           0.144    49.747    ifetch/PC_reg_n_0_[23]
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    49.907 r  ifetch/link_addr_carry__4/CO[3]
                         net (fo=1, routed)           0.000    49.907    ifetch/link_addr_carry__4_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    49.946 r  ifetch/link_addr_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.946    ifetch/link_addr_carry__5_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    50.000 r  ifetch/link_addr_carry__6/O[0]
                         net (fo=4, routed)           0.430    50.429    ifetch/link_addr[28]
    SLICE_X54Y66         LUT5 (Prop_lut5_I4_O)        0.107    50.536 r  ifetch/PC[29]_i_1/O
                         net (fo=1, routed)           0.000    50.536    ifetch/PC[29]_i_1_n_0
    SLICE_X54Y66         FDRE                                         r  ifetch/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    50.501 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.820 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    48.359    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.388 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        0.825    49.213    ifetch/single_cycle_cpu_clk
    SLICE_X54Y66         FDRE                                         r  ifetch/PC_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.505    49.717    
    SLICE_X54Y66         FDRE (Hold_fdre_C_D)         0.124    49.841    ifetch/PC_reg[29]
  -------------------------------------------------------------------
                         required time                        -49.841    
                         arrival time                          50.536    
  -------------------------------------------------------------------
                         slack                                  0.695    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         single_cycle_cpu_clk_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpuclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y14     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y14     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y13     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y13     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y15     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y15     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y16     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y16     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y11     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y11     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y64     decoder/register_reg[8][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y73     decoder/register_reg[8][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y64     decoder/register_reg[8][19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y70     decoder/register_reg[0][14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y70     decoder/register_reg[8][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y57     decoder/register_reg[8][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y64     decoder/register_reg[8][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y64     decoder/register_reg[8][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y64     decoder/register_reg[9][19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X44Y75     decoder/register_reg[0][27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X76Y67     switch/switch_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X76Y67     switch/switch_data_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X74Y67     switch/switch_data_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X74Y67     switch/switch_data_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X74Y67     switch/switch_data_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y62     ifetch/PC_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y59     ifetch/PC_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y59     ifetch/PC_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y59     ifetch/PC_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y60     ifetch/PC_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  uart_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       93.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.750ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 1.247ns (21.102%)  route 4.662ns (78.898%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 98.533 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.620    -0.864    uart/inst/upg_inst/upg_clk_i
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.346 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.016     0.670    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.154     0.824 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.944     1.768    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I5_O)        0.327     2.095 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.812     2.907    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y71         LUT3 (Prop_lut3_I0_O)        0.124     3.031 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.889     3.921    uart/inst/upg_inst/uart_wen5_out
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           1.001     5.046    uart/inst/upg_inst/s_axi_wdata
    SLICE_X65Y69         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.498    98.533    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y69         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.578    99.111    
                         clock uncertainty           -0.111    99.000    
    SLICE_X65Y69         FDRE (Setup_fdre_C_CE)      -0.205    98.795    uart/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         98.795    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                 93.750    

Slack (MET) :             93.750ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 1.247ns (21.102%)  route 4.662ns (78.898%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 98.533 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.620    -0.864    uart/inst/upg_inst/upg_clk_i
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.346 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.016     0.670    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.154     0.824 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.944     1.768    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I5_O)        0.327     2.095 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.812     2.907    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y71         LUT3 (Prop_lut3_I0_O)        0.124     3.031 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.889     3.921    uart/inst/upg_inst/uart_wen5_out
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           1.001     5.046    uart/inst/upg_inst/s_axi_wdata
    SLICE_X65Y69         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.498    98.533    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y69         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism              0.578    99.111    
                         clock uncertainty           -0.111    99.000    
    SLICE_X65Y69         FDRE (Setup_fdre_C_CE)      -0.205    98.795    uart/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         98.795    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                 93.750    

Slack (MET) :             93.750ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 1.247ns (21.102%)  route 4.662ns (78.898%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 98.533 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.620    -0.864    uart/inst/upg_inst/upg_clk_i
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.346 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.016     0.670    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.154     0.824 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.944     1.768    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I5_O)        0.327     2.095 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.812     2.907    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y71         LUT3 (Prop_lut3_I0_O)        0.124     3.031 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.889     3.921    uart/inst/upg_inst/uart_wen5_out
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           1.001     5.046    uart/inst/upg_inst/s_axi_wdata
    SLICE_X65Y69         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.498    98.533    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y69         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.578    99.111    
                         clock uncertainty           -0.111    99.000    
    SLICE_X65Y69         FDRE (Setup_fdre_C_CE)      -0.205    98.795    uart/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         98.795    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                 93.750    

Slack (MET) :             93.750ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 1.247ns (21.102%)  route 4.662ns (78.898%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 98.533 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.620    -0.864    uart/inst/upg_inst/upg_clk_i
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.346 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.016     0.670    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.154     0.824 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.944     1.768    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I5_O)        0.327     2.095 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.812     2.907    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y71         LUT3 (Prop_lut3_I0_O)        0.124     3.031 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.889     3.921    uart/inst/upg_inst/uart_wen5_out
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           1.001     5.046    uart/inst/upg_inst/s_axi_wdata
    SLICE_X65Y69         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.498    98.533    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y69         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.578    99.111    
                         clock uncertainty           -0.111    99.000    
    SLICE_X65Y69         FDRE (Setup_fdre_C_CE)      -0.205    98.795    uart/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         98.795    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                 93.750    

Slack (MET) :             93.817ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 1.247ns (21.213%)  route 4.631ns (78.787%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 98.533 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.620    -0.864    uart/inst/upg_inst/upg_clk_i
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.346 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.016     0.670    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.154     0.824 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.944     1.768    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I5_O)        0.327     2.095 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.812     2.907    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y71         LUT3 (Prop_lut3_I0_O)        0.124     3.031 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.894     3.926    uart/inst/upg_inst/uart_wen5_out
    SLICE_X63Y71         LUT4 (Prop_lut4_I0_O)        0.124     4.050 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.965     5.015    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X66Y69         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.498    98.533    uart/inst/upg_inst/upg_clk_i
    SLICE_X66Y69         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism              0.578    99.111    
                         clock uncertainty           -0.111    99.000    
    SLICE_X66Y69         FDCE (Setup_fdce_C_CE)      -0.169    98.831    uart/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         98.831    
                         arrival time                          -5.015    
  -------------------------------------------------------------------
                         slack                                 93.817    

Slack (MET) :             93.867ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 1.247ns (21.302%)  route 4.607ns (78.698%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 98.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.620    -0.864    uart/inst/upg_inst/upg_clk_i
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.346 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.016     0.670    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.154     0.824 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.944     1.768    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I5_O)        0.327     2.095 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.812     2.907    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y71         LUT3 (Prop_lut3_I0_O)        0.124     3.031 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.894     3.926    uart/inst/upg_inst/uart_wen5_out
    SLICE_X63Y71         LUT4 (Prop_lut4_I0_O)        0.124     4.050 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.940     4.990    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.499    98.534    uart/inst/upg_inst/upg_clk_i
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.602    99.136    
                         clock uncertainty           -0.111    99.025    
    SLICE_X66Y68         FDCE (Setup_fdce_C_CE)      -0.169    98.856    uart/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         98.856    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                 93.867    

Slack (MET) :             93.867ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 1.247ns (21.302%)  route 4.607ns (78.698%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 98.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.620    -0.864    uart/inst/upg_inst/upg_clk_i
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.346 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.016     0.670    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.154     0.824 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.944     1.768    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I5_O)        0.327     2.095 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.812     2.907    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y71         LUT3 (Prop_lut3_I0_O)        0.124     3.031 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.894     3.926    uart/inst/upg_inst/uart_wen5_out
    SLICE_X63Y71         LUT4 (Prop_lut4_I0_O)        0.124     4.050 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.940     4.990    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.499    98.534    uart/inst/upg_inst/upg_clk_i
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.602    99.136    
                         clock uncertainty           -0.111    99.025    
    SLICE_X66Y68         FDCE (Setup_fdce_C_CE)      -0.169    98.856    uart/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         98.856    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                 93.867    

Slack (MET) :             93.937ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 1.247ns (21.781%)  route 4.478ns (78.219%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 98.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.620    -0.864    uart/inst/upg_inst/upg_clk_i
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.346 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.016     0.670    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.154     0.824 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.944     1.768    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I5_O)        0.327     2.095 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.812     2.907    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y71         LUT3 (Prop_lut3_I0_O)        0.124     3.031 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.894     3.926    uart/inst/upg_inst/uart_wen5_out
    SLICE_X63Y71         LUT4 (Prop_lut4_I0_O)        0.124     4.050 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.812     4.861    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X64Y67         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.501    98.536    uart/inst/upg_inst/upg_clk_i
    SLICE_X64Y67         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.578    99.114    
                         clock uncertainty           -0.111    99.003    
    SLICE_X64Y67         FDCE (Setup_fdce_C_CE)      -0.205    98.798    uart/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         98.798    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 93.937    

Slack (MET) :             93.953ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 1.247ns (21.854%)  route 4.459ns (78.146%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 98.533 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.620    -0.864    uart/inst/upg_inst/upg_clk_i
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.346 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.016     0.670    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.154     0.824 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.944     1.768    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I5_O)        0.327     2.095 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.812     2.907    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y71         LUT3 (Prop_lut3_I0_O)        0.124     3.031 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.889     3.921    uart/inst/upg_inst/uart_wen5_out
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.798     4.842    uart/inst/upg_inst/s_axi_wdata
    SLICE_X65Y70         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.498    98.533    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y70         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.578    99.111    
                         clock uncertainty           -0.111    99.000    
    SLICE_X65Y70         FDRE (Setup_fdre_C_CE)      -0.205    98.795    uart/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         98.795    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                 93.953    

Slack (MET) :             93.953ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 1.247ns (21.854%)  route 4.459ns (78.146%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 98.533 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.620    -0.864    uart/inst/upg_inst/upg_clk_i
    SLICE_X66Y68         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDCE (Prop_fdce_C_Q)         0.518    -0.346 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.016     0.670    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X64Y69         LUT2 (Prop_lut2_I0_O)        0.154     0.824 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.944     1.768    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I5_O)        0.327     2.095 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.812     2.907    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X62Y71         LUT3 (Prop_lut3_I0_O)        0.124     3.031 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.889     3.921    uart/inst/upg_inst/uart_wen5_out
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     4.045 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.798     4.842    uart/inst/upg_inst/s_axi_wdata
    SLICE_X65Y70         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.498    98.533    uart/inst/upg_inst/upg_clk_i
    SLICE_X65Y70         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism              0.578    99.111    
                         clock uncertainty           -0.111    99.000    
    SLICE_X65Y70         FDRE (Setup_fdre_C_CE)      -0.205    98.795    uart/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         98.795    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                 93.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.556    -0.547    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X67Y71         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDSE (Prop_fdse_C_Q)         0.141    -0.406 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/Q
                         net (fo=11, routed)          0.077    -0.328    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[3]
    SLICE_X66Y71         LUT6 (Prop_lut6_I4_O)        0.045    -0.283 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_i_1__0/O
                         net (fo=1, routed)           0.000    -0.283    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/fifo_full_p1
    SLICE_X66Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.826    -0.786    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/s_axi_aclk
    SLICE_X66Y71         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism              0.253    -0.534    
    SLICE_X66Y71         FDRE (Hold_fdre_C_D)         0.121    -0.413    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.553    -0.550    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X68Y74         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.343    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X68Y74         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.822    -0.790    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X68Y74         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.550    
    SLICE_X68Y74         FDRE (Hold_fdre_C_D)         0.075    -0.475    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.556    -0.547    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X67Y71         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y71         FDSE (Prop_fdse_C_Q)         0.141    -0.406 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/Q
                         net (fo=8, routed)           0.101    -0.305    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[4]
    SLICE_X66Y71         LUT6 (Prop_lut6_I0_O)        0.045    -0.260 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.260    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[0]
    SLICE_X66Y71         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.826    -0.786    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X66Y71         FDSE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                         clock pessimism              0.253    -0.534    
    SLICE_X66Y71         FDSE (Hold_fdse_C_D)         0.121    -0.413    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.554    -0.549    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X71Y73         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.133    -0.274    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X70Y73         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.823    -0.789    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X70Y73         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.254    -0.536    
    SLICE_X70Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.428    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.152%)  route 0.191ns (53.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.556    -0.547    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X70Y72         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.191    -0.191    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X70Y73         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.823    -0.789    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X70Y73         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.254    -0.536    
    SLICE_X70Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.353    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/WCS_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/oldInitF_reg/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.469%)  route 0.112ns (37.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.551    -0.552    uart/inst/upg_inst/upg_clk_i
    SLICE_X61Y74         FDCE                                         r  uart/inst/upg_inst/WCS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  uart/inst/upg_inst/WCS_reg[2]/Q
                         net (fo=13, routed)          0.112    -0.299    uart/inst/upg_inst/WCS_reg_n_0_[2]
    SLICE_X60Y74         LUT5 (Prop_lut5_I0_O)        0.045    -0.254 r  uart/inst/upg_inst/oldInitF_i_1/O
                         net (fo=1, routed)           0.000    -0.254    uart/inst/upg_inst/oldInitF_i_1_n_0
    SLICE_X60Y74         FDCE                                         r  uart/inst/upg_inst/oldInitF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.819    -0.793    uart/inst/upg_inst/upg_clk_i
    SLICE_X60Y74         FDCE                                         r  uart/inst/upg_inst/oldInitF_reg/C
                         clock pessimism              0.255    -0.539    
    SLICE_X60Y74         FDCE (Hold_fdce_C_D)         0.121    -0.418    uart/inst/upg_inst/oldInitF_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 keypad1/clk_10_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keypad1/clk_10_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.565    -0.538    keypad1/uart_clk
    SLICE_X70Y90         FDRE                                         r  keypad1/clk_10_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  keypad1/clk_10_reg[4]/Q
                         net (fo=3, routed)           0.060    -0.313    keypad1/clk_10_reg_n_0_[4]
    SLICE_X71Y90         LUT6 (Prop_lut6_I5_O)        0.045    -0.268 r  keypad1/clk_10[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    keypad1/p_0_in__2[5]
    SLICE_X71Y90         FDRE                                         r  keypad1/clk_10_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.837    -0.775    keypad1/uart_clk
    SLICE_X71Y90         FDRE                                         r  keypad1/clk_10_reg[5]/C
                         clock pessimism              0.251    -0.525    
    SLICE_X71Y90         FDRE (Hold_fdre_C_D)         0.092    -0.433    keypad1/clk_10_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.366%)  route 0.132ns (44.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.553    -0.550    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X70Y74         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.132    -0.253    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X70Y73         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.823    -0.789    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X70Y73         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.254    -0.536    
    SLICE_X70Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.419    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.404%)  route 0.132ns (44.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.553    -0.550    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X70Y74         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.132    -0.254    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X70Y73         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.823    -0.789    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X70Y73         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.254    -0.536    
    SLICE_X70Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.421    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/uart_rdat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.208%)  route 0.119ns (45.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.554    -0.549    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X65Y73         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.119    -0.289    uart/inst/upg_inst/s_axi_rdata[7]
    SLICE_X64Y73         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.823    -0.789    uart/inst/upg_inst/upg_clk_i
    SLICE_X64Y73         FDRE                                         r  uart/inst/upg_inst/uart_rdat_reg[7]/C
                         clock pessimism              0.254    -0.536    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.078    -0.458    uart/inst/upg_inst/uart_rdat_reg[7]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpuclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    cpuclk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X59Y78     uart/inst/upg_inst/wwait_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X61Y78     uart/inst/upg_inst/wwait_cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X59Y78     uart/inst/upg_inst/wwait_cnt_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X61Y78     uart/inst/upg_inst/wwait_cnt_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X59Y78     uart/inst/upg_inst/wwait_cnt_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y96     clk_1k1/clk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y96     clk_1k1/clk_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y96     clk_1k1/clk_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y72     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y72     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y72     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y72     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y72     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y72     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y72     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y73     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y73     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y73     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y73     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y73     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y73     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y73     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X70Y73     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X66Y67     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  single_cycle_cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       41.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.676ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.550ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        10.065ns  (logic 0.704ns (6.995%)  route 9.361ns (93.005%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.862ns = ( 50.862 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617    -0.867    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456    -0.411 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          5.473     5.062    prgrom/upg_done_o
    SLICE_X56Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.186 f  prgrom/ram_i_4/O
                         net (fo=8, routed)           1.434     6.620    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X66Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.744 r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.453     9.198    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y15         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.843    48.877    mem/single_cycle_cpu_clk
    SLICE_X57Y61         LUT4 (Prop_lut4_I3_O)        0.121    48.998 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.864    50.862    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    51.259    
                         clock uncertainty           -0.231    51.028    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.280    50.748    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.748    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                 41.550    

Slack (MET) :             41.568ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.960ns  (logic 0.704ns (7.068%)  route 9.256ns (92.932%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.775ns = ( 50.775 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617    -0.867    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456    -0.411 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          5.473     5.062    prgrom/upg_done_o
    SLICE_X56Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.186 r  prgrom/ram_i_4/O
                         net (fo=8, routed)           1.431     6.617    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    SLICE_X66Y66         LUT2 (Prop_lut2_I0_O)        0.124     6.741 r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.351     9.093    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y14         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.843    48.877    mem/single_cycle_cpu_clk
    SLICE_X57Y61         LUT4 (Prop_lut4_I3_O)        0.121    48.998 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.777    50.775    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    51.171    
                         clock uncertainty           -0.231    50.941    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.280    50.661    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.661    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                 41.568    

Slack (MET) :             41.977ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 0.704ns (7.457%)  route 8.737ns (92.543%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.666ns = ( 50.666 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617    -0.867    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456    -0.411 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          5.473     5.062    prgrom/upg_done_o
    SLICE_X56Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.186 f  prgrom/ram_i_4/O
                         net (fo=8, routed)           1.143     6.329    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[12]
    SLICE_X66Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.453 r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.120     8.574    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    RAMB36_X0Y13         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.843    48.877    mem/single_cycle_cpu_clk
    SLICE_X57Y61         LUT4 (Prop_lut4_I3_O)        0.121    48.998 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.667    50.666    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    51.062    
                         clock uncertainty           -0.231    50.831    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.280    50.551    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.551    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                 41.977    

Slack (MET) :             42.052ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 0.580ns (6.543%)  route 8.285ns (93.457%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.288ns = ( 50.288 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617    -0.867    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456    -0.411 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          4.960     4.549    prgrom/upg_done_o
    SLICE_X56Y59         LUT4 (Prop_lut4_I2_O)        0.124     4.673 r  prgrom/ram_i_15/O
                         net (fo=15, routed)          3.325     7.998    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y10         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.843    48.877    mem/single_cycle_cpu_clk
    SLICE_X57Y61         LUT4 (Prop_lut4_I3_O)        0.121    48.998 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.289    50.288    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    50.684    
                         clock uncertainty           -0.231    50.453    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.403    50.050    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.050    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 42.052    

Slack (MET) :             42.194ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.382ns  (logic 0.704ns (7.504%)  route 8.678ns (92.496%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.946ns = ( 50.946 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617    -0.867    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          4.638     4.227    mem/upg_done_o
    SLICE_X57Y61         LUT2 (Prop_lut2_I1_O)        0.124     4.351 r  mem/ram_i_49/O
                         net (fo=2, routed)           0.880     5.231    prgrom/upg_rst
    SLICE_X57Y58         LUT6 (Prop_lut6_I1_O)        0.124     5.355 r  prgrom/ram_i_16/O
                         net (fo=15, routed)          3.160     8.515    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y16         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.843    48.877    mem/single_cycle_cpu_clk
    SLICE_X57Y61         LUT4 (Prop_lut4_I3_O)        0.121    48.998 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.948    50.946    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    51.342    
                         clock uncertainty           -0.231    51.112    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.403    50.709    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.709    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                 42.194    

Slack (MET) :             42.235ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 0.704ns (7.995%)  route 8.102ns (92.005%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.288ns = ( 50.288 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617    -0.867    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456    -0.411 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          5.473     5.062    prgrom/upg_done_o
    SLICE_X56Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.186 r  prgrom/ram_i_4/O
                         net (fo=8, routed)           0.905     6.091    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X58Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.215 r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.724     7.939    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y10         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.843    48.877    mem/single_cycle_cpu_clk
    SLICE_X57Y61         LUT4 (Prop_lut4_I3_O)        0.121    48.998 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.289    50.288    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    50.684    
                         clock uncertainty           -0.231    50.453    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.280    50.173    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.173    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                 42.235    

Slack (MET) :             42.265ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 0.704ns (8.105%)  route 7.982ns (91.895%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.288ns = ( 50.288 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617    -0.867    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456    -0.411 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          4.638     4.227    mem/upg_done_o
    SLICE_X57Y61         LUT2 (Prop_lut2_I1_O)        0.124     4.351 r  mem/ram_i_49/O
                         net (fo=2, routed)           0.414     4.764    prgrom/upg_rst
    SLICE_X57Y62         LUT6 (Prop_lut6_I2_O)        0.124     4.888 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          2.931     7.819    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y10         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.843    48.877    mem/single_cycle_cpu_clk
    SLICE_X57Y61         LUT4 (Prop_lut4_I3_O)        0.121    48.998 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.289    50.288    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    50.684    
                         clock uncertainty           -0.231    50.453    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.369    50.084    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.084    
                         arrival time                          -7.819    
  -------------------------------------------------------------------
                         slack                                 42.265    

Slack (MET) :             42.323ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 0.704ns (8.399%)  route 7.678ns (91.601%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.047ns = ( 49.953 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617    -0.867    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456    -0.411 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          5.473     5.062    prgrom/upg_done_o
    SLICE_X56Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.186 f  prgrom/ram_i_4/O
                         net (fo=8, routed)           1.434     6.620    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X66Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.744 r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           0.771     7.515    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y11         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.843    48.877    mem/single_cycle_cpu_clk
    SLICE_X57Y61         LUT4 (Prop_lut4_I3_O)        0.121    48.998 r  mem/ram_i_1/O
                         net (fo=32, routed)          0.955    49.953    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    50.349    
                         clock uncertainty           -0.231    50.119    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.280    49.839    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         49.839    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                 42.323    

Slack (MET) :             42.371ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        8.527ns  (logic 0.580ns (6.802%)  route 7.947ns (93.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.269ns = ( 50.269 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617    -0.867    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456    -0.411 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          4.960     4.549    prgrom/upg_done_o
    SLICE_X56Y59         LUT4 (Prop_lut4_I2_O)        0.124     4.673 r  prgrom/ram_i_15/O
                         net (fo=15, routed)          2.987     7.660    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y11         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.843    48.877    mem/single_cycle_cpu_clk
    SLICE_X57Y61         LUT4 (Prop_lut4_I3_O)        0.121    48.998 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.270    50.269    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    50.665    
                         clock uncertainty           -0.231    50.434    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.403    50.031    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.031    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                 42.371    

Slack (MET) :             42.438ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 0.704ns (7.602%)  route 8.557ns (92.398%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.946ns = ( 50.946 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.617    -0.867    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456    -0.411 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          5.473     5.062    prgrom/upg_done_o
    SLICE_X56Y64         LUT4 (Prop_lut4_I2_O)        0.124     5.186 r  prgrom/ram_i_4/O
                         net (fo=8, routed)           0.905     6.091    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X58Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.215 r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.179     8.394    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y16         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.843    48.877    mem/single_cycle_cpu_clk
    SLICE_X57Y61         LUT4 (Prop_lut4_I3_O)        0.121    48.998 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.948    50.946    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    51.342    
                         clock uncertainty           -0.231    51.112    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.280    50.832    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.832    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                 42.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.186ns (7.459%)  route 2.308ns (92.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.177ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557    -0.546    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.405 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          1.278     0.873    prgrom/upg_done_o
    SLICE_X63Y60         LUT3 (Prop_lut3_I1_O)        0.045     0.918 r  prgrom/instmem_i_18/O
                         net (fo=4, routed)           1.029     1.948    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.026    -0.585    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.052    -0.533 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.711     0.177    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     0.734    
                         clock uncertainty            0.231     0.965    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.307     1.272    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.185ns (7.463%)  route 2.294ns (92.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.103ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557    -0.546    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.405 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          1.177     0.773    prgrom/upg_done_o
    SLICE_X63Y61         LUT3 (Prop_lut3_I1_O)        0.044     0.817 r  prgrom/instmem_i_21/O
                         net (fo=4, routed)           1.117     1.933    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y10         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.026    -0.585    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.052    -0.533 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.636     0.103    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     0.660    
                         clock uncertainty            0.231     0.890    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.312     1.202    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.185ns (7.154%)  route 2.401ns (92.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.177ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557    -0.546    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.405 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          1.177     0.773    prgrom/upg_done_o
    SLICE_X63Y61         LUT3 (Prop_lut3_I1_O)        0.044     0.817 r  prgrom/instmem_i_21/O
                         net (fo=4, routed)           1.224     2.040    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.026    -0.585    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.052    -0.533 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.711     0.177    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     0.734    
                         clock uncertainty            0.231     0.965    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.312     1.277    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.185ns (6.878%)  route 2.505ns (93.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.254ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557    -0.546    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.405 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          1.177     0.773    prgrom/upg_done_o
    SLICE_X63Y61         LUT3 (Prop_lut3_I1_O)        0.044     0.817 r  prgrom/instmem_i_21/O
                         net (fo=4, routed)           1.327     2.144    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y8          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.026    -0.585    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.052    -0.533 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.787     0.254    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     0.811    
                         clock uncertainty            0.231     1.042    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.312     1.354    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.186ns (6.675%)  route 2.601ns (93.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.391ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557    -0.546    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          1.187     0.782    ifetch/upg_done_o
    SLICE_X55Y63         LUT4 (Prop_lut4_I2_O)        0.045     0.827 r  ifetch/instmem_i_4/O
                         net (fo=8, routed)           1.414     2.241    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB18_X1Y33         RAMB18E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.026    -0.585    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.052    -0.533 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.925     0.391    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y33         RAMB18E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.557     0.949    
                         clock uncertainty            0.231     1.179    
    RAMB18_X1Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.261     1.440    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.185ns (6.521%)  route 2.652ns (93.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.390ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557    -0.546    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.405 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          1.177     0.773    prgrom/upg_done_o
    SLICE_X63Y61         LUT3 (Prop_lut3_I1_O)        0.044     0.817 r  prgrom/instmem_i_21/O
                         net (fo=4, routed)           1.475     2.292    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.026    -0.585    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.052    -0.533 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.923     0.390    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     0.947    
                         clock uncertainty            0.231     1.178    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.312     1.490    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.186ns (7.307%)  route 2.360ns (92.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.103ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557    -0.546    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.405 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          1.278     0.873    prgrom/upg_done_o
    SLICE_X63Y60         LUT3 (Prop_lut3_I1_O)        0.045     0.918 r  prgrom/instmem_i_18/O
                         net (fo=4, routed)           1.081     2.000    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y10         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.026    -0.585    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.052    -0.533 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.636     0.103    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     0.660    
                         clock uncertainty            0.231     0.890    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.307     1.197    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.189ns (7.323%)  route 2.392ns (92.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.103ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557    -0.546    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.405 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          1.298     0.893    prgrom/upg_done_o
    SLICE_X64Y59         LUT3 (Prop_lut3_I1_O)        0.048     0.941 r  prgrom/instmem_i_24/O
                         net (fo=4, routed)           1.094     2.035    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y10         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.026    -0.585    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.052    -0.533 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.636     0.103    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     0.660    
                         clock uncertainty            0.231     0.890    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.312     1.202    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.189ns (7.279%)  route 2.408ns (92.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.103ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557    -0.546    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.405 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          1.530     1.125    prgrom/upg_done_o
    SLICE_X62Y60         LUT3 (Prop_lut3_I1_O)        0.048     1.173 r  prgrom/instmem_i_22/O
                         net (fo=4, routed)           0.878     2.051    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y10         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.026    -0.585    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.052    -0.533 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.636     0.103    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     0.660    
                         clock uncertainty            0.231     0.890    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.308     1.198    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.186ns (6.967%)  route 2.484ns (93.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.103ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.557    -0.546    uart/inst/upg_inst/upg_clk_i
    SLICE_X63Y70         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.405 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=95, routed)          1.298     0.893    prgrom/upg_done_o
    SLICE_X64Y59         LUT3 (Prop_lut3_I1_O)        0.045     0.938 r  prgrom/instmem_i_25/O
                         net (fo=4, routed)           1.186     2.124    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y10         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1096, routed)        1.026    -0.585    prgrom/single_cycle_cpu_clk
    SLICE_X59Y60         LUT4 (Prop_lut4_I3_O)        0.052    -0.533 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.636     0.103    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     0.660    
                         clock uncertainty            0.231     0.890    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.374     1.264    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.860    





