# This is a Makefile for compiling and linking a C program.

# Define variables for compiler and compiler flags
CC = gcc
CFLAGS = -Wall -g

# Define target for executable file
TARGET = myprogram

# Define variables for source code files
SRCS = main.c utils.c

# Define variable for object files
OBJS = $(SRCS:.c=.o)

# Define target for default build
all: $(TARGET)

# Define target for linking object files
$(TARGET): $(OBJS)
	$(CC) $(CFLAGS) -o $@ $^

# Build each object file
%.o: %.c
	$(CC) $(CFLAGS) -c -o $@ $<

# Define target for cleaning up object files and executable
clean:
	rm -f $(OBJS) $(TARGET)