
---------- Begin Simulation Statistics ----------
simSeconds                                   1.147857                       # Number of seconds simulated (Second)
simTicks                                 1147856729531                       # Number of ticks simulated (Tick)
finalTick                                1147856729531                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    227.07                       # Real time elapsed on the host (Second)
hostTickRate                               5055066852                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8624400                       # Number of bytes of host memory used (Byte)
simInsts                                     46536489                       # Number of instructions simulated (Count)
simOps                                       75047167                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   204943                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     330501                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         86091408                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.849976                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.540547                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        75792500                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2507                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       77446388                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   3300                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               747832                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1492774                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 195                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            86011898                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.900415                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.321162                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  45878732     53.34%     53.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  22839989     26.55%     79.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6527904      7.59%     87.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5066682      5.89%     93.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3009049      3.50%     96.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1979699      2.30%     99.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    594654      0.69%     99.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     73582      0.09%     99.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     41607      0.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              86011898                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   12504     32.65%     32.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     32      0.08%     32.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     32.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    109      0.28%     33.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     33.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      5      0.01%     33.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    16      0.04%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    1      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  12201     31.86%     64.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 11350     29.64%     94.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1930      5.04%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              151      0.39%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        60748      0.08%      0.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      58442606     75.46%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          628      0.00%     75.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         47271      0.06%     75.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        10248      0.01%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1376      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         6831      0.01%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        34054      0.04%     75.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           12      0.00%     75.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        13809      0.02%     75.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        15637      0.02%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2703      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd          485      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt         2430      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv          243      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt          242      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     75.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     12244625     15.81%     91.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      6382286      8.24%     99.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       115730      0.15%     99.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        64424      0.08%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       77446388                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.899583                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               38299                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000495                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                240395159                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                76306194                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        75278713                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    551114                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   237221                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           209394                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    77147436                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       276503                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     24984                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           12332                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           79510                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       10493152                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6456369                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      3412815                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2266184                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1596      0.03%      0.03% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         38219      0.62%      0.65% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        42354      0.69%      1.33% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1162      0.02%      1.35% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      6002959     97.50%     98.86% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        61006      0.99%     99.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         9394      0.15%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        6156690                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1349      1.10%      1.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         1550      1.27%      2.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         6298      5.16%      7.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          545      0.45%      7.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       103187     84.51%     92.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         5236      4.29%     96.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     96.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         3938      3.23%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        122103                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          396      1.42%      1.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            1      0.00%      1.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          778      2.80%      4.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          241      0.87%      5.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        24401     87.77%     92.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          868      3.12%     95.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     95.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1116      4.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        27801                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          247      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        36668      0.61%      0.61% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        36056      0.60%      1.21% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          617      0.01%      1.22% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      5899772     97.77%     98.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        55770      0.92%     99.91% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.91% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         5456      0.09%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      6034586                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          247      0.98%      0.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          550      2.18%      3.16% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          226      0.90%      4.06% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        22445     89.09%     93.15% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          627      2.49%     95.64% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     95.64% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1098      4.36%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        25193                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       489995      7.96%      7.96% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      5623423     91.34%     99.30% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        38219      0.62%     99.92% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         5053      0.08%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      6156690                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        11373     48.02%     48.02% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        12170     51.38%     99.40% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            1      0.00%     99.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          140      0.59%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        23684                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           6004555                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      5524066                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             27801                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1761                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        14439                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         13362                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              6156690                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                12685                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 5833453                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.947498                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2643                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           10556                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               5053                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5503                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1596      0.03%      0.03% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        38219      0.62%      0.65% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        42354      0.69%      1.33% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1162      0.02%      1.35% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      6002959     97.50%     98.86% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        61006      0.99%     99.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         9394      0.15%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      6156690                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          296      0.09%      0.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        38219     11.82%     11.92% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1133      0.35%     12.27% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1161      0.36%     12.63% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       272186     84.21%     96.83% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          848      0.26%     97.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     97.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         9394      2.91%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        323237                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          778      6.13%      6.13% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      6.13% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        11039     87.02%     93.16% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          868      6.84%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        12685                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          778      6.13%      6.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      6.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        11039     87.02%     93.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          868      6.84%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        12685                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1147856729531                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        10556                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         5053                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         5503                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1357                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        11913                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                45066                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  45062                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               8393                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  36668                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               36668                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          742390                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2312                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             25357                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     85902335                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.873634                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.851439                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        54765575     63.75%     63.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        19488047     22.69%     86.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         3072295      3.58%     90.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3053522      3.55%     93.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          289253      0.34%     93.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          406350      0.47%     94.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          163352      0.19%     94.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1226438      1.43%     96.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3437503      4.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     85902335                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1018                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 36673                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        51288      0.07%      0.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     58049959     77.35%     77.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          348      0.00%     77.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        42998      0.06%     77.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         8759      0.01%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1376      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6794      0.01%     77.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        32734      0.04%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     77.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13570      0.02%     77.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        15322      0.02%     77.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     77.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1717      0.00%     77.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd          364      0.00%     77.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt         2180      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv          122      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt          242      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     77.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     10347536     13.79%     91.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6357562      8.47%     99.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        51014      0.07%     99.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        63270      0.08%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     75047167                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3437503                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             46536489                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               75047167                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       46536489                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         75047167                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.849976                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.540547                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           16819382                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             203339                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          74838875                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         10398550                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         6420832                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        51288      0.07%      0.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     58049959     77.35%     77.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          348      0.00%     77.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        42998      0.06%     77.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         8759      0.01%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1376      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6794      0.01%     77.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        32734      0.04%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           12      0.00%     77.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        13570      0.02%     77.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        15322      0.02%     77.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     77.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1717      0.00%     77.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     77.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd          364      0.00%     77.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt         2180      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv          122      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt          242      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     10347536     13.79%     91.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      6357562      8.47%     99.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        51014      0.07%     99.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        63270      0.08%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     75047167                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      6034586                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      5991598                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        42741                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      5899772                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       134567                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        36673                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        36668                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 11770057                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              64306728                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2677880                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               7230409                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  26824                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              5599224                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  3054                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               75911582                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 14867                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            77421404                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          6067170                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        12353574                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        6444653                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.899293                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       43749731                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      45551838                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         237170                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        135799                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     115790448                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     58032513                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          18798227                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     30829839                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          774                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            5666695                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      77264326                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   59584                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1693                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4730                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          272                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    703757                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 18716                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           86011898                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.885672                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.257895                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 72249461     84.00%     84.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   953120      1.11%     85.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1677057      1.95%     87.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   860685      1.00%     88.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1178429      1.37%     89.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1666113      1.94%     91.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1146112      1.33%     92.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   879250      1.02%     93.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  5401671      6.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             86011898                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              47155981                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.547743                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            6156690                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.071513                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      8711085                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     26824                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     122208                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 13124358                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               75795007                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2350                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 10493152                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6456369                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1364                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       886                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 11684079                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            576                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          15780                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        13017                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                28797                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 75495494                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                75488107                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  59825999                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  94313503                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.876837                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.634331                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     1761908                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   94599                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  227                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 576                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  35537                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                19229                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                2216815                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           10398550                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             13.048047                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.791940                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1753776     16.87%     16.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              8159873     78.47%     95.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               336872      3.24%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               140034      1.35%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 7181      0.07%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  790      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              102                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             10398550                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                10492826                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 6444678                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      2760                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      3547                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1147856729531                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  704383                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1019                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1147856729531                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1147856729531                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  26824                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 13014423                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                15394014                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          23900                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   7503205                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              50049532                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               75856754                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                931010                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1313757                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  13480                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               45790279                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           177986282                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   312649364                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                114182943                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    258903                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             176369770                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1616505                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     842                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 832                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  29719267                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        158242416                       # The number of ROB reads (Count)
system.cpu.rob.writes                       151689295                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 46536489                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   75047167                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   221                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    703750.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   9812165.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.033636686146                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         75548                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         75548                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             25038460                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1266572                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      9409485                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     6420849                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    9409485                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   6420849                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  231997                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                5082422                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.10                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.41                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 434193                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  14519                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                4922694                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                3334329                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 703750                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                 42557                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                  2610                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2               1971046                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               4404636                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  8272069                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   781462                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    73576                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    20428                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     9897                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     8555                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     7549                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                     3272                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                      290                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                      157                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     103                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                      49                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                      18                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                      19                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                      14                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                      11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   64142                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   64738                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   75131                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   75537                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   75658                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   75690                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   75686                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   75650                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   75637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   75656                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   75639                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   75634                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   75623                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   75577                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   75573                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   75568                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   75562                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   75552                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     159                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        75548                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      121.476545                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1113.696962                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-8191         75330     99.71%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-16383          216      0.29%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-24575            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          75548                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        75548                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.715889                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.700745                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.713428                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             10801     14.30%     14.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               558      0.74%     15.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             63539     84.10%     99.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               604      0.80%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                46      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          75548                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 14847808                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 91868520                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              43169028                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               80034831.55736372                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               37608376.45447122                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1147856636200                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       72509.94                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     45040000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     45109269                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data      6749368                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 39238346.425344198942                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 39298692.806750446558                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 5879974.239256938919                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       703750                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      8705735                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      6420849                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  17933499963                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 218621151972                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 28679194546065                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25482.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25112.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   4466573.59                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     45040000                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     46828520                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        91868520                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     45040000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     45040000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data     43169028                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     43169028                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        703750                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       8705735                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          9409485                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      6420849                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         6420849                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        39238346                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        40796485                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           80034832                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     39238346                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       39238346                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       37608376                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          37608376                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       39238346                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       78404862                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         117643208                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               9177488                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1338400                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        503725                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         58175                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        900104                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        839440                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        804478                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        447859                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        324441                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       1156848                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        525815                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        632255                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      1991593                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        98664                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       213169                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        33425                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       625757                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        21740                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1140                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           605                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         85357                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         87527                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         83642                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         37600                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1180                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        238240                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        165505                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        166514                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       299352                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          883                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        29860                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          470                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       139458                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1067                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              64476751935                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            45887440000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        236554651935                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  7025.53                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25775.53                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              8233077                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1167767                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.71                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.25                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1115034                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   603.582241                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   423.796138                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   381.643636                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       153496     13.77%     13.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       136759     12.27%     26.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        88332      7.92%     33.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        68704      6.16%     40.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       131086     11.76%     51.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        46939      4.21%     56.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        44160      3.96%     60.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        43709      3.92%     63.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       401849     36.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1115034                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          587359232                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        85657600                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               511.700822                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                74.623947                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     4.58                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 4.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.58                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                89.40                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1147856729531                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       3641799840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1935643545                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     35950399800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2794219020                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 90610228800.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 415563931530                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  90828410400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   641324632935                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    558.714878                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 231278976493                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  38329200000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 878248553038                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       4319614320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       2295910485                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     29576864520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     4192228980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 90610228800.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 416374386600                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  90145921920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   637515155625                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    555.396104                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 229445889993                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  38329200000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 880081639538                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1147856729531                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              9408974                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             9408972                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             6420340                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            6420340                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq                  2                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp                 2                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq          509                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp          509                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq          509                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp          509                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port      1407500                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total      1407500                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port     30253166                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total     30253166                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                31660666                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port     45040000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total     45040000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port     89997536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total     89997536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                135037536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           15830334                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 15830334    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             15830334                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1147856729531                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        296675022939                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        48161404774                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       345110256477                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.008306                       # Number of seconds simulated (Second)
simTicks                                   8306032344                       # Number of ticks simulated (Tick)
finalTick                                1156162761875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.65                       # Real time elapsed on the host (Second)
hostTickRate                               5027058216                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8624400                       # Number of bytes of host memory used (Byte)
simInsts                                     46876161                       # Number of instructions simulated (Count)
simOps                                       75584928                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 28347242                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   45690391                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           622968                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.834028                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.545248                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          538562                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         547778                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                      4                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                  688                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              1626                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              622960                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.879315                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.272090                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    327930     52.64%     52.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    175415     28.16%     80.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     45610      7.32%     88.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     36411      5.84%     93.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     20271      3.25%     97.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     13312      2.14%     99.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      3843      0.62%     99.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       136      0.02%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                        32      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                622960                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      18     39.13%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     39.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     24     52.17%     91.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     4      8.70%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          104      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        415489     75.85%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            14      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           10      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           30      0.01%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           10      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            2      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt           16      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            2      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     75.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        82774     15.11%     91.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        49312      9.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           12      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            3      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         547778                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.879304                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  46                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000084                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  1718370                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  539159                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          538156                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                       196                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       94                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               94                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      547622                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           98                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                        44                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                               4                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                               8                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          73377                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         49323                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        27691                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        18252                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return            63      0.15%      0.15% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect           68      0.16%      0.32% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%      0.32% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        41333     99.62%     99.94% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond           12      0.03%     99.97% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.97% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           14      0.03%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          41490                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return            1      0.41%      0.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect            5      2.05%      2.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%      2.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond          221     90.57%     93.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond            5      2.05%     95.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           12      4.92%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total           244                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            4      7.55%      7.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%      7.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond           45     84.91%     92.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            2      3.77%     96.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     96.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            2      3.77%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total           53                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return           60      0.15%      0.15% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect           60      0.15%      0.29% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%      0.29% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond        41101     99.69%     99.98% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond            7      0.02%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total        41228                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            2      5.00%      5.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%      5.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond           36     90.00%     95.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            2      5.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total           40                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget          165      0.40%      0.40% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB        41262     99.45%     99.85% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS           63      0.15%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        41490                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch           10     27.03%     27.03% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return           27     72.97%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total           37                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             41333                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken        41187                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect                53                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss              4                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted           22                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted            31                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                41490                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   20                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   41288                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.995131                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted               5                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups              14                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               14                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return           63      0.15%      0.15% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect           68      0.16%      0.32% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%      0.32% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        41333     99.62%     99.94% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond           12      0.03%     99.97% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.97% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           14      0.03%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        41490                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return           63     31.19%     31.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            4      1.98%     33.17% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     33.17% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond          121     59.90%     93.07% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            0      0.00%     93.07% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     93.07% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           14      6.93%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total           202                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            4     20.00%     20.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     20.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond           14     70.00%     90.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            2     10.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total           20                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            4     20.00%     20.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     20.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond           14     70.00%     90.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            2     10.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total           20                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   8306032344                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups           14                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses           14                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords           16                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                   69                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                     68                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                  6                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                     60                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                  60                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts             645                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                37                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       622832                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.863413                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.831552                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          391121     62.80%     62.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          151689     24.35%     87.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           21720      3.49%     90.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           20896      3.35%     93.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             567      0.09%     94.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            2496      0.40%     94.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             405      0.07%     94.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            8738      1.40%     95.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           25200      4.05%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       622832                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                    60                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           84      0.02%      0.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       415036     77.18%     77.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     77.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           14      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           10      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           28      0.01%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            2      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt           16      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            2      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     77.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        73259     13.62%     90.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        49290      9.17%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       537761                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         25200                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts               339672                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                 537761                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP         339672                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP           537761                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.834028                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.545248                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             122559                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                 91                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            537023                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            73267                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts           49292                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           84      0.02%      0.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu       415036     77.18%     77.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0      0.00%     77.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           14      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd           10      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu           28      0.01%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     77.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc           10      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            2      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt           16      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            2      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     77.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        73259     13.62%     90.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        49290      9.17%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            8      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total       537761                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl        41228                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl        41168                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl           60                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl        41101                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl          127                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall           60                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn           60                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    29144                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                526135                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      9065                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 58577                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                     39                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                41145                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    16                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 538898                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    73                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              547734                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches            41258                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           82775                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts          49314                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.879233                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads         317854                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites        339666                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads            143                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites            81                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        847578                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites       415001                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            132089                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads       213476                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches              41325                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        618712                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     110                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                       331                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    19                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             622960                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.866812                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.223556                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   524165     84.14%     84.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     6587      1.06%     85.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    12621      2.03%     87.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     6506      1.04%     88.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     8449      1.36%     89.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    12809      2.06%     91.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     8571      1.38%     93.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     6641      1.07%     94.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    36611      5.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               622960                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                340757                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.546990                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              41490                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.066601                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles         4187                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                        39                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                        146                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   107986                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 538563                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    73377                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   49323                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         6                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    96101                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             34                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect            7                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                   41                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   538252                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  538250                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                    428446                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    681730                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.864009                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.628469                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                       13130                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                      97                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   2                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                     15                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  13458                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              73267                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             12.698131                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.640117                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  13122     17.91%     17.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                57802     78.89%     96.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1442      1.97%     98.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  901      1.23%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               39                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                73267                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   73360                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   49314                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8306032344                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                     331                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8306032344                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   8306032344                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                     39                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    38874                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  123996                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     48443                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                411608                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 538683                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  7104                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   9672                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                 378833                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             1299154                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     2270604                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   837004                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                       143                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1297249                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     1748                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    238035                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          1136038                       # The number of ROB reads (Count)
system.cpu.rob.writes                         1077127                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   339672                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     537761                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       331.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     69737.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.002686339924                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           610                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           610                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               169732                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               10233                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        60555                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       49292                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      60555                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     49292                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    1307                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  38472                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.88                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                     65                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      1                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                  40019                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                  20139                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    331                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                    23                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                    10                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                 16011                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                 33248                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    55938                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     2768                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      304                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       61                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       53                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       46                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       49                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                       27                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     523                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     533                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     608                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     611                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     610                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     611                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     611                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     611                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     611                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     611                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     609                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     609                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     611                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     610                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     610                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     610                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     610                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     610                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          610                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       97.308197                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     584.725807                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511            606     99.34%     99.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023            1      0.16%     99.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1535            1      0.16%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-8703            1      0.16%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11264-11775            1      0.16%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            610                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          610                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.742623                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.728456                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.690769                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                79     12.95%     12.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 7      1.15%     14.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               516     84.59%     98.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 8      1.31%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            610                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    83648                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   342439                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                330071                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               41227746.99370951                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               39738708.72757103                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     8305899014                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       75613.34                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        21184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       310859                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data        54055                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 2550435.529582618736                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 37425691.006916694343                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 6507920.720902022906                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          331                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        60224                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data        49292                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      9053014                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   1505061970                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 203500023189                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27350.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     24991.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   4128459.45                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        21184                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       321255                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          342439                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        21184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        21184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data       330071                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       330071                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           331                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         60224                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            60555                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data        49292                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           49292                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         2550436                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        38677311                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           41227747                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      2550436                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        2550436                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       39738709                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          39738709                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        2550436                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       78416020                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          80966456                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 59248                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                10823                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          3556                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          6173                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          6223                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          6148                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          2678                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6            14                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          9031                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          4118                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          4106                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        10685                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          131                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1409                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         4964                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           685                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           702                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           702                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           305                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1936                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1365                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1362                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         2385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          234                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1137                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                403214984                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              296240000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1514114984                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  6805.55                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25555.55                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                53453                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                9433                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             90.22                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.16                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         7185                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   624.118024                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   448.292205                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   374.859694                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          943     13.12%     13.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          721     10.03%     23.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          543      7.56%     30.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          406      5.65%     36.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          965     13.43%     49.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          326      4.54%     54.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          326      4.54%     58.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          294      4.09%     62.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2661     37.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         7185                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            3791872                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          692672                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               456.520255                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                83.393848                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     4.22                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 3.57                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.65                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                89.75                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8306032344                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         22690920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         12060510                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       241510500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       22639140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 655820880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   2938597380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    714908160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     4608227490                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    554.804906                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1823017830                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    277420000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   6205594514                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         28609980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         15206565                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       181520220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       33856920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 655820880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   2928090000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    723756480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     4566861045                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    549.824616                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1847306004                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    277420000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   6181306340                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   8306032344                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                60555                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               60557                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               49292                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              49292                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port          662                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total          662                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port       219034                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total       219034                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  219696                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port        21184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total        21184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port       651338                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total       651338                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   672522                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             109847                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   109847    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               109847                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8306032344                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          2121800287                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           22710712                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         2472084322                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001923                       # Number of seconds simulated (Second)
simTicks                                   1923178586                       # Number of ticks simulated (Tick)
finalTick                                1158085940461                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.61                       # Real time elapsed on the host (Second)
hostTickRate                               3172174851                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8632592                       # Number of bytes of host memory used (Byte)
simInsts                                     47006336                       # Number of instructions simulated (Count)
simOps                                       75874608                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 77315977                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  124796842                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           144242                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.108062                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.902476                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          315660                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1160                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         316690                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    233                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                27081                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             45360                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 398                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              143596                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.205424                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.774459                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     73168     50.95%     50.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     13620      9.48%     60.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      7154      4.98%     65.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      4909      3.42%     68.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      4533      3.16%     72.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      2953      2.06%     74.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     20220     14.08%     88.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     16494     11.49%     99.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       545      0.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                143596                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   34048     95.63%     95.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     95.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     95.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     95.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     95.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     95.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     95.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     95.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     95.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     95.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     95.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     95.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     95.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     95.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    809      2.27%     97.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   472      1.33%     99.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               259      0.73%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               14      0.04%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         2996      0.95%      0.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        268607     84.82%     85.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           29      0.01%     85.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           340      0.11%     85.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          185      0.06%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     85.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          224      0.07%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     86.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           48      0.02%     86.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     86.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          136      0.04%     86.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     86.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          110      0.03%     86.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          135      0.04%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     86.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           26      0.01%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            2      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            2      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        36065     11.39%     97.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         5524      1.74%     99.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         1653      0.52%     99.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          604      0.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         316690                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.195546                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               35603                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.112422                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   806155                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  341410                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          303349                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      6651                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     2592                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             2106                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      345840                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         3457                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                       920                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             211                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             646                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          30933                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          7014                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         2538                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         1386                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           22      0.05%      0.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return           715      1.66%      1.71% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect          738      1.71%      3.43% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          137      0.32%      3.74% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        39417     91.55%     95.29% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond          795      1.85%     97.14% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.14% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         1231      2.86%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          43055                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           20      0.47%      0.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          204      4.76%      5.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          311      7.26%     12.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           53      1.24%     13.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         2229     52.04%     65.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          457     10.67%     76.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     76.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1009     23.56%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          4283                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            5      0.48%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            4      0.38%      0.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          179     17.05%     17.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           68      6.48%     24.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond          518     49.33%     73.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          114     10.86%     84.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     84.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          162     15.43%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         1050                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          514      1.33%      1.33% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          430      1.11%      2.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           84      0.22%      2.66% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond        37170     95.89%     98.55% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          338      0.87%     99.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          224      0.58%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total        38762                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.23%      0.23% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.23% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          101     11.83%     12.06% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           65      7.61%     19.67% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          461     53.98%     73.65% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           76      8.90%     82.55% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     82.55% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          149     17.45%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total          854                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        22575     52.43%     52.43% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB        19656     45.65%     98.09% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS          715      1.66%     99.75% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          109      0.25%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        43055                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch          889     86.23%     86.23% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          129     12.51%     98.74% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            4      0.39%     99.13% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            9      0.87%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         1031                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             39439                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken        18934                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              1050                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            361                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted          924                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           126                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                43055                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  685                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   28872                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.670584                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             510                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            1368                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                109                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1259                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           22      0.05%      0.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return          715      1.66%      1.71% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect          738      1.71%      3.43% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          137      0.32%      3.74% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        39417     91.55%     95.29% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond          795      1.85%     97.14% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.14% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         1231      2.86%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        43055                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            8      0.06%      0.06% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return          715      5.04%      5.10% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          236      1.66%      6.76% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          137      0.97%      7.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        11696     82.46%     90.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          160      1.13%     91.32% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     91.32% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         1231      8.68%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         14183                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          179     26.13%     26.13% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     26.13% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          392     57.23%     83.36% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          114     16.64%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          685                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          179     26.13%     26.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     26.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          392     57.23%     83.36% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          114     16.64%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          685                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1923178586                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         1368                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          109                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1259                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          230                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         1598                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 1079                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   1079                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                568                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    514                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 514                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           26967                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             762                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1021                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       139319                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.079257                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.042041                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           83712     60.09%     60.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            8212      5.89%     65.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            3859      2.77%     68.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            7636      5.48%     74.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            1173      0.84%     75.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             691      0.50%     75.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           14373     10.32%     85.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             847      0.61%     86.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           18816     13.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       139319                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         386                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   514                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          986      0.34%      0.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       255827     88.31%     88.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           26      0.01%     88.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          250      0.09%     88.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          152      0.05%     88.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     88.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          224      0.08%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     88.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           48      0.02%     88.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     88.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          118      0.04%     88.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     88.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          108      0.04%     88.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          118      0.04%     89.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     89.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     89.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     89.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           14      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     89.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        26028      8.99%     98.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         4598      1.59%     99.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          594      0.21%     99.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          584      0.20%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       289680                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         18816                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts               130175                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                 289680                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP         130175                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP           289680                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.108062                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.902476                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              31804                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               2015                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            287808                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            26622                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts            5182                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          986      0.34%      0.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu       255827     88.31%     88.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           26      0.01%     88.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          250      0.09%     88.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          152      0.05%     88.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     88.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          224      0.08%     88.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     88.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     88.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     88.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     88.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     88.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           48      0.02%     88.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     88.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          118      0.04%     88.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     88.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          108      0.04%     88.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          118      0.04%     89.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     89.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     89.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     89.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           14      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     89.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        26028      8.99%     98.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         4598      1.59%     99.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          594      0.21%     99.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          584      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total       289680                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl        38762                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl        37938                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl          822                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl        37170                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         1590                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          514                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          514                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    69872                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 29361                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     37528                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  5678                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1157                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                19771                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   310                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 319825                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1433                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              315764                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches            39862                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           37446                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts           6036                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.189127                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads         192259                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites        153078                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           1898                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          1212                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        335270                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites       218811                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             43482                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads       125854                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          126                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches              20480                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         66450                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    2910                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  352                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2049                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      6061                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   825                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             143596                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.261734                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.302107                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    94279     65.66%     65.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      763      0.53%     66.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     2242      1.56%     67.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     1238      0.86%     68.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     2551      1.78%     70.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      700      0.49%     70.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    15769     10.98%     81.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      935      0.65%     82.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    25119     17.49%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               143596                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                148122                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.026899                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              43055                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.298491                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        73288                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1157                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       4159                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     3822                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 316820                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   32                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    30933                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    7014                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   519                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       117                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     3628                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            102                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            143                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          981                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1124                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   305928                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  305455                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                    246351                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    369396                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.117656                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.666902                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                        1636                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    4327                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   11                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 102                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1848                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   16                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   5616                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              26622                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             15.541657                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.875482                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   1285      4.83%      4.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                22552     84.71%     89.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1454      5.46%     95.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1171      4.40%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  155      0.58%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    3      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               71                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                26622                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   29561                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    6036                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       322                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         8                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1923178586                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    6372                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       489                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1923178586                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1923178586                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1157                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    72945                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    9393                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           3697                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     39972                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                 16432                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 318709                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   281                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   3671                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1267                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   8563                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              660950                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     1132146                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   343453                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      2206                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                621128                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    39737                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     129                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 130                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     28928                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           436669                       # The number of ROB reads (Count)
system.cpu.rob.writes                          637597                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   130175                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     289680                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     8                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      6061.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     27297.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001189402350                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            29                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            29                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                71155                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 471                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        33682                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        5182                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      33682                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      5182                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     818                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   4688                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.27                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.57                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                  17292                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                    306                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                   1106                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                   8917                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   6061                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                   110                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                   210                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                   499                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                  4363                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    26208                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     5127                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      624                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      243                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      113                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      107                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       96                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                       93                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                       77                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                       79                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                      80                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                      17                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      16                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           29                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     1132.310345                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     657.866730                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    2059.684929                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511             11     37.93%     37.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023           14     48.28%     86.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1535            2      6.90%     93.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-8703            2      6.90%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             29                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           29                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.034483                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.007093                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.981353                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                13     44.83%     44.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 2      6.90%     51.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                14     48.28%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             29                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    52352                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   481567                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 37430                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               250401602.58939156                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               19462571.11662744                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1923218585                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       49485.86                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       387904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        87691                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data         3498                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 201699417.216784656048                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 45596909.532144717872                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 1818863.846272048773                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         6061                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        27621                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data         5182                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    170964799                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    730101999                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data  47643542446                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28207.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26432.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   9194045.24                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       387904                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        93663                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          481567                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       387904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       387904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data        37430                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        37430                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          6061                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         27621                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            33682                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data         5182                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            5182                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       201699417                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        48702185                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          250401603                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    201699417                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      201699417                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       19462571                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          19462571                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      201699417                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       68164756                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         269864174                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 32864                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  494                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1710                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1604                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          2908                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          2441                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1685                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1653                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1556                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          2391                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1447                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1452                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         4908                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         2271                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         2378                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1235                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1765                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1460                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            15                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            34                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            15                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          253                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           29                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           19                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           55                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           31                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                284866798                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              164320000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           901066798                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8668.05                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27418.05                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                28464                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 426                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             86.61                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            86.23                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         4470                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   477.680537                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   289.282757                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   401.983184                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1037     23.20%     23.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          957     21.41%     44.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          404      9.04%     53.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          241      5.39%     59.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          180      4.03%     63.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          120      2.68%     65.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          139      3.11%     68.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           84      1.88%     70.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1308     29.26%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         4470                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            2103296                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           31616                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1093.656104                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                16.439451                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     8.67                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 8.54                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.13                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                86.61                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1923178586                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         15922200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          8466645                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       113868720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         401940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 151816080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    751363170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    105773760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     1147612515                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    596.726962                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    262916530                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     64220000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1596042056                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         15979320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          8497005                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       120780240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        2176740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 151816080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    732486480                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    121669920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1153405785                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    599.739303                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    304769432                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     64220000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1554189154                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1923178586                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                33489                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               33489                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                4989                       # Transaction distribution (Count)
system.membus.transDist::WriteResp               4989                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq          193                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp          193                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq          193                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp          193                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port        12122                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total        12122                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port        65606                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total        65606                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   77728                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port       387904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total       387904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port       131093                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total       131093                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   518997                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              38864                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    38864    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                38864                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1923178586                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           587265318                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          416371606                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          830691486                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
