<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: LPSPI Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group___l_p_s_p_i___peripheral___access___layer.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">LPSPI Peripheral Access Layer<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for LPSPI Peripheral Access Layer:</div>
<div class="dyncontent">
<div class="center"><img src="group___l_p_s_p_i___peripheral___access___layer.png" border="0" usemap="#agroup______l__p__s__p__i______peripheral______access______layer" alt=""/></div>
<map name="agroup______l__p__s__p__i______peripheral______access______layer" id="agroup______l__p__s__p__i______peripheral______access______layer">
<area shape="rect" href="group___l_p_s_p_i___register___masks.html" title=" " alt="" coords="443,13,599,38"/>
<area shape="rect" title=" " alt="" coords="225,5,395,45"/>
<area shape="rect" href="group___peripheral__access__layer___s32_k148.html" title=" " alt="" coords="5,5,177,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___l_p_s_p_i___register___masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s_p_i___register___masks.html">LPSPI Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_s_p_i___type.html">LPSPI_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPSPI - Size of Registers Arrays.  <a href="struct_l_p_s_p_i___type.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa844fb2d487771c96d415bdda1ef67b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#gaa844fb2d487771c96d415bdda1ef67b4">LPSPI_INSTANCE_COUNT</a>&#160;&#160;&#160;(3u)</td></tr>
<tr class="memdesc:gaa844fb2d487771c96d415bdda1ef67b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of instances of the LPSPI module.  <a href="group___l_p_s_p_i___peripheral___access___layer.html#gaa844fb2d487771c96d415bdda1ef67b4">More...</a><br /></td></tr>
<tr class="separator:gaa844fb2d487771c96d415bdda1ef67b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa742af2111d27d86905e9d34f6221db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#gaa742af2111d27d86905e9d34f6221db4">LPSPI0_BASE</a>&#160;&#160;&#160;(0x4002C000u)</td></tr>
<tr class="memdesc:gaa742af2111d27d86905e9d34f6221db4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral LPSPI0 base address.  <a href="group___l_p_s_p_i___peripheral___access___layer.html#gaa742af2111d27d86905e9d34f6221db4">More...</a><br /></td></tr>
<tr class="separator:gaa742af2111d27d86905e9d34f6221db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad552d158bcba2b8f961993cc9a198538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#gad552d158bcba2b8f961993cc9a198538">LPSPI0</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_s_p_i___type.html">LPSPI_Type</a> *)<a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#gaa742af2111d27d86905e9d34f6221db4">LPSPI0_BASE</a>)</td></tr>
<tr class="memdesc:gad552d158bcba2b8f961993cc9a198538"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral LPSPI0 base pointer.  <a href="group___l_p_s_p_i___peripheral___access___layer.html#gad552d158bcba2b8f961993cc9a198538">More...</a><br /></td></tr>
<tr class="separator:gad552d158bcba2b8f961993cc9a198538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8174baff314ac01ebd94bddaddf62e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#ga8174baff314ac01ebd94bddaddf62e97">LPSPI1_BASE</a>&#160;&#160;&#160;(0x4002D000u)</td></tr>
<tr class="memdesc:ga8174baff314ac01ebd94bddaddf62e97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral LPSPI1 base address.  <a href="group___l_p_s_p_i___peripheral___access___layer.html#ga8174baff314ac01ebd94bddaddf62e97">More...</a><br /></td></tr>
<tr class="separator:ga8174baff314ac01ebd94bddaddf62e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2fa96bc980d401c36834549b3688009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#gac2fa96bc980d401c36834549b3688009">LPSPI1</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_s_p_i___type.html">LPSPI_Type</a> *)<a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#ga8174baff314ac01ebd94bddaddf62e97">LPSPI1_BASE</a>)</td></tr>
<tr class="memdesc:gac2fa96bc980d401c36834549b3688009"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral LPSPI1 base pointer.  <a href="group___l_p_s_p_i___peripheral___access___layer.html#gac2fa96bc980d401c36834549b3688009">More...</a><br /></td></tr>
<tr class="separator:gac2fa96bc980d401c36834549b3688009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3527a113b79bd10490f5747e99bd473d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#ga3527a113b79bd10490f5747e99bd473d">LPSPI2_BASE</a>&#160;&#160;&#160;(0x4002E000u)</td></tr>
<tr class="memdesc:ga3527a113b79bd10490f5747e99bd473d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral LPSPI2 base address.  <a href="group___l_p_s_p_i___peripheral___access___layer.html#ga3527a113b79bd10490f5747e99bd473d">More...</a><br /></td></tr>
<tr class="separator:ga3527a113b79bd10490f5747e99bd473d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45a21782e5f7d05636cdaac3bdda86d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#gae45a21782e5f7d05636cdaac3bdda86d">LPSPI2</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_s_p_i___type.html">LPSPI_Type</a> *)<a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#ga3527a113b79bd10490f5747e99bd473d">LPSPI2_BASE</a>)</td></tr>
<tr class="memdesc:gae45a21782e5f7d05636cdaac3bdda86d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral LPSPI2 base pointer.  <a href="group___l_p_s_p_i___peripheral___access___layer.html#gae45a21782e5f7d05636cdaac3bdda86d">More...</a><br /></td></tr>
<tr class="separator:gae45a21782e5f7d05636cdaac3bdda86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a8247ec665c01027bf2a7a9d5c1646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#gad0a8247ec665c01027bf2a7a9d5c1646">LPSPI_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#gaa742af2111d27d86905e9d34f6221db4">LPSPI0_BASE</a>, <a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#ga8174baff314ac01ebd94bddaddf62e97">LPSPI1_BASE</a>, <a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#ga3527a113b79bd10490f5747e99bd473d">LPSPI2_BASE</a> }</td></tr>
<tr class="memdesc:gad0a8247ec665c01027bf2a7a9d5c1646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array initializer of LPSPI peripheral base addresses.  <a href="group___l_p_s_p_i___peripheral___access___layer.html#gad0a8247ec665c01027bf2a7a9d5c1646">More...</a><br /></td></tr>
<tr class="separator:gad0a8247ec665c01027bf2a7a9d5c1646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b717f3a4100debf576c7395c5910c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#ga5b717f3a4100debf576c7395c5910c62">LPSPI_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#gad552d158bcba2b8f961993cc9a198538">LPSPI0</a>, <a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#gac2fa96bc980d401c36834549b3688009">LPSPI1</a>, <a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#gae45a21782e5f7d05636cdaac3bdda86d">LPSPI2</a> }</td></tr>
<tr class="memdesc:ga5b717f3a4100debf576c7395c5910c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array initializer of LPSPI peripheral base pointers.  <a href="group___l_p_s_p_i___peripheral___access___layer.html#ga5b717f3a4100debf576c7395c5910c62">More...</a><br /></td></tr>
<tr class="separator:ga5b717f3a4100debf576c7395c5910c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga178dd7b82698cf31bd22d353e47d24a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#ga178dd7b82698cf31bd22d353e47d24a4">LPSPI_IRQS_ARR_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:ga178dd7b82698cf31bd22d353e47d24a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt vector arrays for the LPSPI module.  <a href="group___l_p_s_p_i___peripheral___access___layer.html#ga178dd7b82698cf31bd22d353e47d24a4">More...</a><br /></td></tr>
<tr class="separator:ga178dd7b82698cf31bd22d353e47d24a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd07b4fba329f218ad3ca945c27e045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#gaffd07b4fba329f218ad3ca945c27e045">LPSPI_IRQS_CH_COUNT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="memdesc:gaffd07b4fba329f218ad3ca945c27e045"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of interrupt channels for the LPSPI module.  <a href="group___l_p_s_p_i___peripheral___access___layer.html#gaffd07b4fba329f218ad3ca945c27e045">More...</a><br /></td></tr>
<tr class="separator:gaffd07b4fba329f218ad3ca945c27e045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e6992752f72e75ae70e547a8f36c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#ga77e6992752f72e75ae70e547a8f36c3e">LPSPI_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e">LPSPI0_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb26d5b7a7aad3666ede3faa5458e8c6">LPSPI1_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae1901126e6fe72ec3367335f070c0c7f">LPSPI2_IRQn</a> }</td></tr>
<tr class="memdesc:ga77e6992752f72e75ae70e547a8f36c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt vectors for the LPSPI peripheral type.  <a href="group___l_p_s_p_i___peripheral___access___layer.html#ga77e6992752f72e75ae70e547a8f36c3e">More...</a><br /></td></tr>
<tr class="separator:ga77e6992752f72e75ae70e547a8f36c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga5a136ef9440c9fbf2e65029ca517a262"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_l_p_s_p_i___type.html">LPSPI_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#ga5a136ef9440c9fbf2e65029ca517a262">LPSPI_MemMapPtr</a></td></tr>
<tr class="separator:ga5a136ef9440c9fbf2e65029ca517a262"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gad552d158bcba2b8f961993cc9a198538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad552d158bcba2b8f961993cc9a198538">&#9670;&nbsp;</a></span>LPSPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI0&#160;&#160;&#160;((<a class="el" href="struct_l_p_s_p_i___type.html">LPSPI_Type</a> *)<a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#gaa742af2111d27d86905e9d34f6221db4">LPSPI0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral LPSPI0 base pointer. </p>

</div>
</div>
<a id="gaa742af2111d27d86905e9d34f6221db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa742af2111d27d86905e9d34f6221db4">&#9670;&nbsp;</a></span>LPSPI0_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI0_BASE&#160;&#160;&#160;(0x4002C000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral LPSPI0 base address. </p>

</div>
</div>
<a id="gac2fa96bc980d401c36834549b3688009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2fa96bc980d401c36834549b3688009">&#9670;&nbsp;</a></span>LPSPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI1&#160;&#160;&#160;((<a class="el" href="struct_l_p_s_p_i___type.html">LPSPI_Type</a> *)<a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#ga8174baff314ac01ebd94bddaddf62e97">LPSPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral LPSPI1 base pointer. </p>

</div>
</div>
<a id="ga8174baff314ac01ebd94bddaddf62e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8174baff314ac01ebd94bddaddf62e97">&#9670;&nbsp;</a></span>LPSPI1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI1_BASE&#160;&#160;&#160;(0x4002D000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral LPSPI1 base address. </p>

</div>
</div>
<a id="gae45a21782e5f7d05636cdaac3bdda86d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae45a21782e5f7d05636cdaac3bdda86d">&#9670;&nbsp;</a></span>LPSPI2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI2&#160;&#160;&#160;((<a class="el" href="struct_l_p_s_p_i___type.html">LPSPI_Type</a> *)<a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#ga3527a113b79bd10490f5747e99bd473d">LPSPI2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral LPSPI2 base pointer. </p>

</div>
</div>
<a id="ga3527a113b79bd10490f5747e99bd473d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3527a113b79bd10490f5747e99bd473d">&#9670;&nbsp;</a></span>LPSPI2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI2_BASE&#160;&#160;&#160;(0x4002E000u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral LPSPI2 base address. </p>

</div>
</div>
<a id="gad0a8247ec665c01027bf2a7a9d5c1646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0a8247ec665c01027bf2a7a9d5c1646">&#9670;&nbsp;</a></span>LPSPI_BASE_ADDRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#gaa742af2111d27d86905e9d34f6221db4">LPSPI0_BASE</a>, <a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#ga8174baff314ac01ebd94bddaddf62e97">LPSPI1_BASE</a>, <a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#ga3527a113b79bd10490f5747e99bd473d">LPSPI2_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array initializer of LPSPI peripheral base addresses. </p>

</div>
</div>
<a id="ga5b717f3a4100debf576c7395c5910c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b717f3a4100debf576c7395c5910c62">&#9670;&nbsp;</a></span>LPSPI_BASE_PTRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#gad552d158bcba2b8f961993cc9a198538">LPSPI0</a>, <a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#gac2fa96bc980d401c36834549b3688009">LPSPI1</a>, <a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#gae45a21782e5f7d05636cdaac3bdda86d">LPSPI2</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array initializer of LPSPI peripheral base pointers. </p>

</div>
</div>
<a id="gaa844fb2d487771c96d415bdda1ef67b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa844fb2d487771c96d415bdda1ef67b4">&#9670;&nbsp;</a></span>LPSPI_INSTANCE_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_INSTANCE_COUNT&#160;&#160;&#160;(3u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of instances of the LPSPI module. </p>

</div>
</div>
<a id="ga77e6992752f72e75ae70e547a8f36c3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77e6992752f72e75ae70e547a8f36c3e">&#9670;&nbsp;</a></span>LPSPI_IRQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_IRQS&#160;&#160;&#160;{ <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e">LPSPI0_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb26d5b7a7aad3666ede3faa5458e8c6">LPSPI1_IRQn</a>, <a class="el" href="group___interrupt__vector__numbers___s32_k148.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae1901126e6fe72ec3367335f070c0c7f">LPSPI2_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt vectors for the LPSPI peripheral type. </p>

</div>
</div>
<a id="ga178dd7b82698cf31bd22d353e47d24a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga178dd7b82698cf31bd22d353e47d24a4">&#9670;&nbsp;</a></span>LPSPI_IRQS_ARR_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_IRQS_ARR_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt vector arrays for the LPSPI module. </p>

</div>
</div>
<a id="gaffd07b4fba329f218ad3ca945c27e045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffd07b4fba329f218ad3ca945c27e045">&#9670;&nbsp;</a></span>LPSPI_IRQS_CH_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPSPI_IRQS_CH_COUNT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of interrupt channels for the LPSPI module. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga5a136ef9440c9fbf2e65029ca517a262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a136ef9440c9fbf2e65029ca517a262">&#9670;&nbsp;</a></span>LPSPI_MemMapPtr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_l_p_s_p_i___type.html">LPSPI_Type</a> * <a class="el" href="group___l_p_s_p_i___peripheral___access___layer.html#ga5a136ef9440c9fbf2e65029ca517a262">LPSPI_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
