{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 22 18:22:24 2015 " "Info: Processing started: Tue Dec 22 18:22:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2Download -c Lab2Download --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2Download -c Lab2Download --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/Lab2Download.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "slowClock:clockOut\|outX\[0\] " "Info: Detected ripple clock \"slowClock:clockOut\|outX\[0\]\" as buffer" {  } { { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "slowClock:clockOut\|outX\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register Lab2:showReselt\|controlUnit:CU\|state\[0\] register Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[3\] 137.25 MHz 7.286 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 137.25 MHz between source register \"Lab2:showReselt\|controlUnit:CU\|state\[0\]\" and destination register \"Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[3\]\" (period= 7.286 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.044 ns + Longest register register " "Info: + Longest register to register delay is 7.044 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Lab2:showReselt\|controlUnit:CU\|state\[0\] 1 REG LCFF_X36_Y12_N17 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y12_N17; Fanout = 15; REG Node = 'Lab2:showReselt\|controlUnit:CU\|state\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lab2:showReselt|controlUnit:CU|state[0] } "NODE_NAME" } } { "../controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.541 ns) 0.935 ns Lab2:showReselt\|controlUnit:CU\|Meminst~0 2 COMB LCCOMB_X36_Y12_N12 7 " "Info: 2: + IC(0.394 ns) + CELL(0.541 ns) = 0.935 ns; Loc. = LCCOMB_X36_Y12_N12; Fanout = 7; COMB Node = 'Lab2:showReselt\|controlUnit:CU\|Meminst~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { Lab2:showReselt|controlUnit:CU|state[0] Lab2:showReselt|controlUnit:CU|Meminst~0 } "NODE_NAME" } } { "../controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.178 ns) 1.460 ns Lab2:showReselt\|dataPath:DP\|instructionCycleOperation:part1\|multiplexer:Meminst_mux\|Output\[3\]~3 3 COMB LCCOMB_X36_Y12_N26 74 " "Info: 3: + IC(0.347 ns) + CELL(0.178 ns) = 1.460 ns; Loc. = LCCOMB_X36_Y12_N26; Fanout = 74; COMB Node = 'Lab2:showReselt\|dataPath:DP\|instructionCycleOperation:part1\|multiplexer:Meminst_mux\|Output\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { Lab2:showReselt|controlUnit:CU|Meminst~0 Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[3]~3 } "NODE_NAME" } } { "../dataPath/multiplexer.v" "" { Text "../dataPath/multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.544 ns) 3.189 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~14 4 COMB LCCOMB_X35_Y13_N28 1 " "Info: 4: + IC(1.185 ns) + CELL(0.544 ns) = 3.189 ns; Loc. = LCCOMB_X35_Y13_N28; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[3]~3 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~14 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.178 ns) 3.919 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~15 5 COMB LCCOMB_X36_Y13_N30 1 " "Info: 5: + IC(0.552 ns) + CELL(0.178 ns) = 3.919 ns; Loc. = LCCOMB_X36_Y13_N30; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~14 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~15 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.521 ns) 4.915 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~16 6 COMB LCCOMB_X35_Y13_N14 1 " "Info: 6: + IC(0.475 ns) + CELL(0.521 ns) = 4.915 ns; Loc. = LCCOMB_X35_Y13_N14; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~15 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~16 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.516 ns) 5.722 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~19 7 COMB LCCOMB_X35_Y13_N16 1 " "Info: 7: + IC(0.291 ns) + CELL(0.516 ns) = 5.722 ns; Loc. = LCCOMB_X35_Y13_N16; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~16 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~19 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.319 ns) 6.948 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~20 8 COMB LCCOMB_X34_Y16_N0 1 " "Info: 8: + IC(0.907 ns) + CELL(0.319 ns) = 6.948 ns; Loc. = LCCOMB_X34_Y16_N0; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Mux4~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~19 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~20 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.044 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[3\] 9 REG LCFF_X34_Y16_N1 3 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 7.044 ns; Loc. = LCFF_X34_Y16_N1; Fanout = 3; REG Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~20 Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.893 ns ( 41.07 % ) " "Info: Total cell delay = 2.893 ns ( 41.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.151 ns ( 58.93 % ) " "Info: Total interconnect delay = 4.151 ns ( 58.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.044 ns" { Lab2:showReselt|controlUnit:CU|state[0] Lab2:showReselt|controlUnit:CU|Meminst~0 Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[3]~3 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~14 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~15 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~16 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~19 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~20 Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.044 ns" { Lab2:showReselt|controlUnit:CU|state[0] {} Lab2:showReselt|controlUnit:CU|Meminst~0 {} Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[3]~3 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~14 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~15 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~16 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~19 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~20 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] {} } { 0.000ns 0.394ns 0.347ns 1.185ns 0.552ns 0.475ns 0.291ns 0.907ns 0.000ns } { 0.000ns 0.541ns 0.178ns 0.544ns 0.178ns 0.521ns 0.516ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.637 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 6.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/Lab2Download.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.879 ns) 3.174 ns slowClock:clockOut\|outX\[0\] 2 REG LCFF_X20_Y11_N19 2 " "Info: 2: + IC(1.269 ns) + CELL(0.879 ns) = 3.174 ns; Loc. = LCFF_X20_Y11_N19; Fanout = 2; REG Node = 'slowClock:clockOut\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { CLOCK_50 slowClock:clockOut|outX[0] } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) 5.040 ns slowClock:clockOut\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G0 289 " "Info: 3: + IC(1.866 ns) + CELL(0.000 ns) = 5.040 ns; Loc. = CLKCTRL_G0; Fanout = 289; COMB Node = 'slowClock:clockOut\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 6.637 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[3\] 4 REG LCFF_X34_Y16_N1 3 " "Info: 4: + IC(0.995 ns) + CELL(0.602 ns) = 6.637 ns; Loc. = LCFF_X34_Y16_N1; Fanout = 3; REG Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.77 % ) " "Info: Total cell delay = 2.507 ns ( 37.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.130 ns ( 62.23 % ) " "Info: Total interconnect delay = 4.130 ns ( 62.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.637 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.637 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] {} } { 0.000ns 0.000ns 1.269ns 1.866ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.640 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/Lab2Download.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.879 ns) 3.174 ns slowClock:clockOut\|outX\[0\] 2 REG LCFF_X20_Y11_N19 2 " "Info: 2: + IC(1.269 ns) + CELL(0.879 ns) = 3.174 ns; Loc. = LCFF_X20_Y11_N19; Fanout = 2; REG Node = 'slowClock:clockOut\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { CLOCK_50 slowClock:clockOut|outX[0] } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) 5.040 ns slowClock:clockOut\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G0 289 " "Info: 3: + IC(1.866 ns) + CELL(0.000 ns) = 5.040 ns; Loc. = CLKCTRL_G0; Fanout = 289; COMB Node = 'slowClock:clockOut\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 6.640 ns Lab2:showReselt\|controlUnit:CU\|state\[0\] 4 REG LCFF_X36_Y12_N17 15 " "Info: 4: + IC(0.998 ns) + CELL(0.602 ns) = 6.640 ns; Loc. = LCFF_X36_Y12_N17; Fanout = 15; REG Node = 'Lab2:showReselt\|controlUnit:CU\|state\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|controlUnit:CU|state[0] } "NODE_NAME" } } { "../controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.76 % ) " "Info: Total cell delay = 2.507 ns ( 37.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.133 ns ( 62.24 % ) " "Info: Total interconnect delay = 4.133 ns ( 62.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.640 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|controlUnit:CU|state[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.640 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|controlUnit:CU|state[0] {} } { 0.000ns 0.000ns 1.269ns 1.866ns 0.998ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.637 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.637 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] {} } { 0.000ns 0.000ns 1.269ns 1.866ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.640 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|controlUnit:CU|state[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.640 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|controlUnit:CU|state[0] {} } { 0.000ns 0.000ns 1.269ns 1.866ns 0.998ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.044 ns" { Lab2:showReselt|controlUnit:CU|state[0] Lab2:showReselt|controlUnit:CU|Meminst~0 Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[3]~3 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~14 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~15 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~16 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~19 Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~20 Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.044 ns" { Lab2:showReselt|controlUnit:CU|state[0] {} Lab2:showReselt|controlUnit:CU|Meminst~0 {} Lab2:showReselt|dataPath:DP|instructionCycleOperation:part1|multiplexer:Meminst_mux|Output[3]~3 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~14 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~15 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~16 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~19 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Mux4~20 {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] {} } { 0.000ns 0.394ns 0.347ns 1.185ns 0.552ns 0.475ns 0.291ns 0.907ns 0.000ns } { 0.000ns 0.541ns 0.178ns 0.544ns 0.178ns 0.521ns 0.516ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.637 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.637 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|dataPath:DP|memRAM:part2|Q[3] {} } { 0.000ns 0.000ns 1.269ns 1.866ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.640 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|controlUnit:CU|state[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.640 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|controlUnit:CU|state[0] {} } { 0.000ns 0.000ns 1.269ns 1.866ns 0.998ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[3\]\[4\] KEY\[1\] CLOCK_50 4.167 ns register " "Info: tsu for register \"Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[3\]\[4\]\" (data pin = \"KEY\[1\]\", clock pin = \"CLOCK_50\") is 4.167 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.845 ns + Longest pin register " "Info: + Longest pin to register delay is 10.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[1\] 1 PIN PIN_R21 49 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 49; PIN Node = 'KEY\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/Lab2Download.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.569 ns) + CELL(0.178 ns) 7.611 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER~54 2 COMB LCCOMB_X35_Y15_N30 13 " "Info: 2: + IC(6.569 ns) + CELL(0.178 ns) = 7.611 ns; Loc. = LCCOMB_X35_Y15_N30; Fanout = 13; COMB Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.747 ns" { KEY[1] Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER~54 } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.821 ns) + CELL(0.413 ns) 10.845 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[3\]\[4\] 3 REG LCFF_X37_Y15_N13 1 " "Info: 3: + IC(2.821 ns) + CELL(0.413 ns) = 10.845 ns; Loc. = LCFF_X37_Y15_N13; Fanout = 1; REG Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[3\]\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.234 ns" { Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER~54 Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][4] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.455 ns ( 13.42 % ) " "Info: Total cell delay = 1.455 ns ( 13.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.390 ns ( 86.58 % ) " "Info: Total interconnect delay = 9.390 ns ( 86.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.845 ns" { KEY[1] Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER~54 Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.845 ns" { KEY[1] {} KEY[1]~combout {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER~54 {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][4] {} } { 0.000ns 0.000ns 6.569ns 2.821ns } { 0.000ns 0.864ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.640 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 6.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/Lab2Download.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.879 ns) 3.174 ns slowClock:clockOut\|outX\[0\] 2 REG LCFF_X20_Y11_N19 2 " "Info: 2: + IC(1.269 ns) + CELL(0.879 ns) = 3.174 ns; Loc. = LCFF_X20_Y11_N19; Fanout = 2; REG Node = 'slowClock:clockOut\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { CLOCK_50 slowClock:clockOut|outX[0] } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) 5.040 ns slowClock:clockOut\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G0 289 " "Info: 3: + IC(1.866 ns) + CELL(0.000 ns) = 5.040 ns; Loc. = CLKCTRL_G0; Fanout = 289; COMB Node = 'slowClock:clockOut\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 6.640 ns Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[3\]\[4\] 4 REG LCFF_X37_Y15_N13 1 " "Info: 4: + IC(0.998 ns) + CELL(0.602 ns) = 6.640 ns; Loc. = LCFF_X37_Y15_N13; Fanout = 1; REG Node = 'Lab2:showReselt\|dataPath:DP\|memRAM:part2\|REGISTER\[3\]\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][4] } "NODE_NAME" } } { "../dataPath/memRam.v" "" { Text "../dataPath/memRam.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.76 % ) " "Info: Total cell delay = 2.507 ns ( 37.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.133 ns ( 62.24 % ) " "Info: Total interconnect delay = 4.133 ns ( 62.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.640 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.640 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][4] {} } { 0.000ns 0.000ns 1.269ns 1.866ns 0.998ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.845 ns" { KEY[1] Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER~54 Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.845 ns" { KEY[1] {} KEY[1]~combout {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER~54 {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][4] {} } { 0.000ns 0.000ns 6.569ns 2.821ns } { 0.000ns 0.864ns 0.178ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.640 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.640 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|dataPath:DP|memRAM:part2|REGISTER[3][4] {} } { 0.000ns 0.000ns 1.269ns 1.866ns 0.998ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[9\] Lab2:showReselt\|controlUnit:CU\|state\[0\] 13.725 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[9\]\" through register \"Lab2:showReselt\|controlUnit:CU\|state\[0\]\" is 13.725 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.640 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/Lab2Download.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.879 ns) 3.174 ns slowClock:clockOut\|outX\[0\] 2 REG LCFF_X20_Y11_N19 2 " "Info: 2: + IC(1.269 ns) + CELL(0.879 ns) = 3.174 ns; Loc. = LCFF_X20_Y11_N19; Fanout = 2; REG Node = 'slowClock:clockOut\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { CLOCK_50 slowClock:clockOut|outX[0] } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) 5.040 ns slowClock:clockOut\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G0 289 " "Info: 3: + IC(1.866 ns) + CELL(0.000 ns) = 5.040 ns; Loc. = CLKCTRL_G0; Fanout = 289; COMB Node = 'slowClock:clockOut\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 6.640 ns Lab2:showReselt\|controlUnit:CU\|state\[0\] 4 REG LCFF_X36_Y12_N17 15 " "Info: 4: + IC(0.998 ns) + CELL(0.602 ns) = 6.640 ns; Loc. = LCFF_X36_Y12_N17; Fanout = 15; REG Node = 'Lab2:showReselt\|controlUnit:CU\|state\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|controlUnit:CU|state[0] } "NODE_NAME" } } { "../controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.76 % ) " "Info: Total cell delay = 2.507 ns ( 37.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.133 ns ( 62.24 % ) " "Info: Total interconnect delay = 4.133 ns ( 62.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.640 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|controlUnit:CU|state[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.640 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|controlUnit:CU|state[0] {} } { 0.000ns 0.000ns 1.269ns 1.866ns 0.998ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.808 ns + Longest register pin " "Info: + Longest register to pin delay is 6.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Lab2:showReselt\|controlUnit:CU\|state\[0\] 1 REG LCFF_X36_Y12_N17 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y12_N17; Fanout = 15; REG Node = 'Lab2:showReselt\|controlUnit:CU\|state\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lab2:showReselt|controlUnit:CU|state[0] } "NODE_NAME" } } { "../controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.833 ns) + CELL(0.491 ns) 2.324 ns Lab2:showReselt\|controlUnit:CU\|Decoder0~0 2 COMB LCCOMB_X39_Y10_N16 1 " "Info: 2: + IC(1.833 ns) + CELL(0.491 ns) = 2.324 ns; Loc. = LCCOMB_X39_Y10_N16; Fanout = 1; COMB Node = 'Lab2:showReselt\|controlUnit:CU\|Decoder0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { Lab2:showReselt|controlUnit:CU|state[0] Lab2:showReselt|controlUnit:CU|Decoder0~0 } "NODE_NAME" } } { "../controlUnit.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/controlUnit.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.674 ns) + CELL(2.810 ns) 6.808 ns LEDR\[9\] 3 PIN PIN_R17 0 " "Info: 3: + IC(1.674 ns) + CELL(2.810 ns) = 6.808 ns; Loc. = PIN_R17; Fanout = 0; PIN Node = 'LEDR\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.484 ns" { Lab2:showReselt|controlUnit:CU|Decoder0~0 LEDR[9] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/Lab2Download.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.301 ns ( 48.49 % ) " "Info: Total cell delay = 3.301 ns ( 48.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.507 ns ( 51.51 % ) " "Info: Total interconnect delay = 3.507 ns ( 51.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.808 ns" { Lab2:showReselt|controlUnit:CU|state[0] Lab2:showReselt|controlUnit:CU|Decoder0~0 LEDR[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.808 ns" { Lab2:showReselt|controlUnit:CU|state[0] {} Lab2:showReselt|controlUnit:CU|Decoder0~0 {} LEDR[9] {} } { 0.000ns 1.833ns 1.674ns } { 0.000ns 0.491ns 2.810ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.640 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|controlUnit:CU|state[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.640 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|controlUnit:CU|state[0] {} } { 0.000ns 0.000ns 1.269ns 1.866ns 0.998ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.808 ns" { Lab2:showReselt|controlUnit:CU|state[0] Lab2:showReselt|controlUnit:CU|Decoder0~0 LEDR[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.808 ns" { Lab2:showReselt|controlUnit:CU|state[0] {} Lab2:showReselt|controlUnit:CU|Decoder0~0 {} LEDR[9] {} } { 0.000ns 1.833ns 1.674ns } { 0.000ns 0.491ns 2.810ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[0\] SW\[1\] CLOCK_50 4.448 ns register " "Info: th for register \"Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[0\]\" (data pin = \"SW\[1\]\", clock pin = \"CLOCK_50\") is 4.448 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.641 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/Lab2Download.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.879 ns) 3.174 ns slowClock:clockOut\|outX\[0\] 2 REG LCFF_X20_Y11_N19 2 " "Info: 2: + IC(1.269 ns) + CELL(0.879 ns) = 3.174 ns; Loc. = LCFF_X20_Y11_N19; Fanout = 2; REG Node = 'slowClock:clockOut\|outX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { CLOCK_50 slowClock:clockOut|outX[0] } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) 5.040 ns slowClock:clockOut\|outX\[0\]~clkctrl 3 COMB CLKCTRL_G0 289 " "Info: 3: + IC(1.866 ns) + CELL(0.000 ns) = 5.040 ns; Loc. = CLKCTRL_G0; Fanout = 289; COMB Node = 'slowClock:clockOut\|outX\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl } "NODE_NAME" } } { "slowClock.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/slowClock.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 6.641 ns Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[0\] 4 REG LCFF_X34_Y14_N9 18 " "Info: 4: + IC(0.999 ns) + CELL(0.602 ns) = 6.641 ns; Loc. = LCFF_X34_Y14_N9; Fanout = 18; REG Node = 'Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "../dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 37.75 % ) " "Info: Total cell delay = 2.507 ns ( 37.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.134 ns ( 62.25 % ) " "Info: Total interconnect delay = 4.134 ns ( 62.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.641 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.641 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] {} } { 0.000ns 0.000ns 1.269ns 1.866ns 0.999ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../dataPath/register.v" "" { Text "../dataPath/register.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.479 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[1\] 1 PIN PIN_L21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 1; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "Lab2Download.v" "" { Text "C:/Users/Student/Desktop/yen/Lab2/Lab2Download/Lab2Download.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.178 ns) 2.383 ns Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[0\]~0 2 COMB LCCOMB_X34_Y14_N8 1 " "Info: 2: + IC(1.179 ns) + CELL(0.178 ns) = 2.383 ns; Loc. = LCCOMB_X34_Y14_N8; Fanout = 1; COMB Node = 'Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { SW[1] Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0]~0 } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "../dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.479 ns Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[0\] 3 REG LCFF_X34_Y14_N9 18 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.479 ns; Loc. = LCFF_X34_Y14_N9; Fanout = 18; REG Node = 'Lab2:showReselt\|dataPath:DP\|instructionSetOperation:part3\|register:ARegister\|out\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0]~0 Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] } "NODE_NAME" } } { "../dataPath/register.v" "" { Text "../dataPath/register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 52.44 % ) " "Info: Total cell delay = 1.300 ns ( 52.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.179 ns ( 47.56 % ) " "Info: Total interconnect delay = 1.179 ns ( 47.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { SW[1] Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0]~0 Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { SW[1] {} SW[1]~combout {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0]~0 {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] {} } { 0.000ns 0.000ns 1.179ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.641 ns" { CLOCK_50 slowClock:clockOut|outX[0] slowClock:clockOut|outX[0]~clkctrl Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.641 ns" { CLOCK_50 {} CLOCK_50~combout {} slowClock:clockOut|outX[0] {} slowClock:clockOut|outX[0]~clkctrl {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] {} } { 0.000ns 0.000ns 1.269ns 1.866ns 0.999ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { SW[1] Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0]~0 Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { SW[1] {} SW[1]~combout {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0]~0 {} Lab2:showReselt|dataPath:DP|instructionSetOperation:part3|register:ARegister|out[0] {} } { 0.000ns 0.000ns 1.179ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 22 18:22:24 2015 " "Info: Processing ended: Tue Dec 22 18:22:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
