
---------- Begin Simulation Statistics ----------
final_tick                                 1101756800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 168261                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                   293052                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.43                       # Real time elapsed on the host
host_tick_rate                               88604999                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2092220                       # Number of instructions simulated
sim_ops                                       3643945                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001102                       # Number of seconds simulated
sim_ticks                                  1101756800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               436155                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24138                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            467176                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             240517                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          436155                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           195638                       # Number of indirect misses.
system.cpu.branchPred.lookups                  493978                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11653                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11969                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2398045                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1952710                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24272                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     350200                       # Number of branches committed
system.cpu.commit.bw_lim_events                603708                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             751                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          887135                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2092220                       # Number of instructions committed
system.cpu.commit.committedOps                3643945                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2354314                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.547774                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723330                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1160463     49.29%     49.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       183982      7.81%     57.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       173352      7.36%     64.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       232809      9.89%     74.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       603708     25.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2354314                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      76586                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9831                       # Number of function calls committed.
system.cpu.commit.int_insts                   3586870                       # Number of committed integer instructions.
system.cpu.commit.loads                        498156                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20504      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2865820     78.65%     79.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1965      0.05%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37399      1.03%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2981      0.08%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1232      0.03%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6216      0.17%     80.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11694      0.32%     80.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12638      0.35%     81.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7690      0.21%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1112      0.03%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          478594     13.13%     94.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         164261      4.51%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19562      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12277      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3643945                       # Class of committed instruction
system.cpu.commit.refs                         674694                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2092220                       # Number of Instructions Simulated
system.cpu.committedOps                       3643945                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.316493                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.316493                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8207                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33288                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49171                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4613                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1027246                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4746460                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   300717                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1154899                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24346                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88867                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      581630                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2099                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      195818                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           150                       # TLB misses on write requests
system.cpu.fetch.Branches                      493978                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    245638                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2234063                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4544                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2861205                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  162                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           893                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48692                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179342                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             336603                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             252170                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.038779                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2596075                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.934208                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929991                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1233858     47.53%     47.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    76416      2.94%     50.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60513      2.33%     52.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77246      2.98%     55.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1148042     44.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2596075                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    124921                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68471                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    219686000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    219686000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    219686000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    219685600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    219685600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    219685600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8643600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8643200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       574000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       574000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       573200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       573200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4701200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4732800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4672800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4657200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     79248800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     79166000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     79217600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     79236000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1673328400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          158318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28785                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   380528                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.515877                       # Inst execution rate
system.cpu.iew.exec_refs                       779011                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     195790                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  695568                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                614171                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                937                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               662                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               206605                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4531029                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                583221                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34650                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4175321                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3211                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7914                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24346                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14034                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           625                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39986                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          268                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116013                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30066                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             89                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20620                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8165                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5840130                       # num instructions consuming a value
system.cpu.iew.wb_count                       4153338                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567484                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3314182                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.507896                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4160225                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6468136                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3584295                       # number of integer regfile writes
system.cpu.ipc                               0.759594                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.759594                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26650      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3295288     78.27%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1996      0.05%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41221      0.98%     79.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4450      0.11%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1286      0.03%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6797      0.16%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15497      0.37%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14300      0.34%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8231      0.20%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2085      0.05%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               568255     13.50%     94.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              184698      4.39%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25480      0.61%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13740      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4209974                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   93207                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              187752                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        89785                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             134648                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4090117                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10847283                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4063553                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5283540                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4529920                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4209974                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1109                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          887073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19015                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            358                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1324241                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2596075                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.621669                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668729                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1172293     45.16%     45.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              176926      6.82%     51.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              305185     11.76%     63.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              344006     13.25%     76.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              597665     23.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2596075                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.528458                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      245791                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           404                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12361                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4505                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               614171                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              206605                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1576073                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    693                       # number of misc regfile writes
system.cpu.numCycles                          2754393                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  841567                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4980987                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               41                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47593                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   351010                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15620                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5257                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12205440                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4671703                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6375134                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1185148                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74805                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24346                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                174483                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1394124                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            160161                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7413660                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19521                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                885                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    206916                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            939                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6281686                       # The number of ROB reads
system.cpu.rob.rob_writes                     9304799                       # The number of ROB writes
system.cpu.timesIdled                            1597                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38348                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              437                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          716                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            716                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              136                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22997                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1101756800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12219                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1334                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8104                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1340                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1340                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12219                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       953152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       953152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  953152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13559                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11360464                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29407536                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1101756800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17726                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4113                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23943                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1016                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2088                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2088                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17726                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8252                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49907                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58159                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       181376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1264384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1445760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10541                       # Total snoops (count)
system.l2bus.snoopTraffic                       85568                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30352                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014826                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120858                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29902     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      450      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30352                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20372799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18999061                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3405597                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1101756800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1101756800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       242114                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           242114                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       242114                       # number of overall hits
system.cpu.icache.overall_hits::total          242114                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3523                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3523                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3523                       # number of overall misses
system.cpu.icache.overall_misses::total          3523                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    175120000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    175120000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    175120000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    175120000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       245637                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       245637                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       245637                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       245637                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014342                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014342                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014342                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014342                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49707.635538                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49707.635538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49707.635538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49707.635538                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          686                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          686                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          686                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          686                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2837                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2837                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2837                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2837                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    142426400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    142426400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    142426400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    142426400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011550                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011550                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011550                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011550                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50203.172365                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50203.172365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50203.172365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50203.172365                       # average overall mshr miss latency
system.cpu.icache.replacements                   2581                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       242114                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          242114                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3523                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3523                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    175120000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    175120000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       245637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       245637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49707.635538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49707.635538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          686                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          686                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2837                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2837                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    142426400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    142426400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011550                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011550                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50203.172365                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50203.172365                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1101756800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1101756800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.492178                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              232076                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2581                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.917086                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.492178                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990204                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990204                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            494111                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           494111                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1101756800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1101756800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1101756800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       682001                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           682001                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       682001                       # number of overall hits
system.cpu.dcache.overall_hits::total          682001                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35025                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35025                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35025                       # number of overall misses
system.cpu.dcache.overall_misses::total         35025                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1699276400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1699276400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1699276400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1699276400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       717026                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       717026                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       717026                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       717026                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048848                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048848                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048848                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048848                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48516.099929                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48516.099929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48516.099929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48516.099929                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29338                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           98                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               771                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.051881                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           98                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1870                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2779                       # number of writebacks
system.cpu.dcache.writebacks::total              2779                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22435                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22435                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22435                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22435                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12590                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4387                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16977                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    581063600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    581063600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    581063600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    244777315                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    825840915                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017559                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017559                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017559                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023677                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46152.787927                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46152.787927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46152.787927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55796.059950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48644.690758                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15953                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       507562                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          507562                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32902                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32902                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1594305600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1594305600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       540464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       540464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060877                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060877                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48456.191113                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48456.191113                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22399                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22399                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10503                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10503                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    479174400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    479174400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45622.622108                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45622.622108                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       174439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         174439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2123                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2123                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104970800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104970800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       176562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       176562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012024                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012024                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49444.559585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49444.559585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2087                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2087                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101889200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101889200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48820.891231                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48820.891231                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4387                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4387                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    244777315                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    244777315                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55796.059950                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55796.059950                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1101756800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1101756800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.831820                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633683                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15953                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.721870                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   743.510743                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   234.321077                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.726085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.228829                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          224                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          800                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          471                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.218750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1451029                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1451029                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1101756800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             887                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4930                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1011                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6828                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            887                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4930                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1011                       # number of overall hits
system.l2cache.overall_hits::total               6828                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1947                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7660                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3376                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12983                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1947                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7660                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3376                       # number of overall misses
system.l2cache.overall_misses::total            12983                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    131540800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    524258000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    233786938                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    889585738                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    131540800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    524258000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    233786938                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    889585738                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2834                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12590                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4387                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19811                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2834                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12590                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4387                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19811                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.687015                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.608419                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.769546                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.655343                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.687015                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.608419                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.769546                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.655343                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67560.760144                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68440.992167                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69249.685427                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68519.274282                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67560.760144                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68440.992167                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69249.685427                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68519.274282                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    9                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1334                       # number of writebacks
system.l2cache.writebacks::total                 1334                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           15                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             25                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           15                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            25                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1947                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7650                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3361                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12958                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1947                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7650                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3361                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          601                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13559                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    115964800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    462788800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    206389757                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    785143357                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    115964800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    462788800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    206389757                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35867422                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    821010779                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.687015                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.607625                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.766127                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654081                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.687015                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.607625                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.766127                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.684418                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59560.760144                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60495.267974                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61407.246950                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60591.399676                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59560.760144                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60495.267974                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61407.246950                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59679.570715                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60550.983037                       # average overall mshr miss latency
system.l2cache.replacements                      9522                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2779                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2779                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2779                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2779                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          353                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          601                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          601                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35867422                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35867422                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59679.570715                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59679.570715                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          746                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              746                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1342                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1342                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93128400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93128400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2088                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2088                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.642720                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.642720                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69395.230999                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69395.230999                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1340                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1340                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82357600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82357600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.641762                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.641762                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61460.895522                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61460.895522                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          887                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4184                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1011                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6082                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1947                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6318                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3376                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11641                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    131540800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    431129600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    233786938                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    796457338                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2834                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10502                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4387                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17723                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.687015                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.601600                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.769546                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.656830                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67560.760144                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68238.303261                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69249.685427                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68418.292071                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           23                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1947                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6310                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3361                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11618                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    115964800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    380431200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    206389757                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    702785757                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.687015                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.600838                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.766127                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.655532                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59560.760144                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60290.206022                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61407.246950                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60491.113531                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1101756800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1101756800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3721.145227                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26090                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9522                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.739971                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.748068                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   286.690125                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2372.812745                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   897.791024                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   151.103265                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003112                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.069993                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.579300                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.219187                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036890                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.908483                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1122                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2974                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          127                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          991                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          902                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1994                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.273926                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.726074                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320306                       # Number of tag accesses
system.l2cache.tags.data_accesses              320306                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1101756800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          124608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          489600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       215104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        38464                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              867776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       124608                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         124608                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85376                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85376                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1947                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7650                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3361                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          601                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13559                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1334                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1334                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          113099370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          444381192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    195237279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     34911516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              787629357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     113099370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         113099370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        77490786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              77490786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        77490786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         113099370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         444381192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    195237279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     34911516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             865120143                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1121081600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               11679787                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                 20524958                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.18                       # Real time elapsed on the host
host_tick_rate                              106994581                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2108612                       # Number of instructions simulated
sim_ops                                       3706803                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000019                       # Number of seconds simulated
sim_ticks                                    19324800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8914                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               364                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10356                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7189                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8914                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1725                       # Number of indirect misses.
system.cpu.branchPred.lookups                   10937                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      78                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          184                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     66682                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    20705                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               364                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       8036                       # Number of branches committed
system.cpu.commit.bw_lim_events                  4792                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           12323                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                16392                       # Number of instructions committed
system.cpu.commit.committedOps                  62858                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        43321                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.450982                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.115162                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         5101     11.77%     11.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        25262     58.31%     70.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         6070     14.01%     84.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2096      4.84%     88.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4792     11.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        43321                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   24                       # Number of function calls committed.
system.cpu.commit.int_insts                     56973                       # Number of committed integer instructions.
system.cpu.commit.loads                           710                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         5722      9.10%      9.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            27460     43.69%     52.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     52.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            28429     45.23%     98.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             20      0.03%     98.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     98.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.05%     98.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     98.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     98.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     98.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     98.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     98.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.04%     98.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     98.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              41      0.07%     98.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     98.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.08%     98.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.04%     98.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     98.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     98.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            29      0.05%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     98.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             588      0.94%     99.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            239      0.38%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.19%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             62858                       # Class of committed instruction
system.cpu.commit.refs                           1021                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       16392                       # Number of Instructions Simulated
system.cpu.committedOps                         62858                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.947291                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.947291                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           11                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           21                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           40                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 22602                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  78570                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     3888                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     12218                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    364                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  7572                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                         999                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         463                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       10937                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       889                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         44835                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    43                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          24148                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     728                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.226383                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1445                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               7267                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.499834                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              46644                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.846818                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.925808                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    23262     49.87%     49.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1188      2.55%     52.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1266      2.71%     55.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1289      2.76%     57.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    19639     42.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                46644                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       737                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      458                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2086000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2086000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2086000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2086400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2086400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2086400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      5721200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      5721600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        27200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        28000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        26800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        28000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       151200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       152000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       154000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       152000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       24710800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1668                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  458                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     8350                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.391704                       # Inst execution rate
system.cpu.iew.exec_refs                         1457                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        463                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    4342                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1136                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  597                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               75181                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                   994                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               332                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 67236                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    364                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    20                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               64                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          426                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          287                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          316                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            142                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    210359                       # num instructions consuming a value
system.cpu.iew.wb_count                         67126                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.259452                       # average fanout of values written-back
system.cpu.iew.wb_producers                     54578                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.389427                       # insts written-back per cycle
system.cpu.iew.wb_sent                          67160                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   184393                       # number of integer regfile reads
system.cpu.int_regfile_writes                  114929                       # number of integer regfile writes
system.cpu.ipc                               0.339295                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.339295                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5791      8.57%      8.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 31294     46.31%     54.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     54.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 28607     42.34%     97.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  47      0.07%     97.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     97.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.05%     97.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     97.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     97.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     97.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     97.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     97.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   30      0.04%     97.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     97.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   90      0.13%     97.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     97.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   73      0.11%     97.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  30      0.04%     97.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     97.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     97.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 52      0.08%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     97.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                  822      1.22%     98.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 413      0.61%     99.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             209      0.31%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             78      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  67568                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     645                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1303                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          588                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1266                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  61132                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             180706                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        66538                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             86238                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      75160                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     67568                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               229                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        34363                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         46644                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.448589                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.156528                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                7146     15.32%     15.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               24560     52.65%     67.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                6953     14.91%     82.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2838      6.08%     88.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5147     11.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           46644                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.398576                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         889                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                18                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               17                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1136                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 597                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    7240                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            48312                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    4668                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                130410                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  14456                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     7804                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                299554                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  77217                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              156000                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     15648                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    263                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    364                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 17461                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    25589                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1306                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           213258                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            699                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 64                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     22275                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       113710                       # The number of ROB reads
system.cpu.rob.rob_writes                      153696                       # The number of ROB writes
system.cpu.timesIdled                              16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           68                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            136                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           36                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            74                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     19324800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 38                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict               30                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            38                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                38                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      38    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  38                       # Request fanout histogram
system.membus.reqLayer2.occupancy               39201                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy              81699                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     19324800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  68                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            16                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                91                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             68                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           84                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          120                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     204                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                39                       # Total snoops (count)
system.l2bus.snoopTraffic                         384                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                107                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.028037                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.165856                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      104     97.20%     97.20% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      2.80%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  107                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               48000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                63993                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               33600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        19324800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     19324800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          856                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              856                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          856                       # number of overall hits
system.cpu.icache.overall_hits::total             856                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           33                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             33                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           33                       # number of overall misses
system.cpu.icache.overall_misses::total            33                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1654400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1654400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1654400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1654400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          889                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          889                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          889                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          889                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.037120                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037120                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.037120                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037120                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50133.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50133.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50133.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50133.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            5                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1402000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1402000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1402000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1402000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.031496                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.031496                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.031496                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.031496                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50071.428571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50071.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50071.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50071.428571                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          856                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             856                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           33                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            33                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1654400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1654400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.037120                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037120                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50133.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50133.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1402000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1402000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.031496                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.031496                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50071.428571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50071.428571                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     19324800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     19324800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 845                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                28                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.178571                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1806                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1806                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     19324800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     19324800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     19324800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1173                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1173                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1173                       # number of overall hits
system.cpu.dcache.overall_hits::total            1173                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           71                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             71                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           71                       # number of overall misses
system.cpu.dcache.overall_misses::total            71                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3143600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3143600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3143600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3143600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1244                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1244                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1244                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1244                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057074                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057074                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057074                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057074                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44276.056338                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44276.056338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44276.056338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44276.056338                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 5                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.dcache.writebacks::total                10                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           37                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           37                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           34                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            6                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1322000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1322000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1322000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       116391                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1438391                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027331                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027331                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027331                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032154                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38882.352941                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38882.352941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38882.352941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 19398.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35959.775000                       # average overall mshr miss latency
system.cpu.dcache.replacements                     40                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          862                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             862                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           71                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            71                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3143600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3143600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          933                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          933                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.076099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.076099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44276.056338                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44276.056338                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           37                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1322000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1322000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.036442                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036442                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38882.352941                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38882.352941                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       116391                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       116391                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 19398.500000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 19398.500000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     19324800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     19324800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2119                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                40                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.975000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   804.756458                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   219.243542                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.785895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.214105                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          805                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.213867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.786133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              2528                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             2528                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     19324800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              17                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  30                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             17                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            5                       # number of overall hits
system.l2cache.overall_hits::total                 30                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                38                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           20                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            1                       # number of overall misses
system.l2cache.overall_misses::total               38                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1301200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1138400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher        69199                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2508799                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1301200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1138400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher        69199                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2508799                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              68                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            6                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             68                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.714286                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.166667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.558824                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.714286                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.166667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.558824                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        65060                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66964.705882                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        69199                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66021.026316                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        65060                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66964.705882                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        69199                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66021.026316                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              6                       # number of writebacks
system.l2cache.writebacks::total                    6                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1141200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1002400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher        61199                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2204799                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1141200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1002400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        61199                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2204799                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.714286                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.166667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.558824                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.714286                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.166667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.558824                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        57060                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58964.705882                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        61199                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58021.026316                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        57060                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58964.705882                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        61199                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58021.026316                       # average overall mshr miss latency
system.l2cache.replacements                        39                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           30                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1301200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1138400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher        69199                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2508799                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           68                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.714286                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.166667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.558824                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        65060                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66964.705882                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        69199                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66021.026316                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           38                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1141200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1002400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher        61199                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2204799                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.714286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.166667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.558824                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        57060                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58964.705882                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        61199                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58021.026316                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     19324800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     19324800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     92                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   39                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.358974                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.998820                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1044.815408                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1906.972553                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   963.920558                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   144.292660                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008789                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.255082                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.465569                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.235332                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035228                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1108                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2988                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          109                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          995                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          842                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2098                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.270508                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.729492                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1127                       # Number of tag accesses
system.l2cache.tags.data_accesses                1127                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     19324800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher           64                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          384                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              384                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            1                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   38                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             6                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   6                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           66236132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           56300712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      3311807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              125848650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      66236132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          66236132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        19870840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              19870840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        19870840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          66236132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          56300712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      3311807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             145719490                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1151855200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                7512908                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412968                       # Number of bytes of host memory used
host_op_rate                                 13224779                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.28                       # Real time elapsed on the host
host_tick_rate                              108451212                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2131225                       # Number of instructions simulated
sim_ops                                       3752403                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000031                       # Number of seconds simulated
sim_ticks                                    30773600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8210                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1100                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7813                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2490                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8210                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5720                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8888                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     406                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          907                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     28987                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    19246                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1123                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4318                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6882                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             173                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           23462                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                22613                       # Number of instructions committed
system.cpu.commit.committedOps                  45600                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        47137                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.967393                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.500558                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        30550     64.81%     64.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4003      8.49%     73.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3037      6.44%     79.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2665      5.65%     85.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6882     14.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        47137                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       3427                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  254                       # Number of function calls committed.
system.cpu.commit.int_insts                     44140                       # Number of committed integer instructions.
system.cpu.commit.loads                          7059                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          426      0.93%      0.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            32502     71.28%     72.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              12      0.03%     72.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              310      0.68%     72.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            188      0.41%     73.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            304      0.67%     74.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             150      0.33%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             245      0.54%     74.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             332      0.73%     75.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            230      0.50%     76.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           158      0.35%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6001     13.16%     89.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2960      6.49%     96.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1058      2.32%     98.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          724      1.59%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             45600                       # Class of committed instruction
system.cpu.commit.refs                          10743                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       22613                       # Number of Instructions Simulated
system.cpu.committedOps                         45600                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.402202                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.402202                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           90                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          163                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          314                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            34                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 21595                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  77757                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10932                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     18658                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1133                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1629                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        9292                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           107                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4674                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                        8888                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4877                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         39854                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   368                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          42514                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           144                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2266                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.115528                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12784                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2896                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.552604                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              53947                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.602406                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.900478                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    30491     56.52%     56.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1201      2.23%     58.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1257      2.33%     61.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1262      2.34%     63.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    19736     36.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                53947                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      4686                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2927                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2920800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2920800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2920800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2920400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2920400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2920400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        77200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        76800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        63600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        64000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        64000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        64000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       156400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       154800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       154400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       157200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1446800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1450000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1446400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1445200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       24344400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22987                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1384                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5349                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.781618                       # Inst execution rate
system.cpu.iew.exec_refs                        13971                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4668                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12526                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 10463                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                248                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                32                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5239                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               69052                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  9303                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1589                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 60133                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     47                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    98                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1133                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   187                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              472                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3406                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1555                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1212                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            172                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     69420                       # num instructions consuming a value
system.cpu.iew.wb_count                         59309                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.600101                       # average fanout of values written-back
system.cpu.iew.wb_producers                     41659                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.770908                       # insts written-back per cycle
system.cpu.iew.wb_sent                          59633                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    87575                       # number of integer regfile reads
system.cpu.int_regfile_writes                   46675                       # number of integer regfile writes
system.cpu.ipc                               0.293927                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.293927                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               861      1.40%      1.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 43807     70.98%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   13      0.02%     72.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   372      0.60%     73.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 309      0.50%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 330      0.53%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  177      0.29%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  402      0.65%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  435      0.70%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 258      0.42%     76.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                285      0.46%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8232     13.34%     89.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4045      6.55%     96.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1405      2.28%     98.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            788      1.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  61719                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    4435                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                8925                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         4233                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               6675                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  56423                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             168890                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        55076                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             85849                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      68699                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     61719                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 353                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           23462                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               427                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            180                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        30702                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         53947                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.144067                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.559307                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               31884     59.10%     59.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4265      7.91%     67.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4455      8.26%     75.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4828      8.95%     84.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8515     15.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           53947                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.802233                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4903                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            60                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               215                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              241                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                10463                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5239                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   25766                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    171                       # number of misc regfile writes
system.cpu.numCycles                            76934                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   14776                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 54308                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    594                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12045                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    595                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   180                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                190134                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  74726                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               87327                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     19059                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2051                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1133                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3612                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    33043                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              6482                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           111630                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3322                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                194                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3277                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            211                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       109317                       # The number of ROB reads
system.cpu.rob.rob_writes                      144993                       # The number of ROB writes
system.cpu.timesIdled                             235                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          739                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           49                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1483                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               49                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           851                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     30773600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                434                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           25                       # Transaction distribution
system.membus.trans_dist::CleanEvict              387                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           434                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        29696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        29696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               439                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     439    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 439                       # Request fanout histogram
system.membus.reqLayer2.occupancy              380853                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             948547                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     30773600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 729                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           119                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1071                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 12                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                12                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            730                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1219                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1005                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2224                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        25984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        27456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    53440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               452                       # Total snoops (count)
system.l2bus.snoopTraffic                        1600                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1194                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.041039                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.198462                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1145     95.90%     95.90% # Request fanout histogram
system.l2bus.snoop_fanout::1                       49      4.10%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1194                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              402000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               691134                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              487200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        30773600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     30773600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4375                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4375                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4375                       # number of overall hits
system.cpu.icache.overall_hits::total            4375                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          502                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            502                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          502                       # number of overall misses
system.cpu.icache.overall_misses::total           502                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23361200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23361200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23361200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23361200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4877                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4877                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4877                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4877                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.102932                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.102932                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.102932                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.102932                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46536.254980                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46536.254980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46536.254980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46536.254980                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           95                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           95                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          407                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          407                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          407                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          407                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18457600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18457600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18457600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18457600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.083453                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.083453                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.083453                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.083453                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45350.368550                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45350.368550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45350.368550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45350.368550                       # average overall mshr miss latency
system.cpu.icache.replacements                    406                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4375                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4375                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          502                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           502                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23361200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23361200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.102932                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.102932                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46536.254980                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46536.254980                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           95                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          407                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          407                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18457600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18457600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.083453                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.083453                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45350.368550                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45350.368550                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30773600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     30773600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17695                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               662                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             26.729607                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10160                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10160                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     30773600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     30773600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     30773600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11941                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11941                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11941                       # number of overall hits
system.cpu.dcache.overall_hits::total           11941                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          510                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            510                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          510                       # number of overall misses
system.cpu.dcache.overall_misses::total           510                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     22352000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22352000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     22352000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22352000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12451                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12451                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12451                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12451                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040961                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040961                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040961                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040961                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43827.450980                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43827.450980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43827.450980                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43827.450980                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          205                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.625000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                36                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           94                       # number of writebacks
system.cpu.dcache.writebacks::total                94                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          243                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          243                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          243                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          267                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           68                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          335                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10422400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10422400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10422400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4026731                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14449131                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021444                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021444                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026905                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39035.205993                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39035.205993                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39035.205993                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59216.632353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43131.734328                       # average overall mshr miss latency
system.cpu.dcache.replacements                    335                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8265                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8265                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21908000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21908000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.056830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43991.967871                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43991.967871                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          243                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          243                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9988000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9988000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029100                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029100                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39168.627451                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39168.627451                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       444000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       444000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3688                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3688                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        37000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        37000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       434400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       434400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        36200                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        36200                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           68                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           68                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      4026731                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      4026731                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59216.632353                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 59216.632353                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30773600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     30773600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               76665                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1359                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             56.412804                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   819.401981                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   204.598019                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.800197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.199803                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          190                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          834                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.185547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             25237                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            25237                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     30773600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             157                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             136                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           10                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 303                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            157                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            136                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           10                       # number of overall hits
system.l2cache.overall_hits::total                303                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           250                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           131                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           58                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               439                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          250                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          131                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           58                       # number of overall misses
system.l2cache.overall_misses::total              439                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16650000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      8948800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3906343                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     29505143                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16650000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      8948800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3906343                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     29505143                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          407                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          267                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           68                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             742                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          407                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          267                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           68                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            742                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.614251                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.490637                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.852941                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.591644                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.614251                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.490637                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.852941                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.591644                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        66600                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68311.450382                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67350.741379                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67209.892938                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        66600                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68311.450382                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67350.741379                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67209.892938                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             25                       # number of writebacks
system.l2cache.writebacks::total                   25                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          250                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          131                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           57                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          438                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          250                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          131                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           57                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          440                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14658000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      7900800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3438744                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25997544                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14658000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      7900800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3438744                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       129197                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     26126741                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.614251                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.490637                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.838235                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.590296                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.614251                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.490637                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.838235                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.592992                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        58632                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60311.450382                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60328.842105                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59355.123288                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        58632                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60311.450382                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60328.842105                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 64598.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59378.956818                       # average overall mshr miss latency
system.l2cache.replacements                       449                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           94                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           94                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           94                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           94                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       129197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       129197                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 64598.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 64598.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                7                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            5                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              5                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       361200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       361200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.416667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.416667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        72240                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        72240                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       321200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       321200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.416667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.416667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        64240                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        64240                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          157                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          129                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          296                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          250                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          126                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           58                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          434                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16650000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8587600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3906343                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     29143943                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          407                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          255                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           68                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          730                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.614251                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.494118                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.852941                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.594521                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        66600                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68155.555556                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67350.741379                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67151.942396                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          250                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          126                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           57                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          433                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14658000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7579600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3438744                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     25676344                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.614251                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.494118                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.838235                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.593151                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        58632                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60155.555556                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60328.842105                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59298.715935                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     30773600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     30773600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13982                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4545                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.076348                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.809213                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1128.909666                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1867.546025                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   919.970129                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   139.764967                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009719                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.275613                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.455944                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.224602                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034122                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1007                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3089                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          104                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          883                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          694                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2179                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.245850                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.754150                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12297                       # Number of tag accesses
system.l2cache.tags.data_accesses               12297                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     30773600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15936                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               28096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15936                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15936                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1600                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1600                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              249                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              131                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           57                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  439                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            25                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  25                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          517846466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          272441313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    118543167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      4159409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              912990355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     517846466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         517846466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        51992617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              51992617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        51992617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         517846466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         272441313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    118543167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      4159409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             964982972                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
