
# Messages from "go new"

Creating project directory 'H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter\sobel_filter'. (PRJ-1)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Completed transformation 'compile' on solution 'mean_vga.v2': elapsed time 3.98 seconds, memory usage 156856kB, peak memory usage 288120kB (SOL-9)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v2' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v4' at state 'new' (PRJ-2)
Branching solution 'solution.v5' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v7' at state 'new' (PRJ-2)
Branching solution 'solution.v8' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v10' at state 'new' (PRJ-2)
Branching solution 'solution.v10' at state 'new' (PRJ-2)
Branching solution 'solution.v10' at state 'new' (PRJ-2)
Branching solution 'solution.v11' at state 'new' (PRJ-2)
Branching solution 'solution.v11' at state 'new' (PRJ-2)
Branching solution 'solution.v11' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)

# Messages from "go analyze"

Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
Source file analysis completed (CIN-68)
Starting transformation 'analyze' on solution 'solution.v12' (SOL-8)
Completed transformation 'analyze' on solution 'solution.v12': elapsed time 1.89 seconds, memory usage 389304kB, peak memory usage 465036kB (SOL-9)

# Messages from "go compile"

Starting transformation 'compile' on solution 'solution.v12' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'mean_vga' specified by directive (CIN-52)
Synthesizing routine 'mean_vga' (CIN-13)
Inlining routine 'mean_vga' (CIN-14)
Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining routine 'abs' (CIN-14)
Inlining routine 'abs' (CIN-14)
Optimizing block '/mean_vga' ... (CIN-4)
Inout port 'vin' is only used as an input. (OPT-10)
Inout port 'vout' is only used as an output. (OPT-11)
Inout port 'vga_xy' is only used as an input. (OPT-10)
Inout port 'wr_en' is only used as an input. (OPT-10)
Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/MAC2' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/ACC3' iterated at most 3 times. (LOOP-2)
Design 'mean_vga' was read (SOL-1)
Optimizing partition '/mean_vga': (Total ops = 596, Real ops = 126, Vars = 155) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 596, Real ops = 126, Vars = 151) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 588, Real ops = 118, Vars = 153) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 588, Real ops = 118, Vars = 157) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 588, Real ops = 118, Vars = 157) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 588, Real ops = 118, Vars = 153) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 511, Real ops = 113, Vars = 117) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 492, Real ops = 110, Vars = 116) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 492, Real ops = 110, Vars = 116) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 492, Real ops = 110, Vars = 120) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 492, Real ops = 110, Vars = 120) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 474, Real ops = 110, Vars = 149) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 102, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 102, Vars = 32) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 102, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 102, Vars = 32) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 102, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 102, Vars = 32) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 102, Vars = 32) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 102, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 425, Real ops = 89, Vars = 35) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 26) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 27) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 26) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 26) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 26) (SOL-10)
Completed transformation 'compile' on solution 'mean_vga.v33': elapsed time 14.77 seconds, memory usage 402392kB, peak memory usage 465036kB (SOL-9)
Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
Instantiating global variable 'MEMREF' which may be accessed outside this scope (CIN-18)
Input port 'wr_en' is never used. (OPT-4)
