// Seed: 547226927
module module_0 (
    input wor id_0
    , id_7,
    input supply1 id_1,
    input tri0 id_2,
    output wand id_3,
    output tri0 id_4,
    output uwire id_5
);
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input supply1 id_2,
    input uwire id_3,
    input wire id_4,
    output wire id_5,
    output wor id_6,
    output tri1 id_7
);
  assign id_5 = -1'b0;
  logic [7:0] id_9;
  assign id_9[1'b0] = id_0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_7,
      id_5,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
