/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC */
.set ADC_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x01
.set ADC_IRQ__INTC_NUMBER, 0
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_theACLK__INDEX, 0x00
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_theACLK__PM_ACT_MSK, 0x01
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_theACLK__PM_STBY_MSK, 0x01

/* P0_0 */
.set P0_0__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set P0_0__0__MASK, 0x02
.set P0_0__0__PC, CYREG_PRT0_PC1
.set P0_0__0__PORT, 0
.set P0_0__0__SHIFT, 1
.set P0_0__AG, CYREG_PRT0_AG
.set P0_0__AMUX, CYREG_PRT0_AMUX
.set P0_0__BIE, CYREG_PRT0_BIE
.set P0_0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P0_0__BYP, CYREG_PRT0_BYP
.set P0_0__CTL, CYREG_PRT0_CTL
.set P0_0__DM0, CYREG_PRT0_DM0
.set P0_0__DM1, CYREG_PRT0_DM1
.set P0_0__DM2, CYREG_PRT0_DM2
.set P0_0__DR, CYREG_PRT0_DR
.set P0_0__INP_DIS, CYREG_PRT0_INP_DIS
.set P0_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P0_0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P0_0__LCD_EN, CYREG_PRT0_LCD_EN
.set P0_0__MASK, 0x02
.set P0_0__PORT, 0
.set P0_0__PRT, CYREG_PRT0_PRT
.set P0_0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P0_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P0_0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P0_0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P0_0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P0_0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P0_0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P0_0__PS, CYREG_PRT0_PS
.set P0_0__SHIFT, 1
.set P0_0__SLW, CYREG_PRT0_SLW

/* P0_1 */
.set P0_1__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set P0_1__0__MASK, 0x01
.set P0_1__0__PC, CYREG_PRT0_PC0
.set P0_1__0__PORT, 0
.set P0_1__0__SHIFT, 0
.set P0_1__AG, CYREG_PRT0_AG
.set P0_1__AMUX, CYREG_PRT0_AMUX
.set P0_1__BIE, CYREG_PRT0_BIE
.set P0_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P0_1__BYP, CYREG_PRT0_BYP
.set P0_1__CTL, CYREG_PRT0_CTL
.set P0_1__DM0, CYREG_PRT0_DM0
.set P0_1__DM1, CYREG_PRT0_DM1
.set P0_1__DM2, CYREG_PRT0_DM2
.set P0_1__DR, CYREG_PRT0_DR
.set P0_1__INP_DIS, CYREG_PRT0_INP_DIS
.set P0_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P0_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P0_1__LCD_EN, CYREG_PRT0_LCD_EN
.set P0_1__MASK, 0x01
.set P0_1__PORT, 0
.set P0_1__PRT, CYREG_PRT0_PRT
.set P0_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P0_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P0_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P0_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P0_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P0_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P0_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P0_1__PS, CYREG_PRT0_PS
.set P0_1__SHIFT, 0
.set P0_1__SLW, CYREG_PRT0_SLW

/* P2_0 */
.set P2_0__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set P2_0__0__MASK, 0x01
.set P2_0__0__PC, CYREG_PRT2_PC0
.set P2_0__0__PORT, 2
.set P2_0__0__SHIFT, 0
.set P2_0__AG, CYREG_PRT2_AG
.set P2_0__AMUX, CYREG_PRT2_AMUX
.set P2_0__BIE, CYREG_PRT2_BIE
.set P2_0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set P2_0__BYP, CYREG_PRT2_BYP
.set P2_0__CTL, CYREG_PRT2_CTL
.set P2_0__DM0, CYREG_PRT2_DM0
.set P2_0__DM1, CYREG_PRT2_DM1
.set P2_0__DM2, CYREG_PRT2_DM2
.set P2_0__DR, CYREG_PRT2_DR
.set P2_0__INP_DIS, CYREG_PRT2_INP_DIS
.set P2_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set P2_0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set P2_0__LCD_EN, CYREG_PRT2_LCD_EN
.set P2_0__MASK, 0x01
.set P2_0__PORT, 2
.set P2_0__PRT, CYREG_PRT2_PRT
.set P2_0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set P2_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set P2_0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set P2_0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set P2_0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set P2_0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set P2_0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set P2_0__PS, CYREG_PRT2_PS
.set P2_0__SHIFT, 0
.set P2_0__SLW, CYREG_PRT2_SLW

/* P2_1 */
.set P2_1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set P2_1__0__MASK, 0x02
.set P2_1__0__PC, CYREG_PRT2_PC1
.set P2_1__0__PORT, 2
.set P2_1__0__SHIFT, 1
.set P2_1__AG, CYREG_PRT2_AG
.set P2_1__AMUX, CYREG_PRT2_AMUX
.set P2_1__BIE, CYREG_PRT2_BIE
.set P2_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set P2_1__BYP, CYREG_PRT2_BYP
.set P2_1__CTL, CYREG_PRT2_CTL
.set P2_1__DM0, CYREG_PRT2_DM0
.set P2_1__DM1, CYREG_PRT2_DM1
.set P2_1__DM2, CYREG_PRT2_DM2
.set P2_1__DR, CYREG_PRT2_DR
.set P2_1__INP_DIS, CYREG_PRT2_INP_DIS
.set P2_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set P2_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set P2_1__LCD_EN, CYREG_PRT2_LCD_EN
.set P2_1__MASK, 0x02
.set P2_1__PORT, 2
.set P2_1__PRT, CYREG_PRT2_PRT
.set P2_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set P2_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set P2_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set P2_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set P2_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set P2_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set P2_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set P2_1__PS, CYREG_PRT2_PS
.set P2_1__SHIFT, 1
.set P2_1__SLW, CYREG_PRT2_SLW

/* P3_0 */
.set P3_0__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set P3_0__0__MASK, 0x01
.set P3_0__0__PC, CYREG_PRT3_PC0
.set P3_0__0__PORT, 3
.set P3_0__0__SHIFT, 0
.set P3_0__AG, CYREG_PRT3_AG
.set P3_0__AMUX, CYREG_PRT3_AMUX
.set P3_0__BIE, CYREG_PRT3_BIE
.set P3_0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P3_0__BYP, CYREG_PRT3_BYP
.set P3_0__CTL, CYREG_PRT3_CTL
.set P3_0__DM0, CYREG_PRT3_DM0
.set P3_0__DM1, CYREG_PRT3_DM1
.set P3_0__DM2, CYREG_PRT3_DM2
.set P3_0__DR, CYREG_PRT3_DR
.set P3_0__INP_DIS, CYREG_PRT3_INP_DIS
.set P3_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P3_0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P3_0__LCD_EN, CYREG_PRT3_LCD_EN
.set P3_0__MASK, 0x01
.set P3_0__PORT, 3
.set P3_0__PRT, CYREG_PRT3_PRT
.set P3_0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P3_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P3_0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P3_0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P3_0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P3_0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P3_0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P3_0__PS, CYREG_PRT3_PS
.set P3_0__SHIFT, 0
.set P3_0__SLW, CYREG_PRT3_SLW

/* P3_6 */
.set P3_6__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set P3_6__0__MASK, 0x40
.set P3_6__0__PC, CYREG_PRT3_PC6
.set P3_6__0__PORT, 3
.set P3_6__0__SHIFT, 6
.set P3_6__AG, CYREG_PRT3_AG
.set P3_6__AMUX, CYREG_PRT3_AMUX
.set P3_6__BIE, CYREG_PRT3_BIE
.set P3_6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P3_6__BYP, CYREG_PRT3_BYP
.set P3_6__CTL, CYREG_PRT3_CTL
.set P3_6__DM0, CYREG_PRT3_DM0
.set P3_6__DM1, CYREG_PRT3_DM1
.set P3_6__DM2, CYREG_PRT3_DM2
.set P3_6__DR, CYREG_PRT3_DR
.set P3_6__INP_DIS, CYREG_PRT3_INP_DIS
.set P3_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P3_6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P3_6__LCD_EN, CYREG_PRT3_LCD_EN
.set P3_6__MASK, 0x40
.set P3_6__PORT, 3
.set P3_6__PRT, CYREG_PRT3_PRT
.set P3_6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P3_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P3_6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P3_6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P3_6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P3_6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P3_6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P3_6__PS, CYREG_PRT3_PS
.set P3_6__SHIFT, 6
.set P3_6__SLW, CYREG_PRT3_SLW

/* P3_7 */
.set P3_7__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set P3_7__0__MASK, 0x80
.set P3_7__0__PC, CYREG_PRT3_PC7
.set P3_7__0__PORT, 3
.set P3_7__0__SHIFT, 7
.set P3_7__AG, CYREG_PRT3_AG
.set P3_7__AMUX, CYREG_PRT3_AMUX
.set P3_7__BIE, CYREG_PRT3_BIE
.set P3_7__BIT_MASK, CYREG_PRT3_BIT_MASK
.set P3_7__BYP, CYREG_PRT3_BYP
.set P3_7__CTL, CYREG_PRT3_CTL
.set P3_7__DM0, CYREG_PRT3_DM0
.set P3_7__DM1, CYREG_PRT3_DM1
.set P3_7__DM2, CYREG_PRT3_DM2
.set P3_7__DR, CYREG_PRT3_DR
.set P3_7__INP_DIS, CYREG_PRT3_INP_DIS
.set P3_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set P3_7__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set P3_7__LCD_EN, CYREG_PRT3_LCD_EN
.set P3_7__MASK, 0x80
.set P3_7__PORT, 3
.set P3_7__PRT, CYREG_PRT3_PRT
.set P3_7__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set P3_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set P3_7__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set P3_7__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set P3_7__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set P3_7__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set P3_7__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set P3_7__PS, CYREG_PRT3_PS
.set P3_7__SHIFT, 7
.set P3_7__SLW, CYREG_PRT3_SLW

/* DAC_1 */
.set DAC_1_viDAC8__CR0, CYREG_DAC3_CR0
.set DAC_1_viDAC8__CR1, CYREG_DAC3_CR1
.set DAC_1_viDAC8__D, CYREG_DAC3_D
.set DAC_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set DAC_1_viDAC8__PM_ACT_MSK, 0x08
.set DAC_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set DAC_1_viDAC8__PM_STBY_MSK, 0x08
.set DAC_1_viDAC8__STROBE, CYREG_DAC3_STROBE
.set DAC_1_viDAC8__SW0, CYREG_DAC3_SW0
.set DAC_1_viDAC8__SW2, CYREG_DAC3_SW2
.set DAC_1_viDAC8__SW3, CYREG_DAC3_SW3
.set DAC_1_viDAC8__SW4, CYREG_DAC3_SW4
.set DAC_1_viDAC8__TR, CYREG_DAC3_TR
.set DAC_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set DAC_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set DAC_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set DAC_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set DAC_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set DAC_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set DAC_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set DAC_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set DAC_1_viDAC8__TST, CYREG_DAC3_TST

/* DAC_2 */
.set DAC_2_viDAC8__CR0, CYREG_DAC2_CR0
.set DAC_2_viDAC8__CR1, CYREG_DAC2_CR1
.set DAC_2_viDAC8__D, CYREG_DAC2_D
.set DAC_2_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set DAC_2_viDAC8__PM_ACT_MSK, 0x04
.set DAC_2_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set DAC_2_viDAC8__PM_STBY_MSK, 0x04
.set DAC_2_viDAC8__STROBE, CYREG_DAC2_STROBE
.set DAC_2_viDAC8__SW0, CYREG_DAC2_SW0
.set DAC_2_viDAC8__SW2, CYREG_DAC2_SW2
.set DAC_2_viDAC8__SW3, CYREG_DAC2_SW3
.set DAC_2_viDAC8__SW4, CYREG_DAC2_SW4
.set DAC_2_viDAC8__TR, CYREG_DAC2_TR
.set DAC_2_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set DAC_2_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set DAC_2_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set DAC_2_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set DAC_2_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set DAC_2_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set DAC_2_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set DAC_2_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set DAC_2_viDAC8__TST, CYREG_DAC2_TST

/* DAC_3 */
.set DAC_3_viDAC8__CR0, CYREG_DAC0_CR0
.set DAC_3_viDAC8__CR1, CYREG_DAC0_CR1
.set DAC_3_viDAC8__D, CYREG_DAC0_D
.set DAC_3_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set DAC_3_viDAC8__PM_ACT_MSK, 0x01
.set DAC_3_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set DAC_3_viDAC8__PM_STBY_MSK, 0x01
.set DAC_3_viDAC8__STROBE, CYREG_DAC0_STROBE
.set DAC_3_viDAC8__SW0, CYREG_DAC0_SW0
.set DAC_3_viDAC8__SW2, CYREG_DAC0_SW2
.set DAC_3_viDAC8__SW3, CYREG_DAC0_SW3
.set DAC_3_viDAC8__SW4, CYREG_DAC0_SW4
.set DAC_3_viDAC8__TR, CYREG_DAC0_TR
.set DAC_3_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set DAC_3_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set DAC_3_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set DAC_3_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set DAC_3_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set DAC_3_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set DAC_3_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set DAC_3_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set DAC_3_viDAC8__TST, CYREG_DAC0_TST

/* Opamp_1 */
.set Opamp_1_ABuf__CR, CYREG_OPAMP2_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP2_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x04
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x04
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP2_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP2_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP2_TR1

/* Opamp_2 */
.set Opamp_2_ABuf__CR, CYREG_OPAMP0_CR
.set Opamp_2_ABuf__MX, CYREG_OPAMP0_MX
.set Opamp_2_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_2_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_2_ABuf__PM_ACT_MSK, 0x01
.set Opamp_2_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_2_ABuf__PM_STBY_MSK, 0x01
.set Opamp_2_ABuf__RSVD, CYREG_OPAMP0_RSVD
.set Opamp_2_ABuf__SW, CYREG_OPAMP0_SW
.set Opamp_2_ABuf__TR0, CYREG_OPAMP0_TR0
.set Opamp_2_ABuf__TR1, CYREG_OPAMP0_TR1

/* Opamp_3 */
.set Opamp_3_ABuf__CR, CYREG_OPAMP1_CR
.set Opamp_3_ABuf__MX, CYREG_OPAMP1_MX
.set Opamp_3_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_3_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_3_ABuf__PM_ACT_MSK, 0x02
.set Opamp_3_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_3_ABuf__PM_STBY_MSK, 0x02
.set Opamp_3_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set Opamp_3_ABuf__SW, CYREG_OPAMP1_SW
.set Opamp_3_ABuf__TR0, CYREG_OPAMP1_TR0
.set Opamp_3_ABuf__TR1, CYREG_OPAMP1_TR1

/* Opamp_4 */
.set Opamp_4_ABuf__CR, CYREG_OPAMP3_CR
.set Opamp_4_ABuf__MX, CYREG_OPAMP3_MX
.set Opamp_4_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_4_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_4_ABuf__PM_ACT_MSK, 0x08
.set Opamp_4_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_4_ABuf__PM_STBY_MSK, 0x08
.set Opamp_4_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set Opamp_4_ABuf__SW, CYREG_OPAMP3_SW
.set Opamp_4_ABuf__TR0, CYREG_OPAMP3_TR0
.set Opamp_4_ABuf__TR1, CYREG_OPAMP3_TR1

/* Pin_12_0 */
.set Pin_12_0__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set Pin_12_0__0__MASK, 0x01
.set Pin_12_0__0__PC, CYREG_PRT12_PC0
.set Pin_12_0__0__PORT, 12
.set Pin_12_0__0__SHIFT, 0
.set Pin_12_0__AG, CYREG_PRT12_AG
.set Pin_12_0__BIE, CYREG_PRT12_BIE
.set Pin_12_0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_12_0__BYP, CYREG_PRT12_BYP
.set Pin_12_0__DM0, CYREG_PRT12_DM0
.set Pin_12_0__DM1, CYREG_PRT12_DM1
.set Pin_12_0__DM2, CYREG_PRT12_DM2
.set Pin_12_0__DR, CYREG_PRT12_DR
.set Pin_12_0__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_12_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_12_0__MASK, 0x01
.set Pin_12_0__PORT, 12
.set Pin_12_0__PRT, CYREG_PRT12_PRT
.set Pin_12_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_12_0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_12_0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_12_0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_12_0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_12_0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_12_0__PS, CYREG_PRT12_PS
.set Pin_12_0__SHIFT, 0
.set Pin_12_0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_12_0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_12_0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_12_0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_12_0__SLW, CYREG_PRT12_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
