// Seed: 2396058883
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output uwire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  assign id_4 = 1 <= id_2;
  wor   id_10;
  logic id_11 = -1'b0;
  assign id_10 = 1 < -1'h0;
  assign id_10 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_1,
      id_7,
      id_5,
      id_6,
      id_7
  );
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  ;
endmodule
