INFO: [VRFC 10-163] Analyzing VHDL file "/home/grayson/Documents/courses/2023/spring/intro_to_vhdl/project1/vhdl_project_1/vhdl_project_1.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
