// Seed: 674358987
module module_0 #(
    parameter id_2 = 32'd96,
    parameter id_4 = 32'd79
);
  localparam id_1 = 1;
  wire [1 : (  1  )] _id_2;
  wire id_3 = 1;
  parameter time id_4 = id_1[id_4 :-1];
  assign id_3 = id_1 == 1 ? id_2 : -1;
  logic [id_2 : 1 'b0] id_5;
  ;
  always #1 begin : LABEL_0
    assign id_5 = -1'h0 == 1;
    id_5 <= id_3;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd9
) (
    output uwire id_0,
    output wire _id_1,
    input supply0 id_2,
    output wire id_3,
    input uwire id_4,
    input wand id_5,
    output supply1 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input wor id_9,
    input supply1 id_10,
    output supply1 id_11,
    input supply0 id_12,
    input supply0 id_13
);
  wire id_15;
  always @(*) $signed(76);
  ;
  logic [id_1  +  1 : -1] id_16 = (id_16 || id_2), id_17;
  wand id_18 = 1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
