{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715004536292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715004536295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  6 11:08:56 2024 " "Processing started: Mon May  6 11:08:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715004536295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004536295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004536296 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004536451 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715004536658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715004536658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivo2 - copia.v 1 1 " "Found 1 design units, including 1 entities, in source file arquivo2 - copia.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_7seg " "Found entity 1: bcd_7seg" {  } { { "arquivo2 - Copia.v" "" { Text "H:/faculdade/SD/quartus/arquivo2 - Copia.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715004542547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004542547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquivo - copia.v 1 1 " "Found 1 design units, including 1 entities, in source file arquivo - copia.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cont4b " "Found entity 1: Cont4b" {  } { { "arquivo - Copia.v" "" { Text "H:/faculdade/SD/quartus/arquivo - Copia.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715004542553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004542553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "H:/faculdade/SD/quartus/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715004542559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004542559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/bloco.bdf 1 1 " "Found 1 design units, including 1 entities, in source file db/bloco.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bloco " "Found entity 1: Bloco" {  } { { "db/Bloco.bdf" "" { Schematic "H:/faculdade/SD/quartus/db/Bloco.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715004542578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004542578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bloco " "Elaborating entity \"Bloco\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715004542624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont4b Cont4b:inst " "Elaborating entity \"Cont4b\" for hierarchy \"Cont4b:inst\"" {  } { { "db/Bloco.bdf" "inst" { Schematic "H:/faculdade/SD/quartus/db/Bloco.bdf" { { 96 328 480 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715004542681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 arquivo - Copia.v(11) " "Verilog HDL assignment warning at arquivo - Copia.v(11): truncated value with size 4 to match size of target (1)" {  } { { "arquivo - Copia.v" "" { Text "H:/faculdade/SD/quartus/arquivo - Copia.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715004542685 "|Bloco|Cont4b:inst"}
{ "Error" "ESGN_INCOMPLETE_ELA_ASGN_SECTION" "auto_signaltap_0 95 " "Quartus Prime Setting File contains incomplete assignments with the section ID \"-section_id auto_signaltap_0\".  All 95 assignments with that section ID must be removed." {  } {  } 0 12055 "Quartus Prime Setting File contains incomplete assignments with the section ID \"-section_id %1!s!\".  All %2!d! assignments with that section ID must be removed." 0 0 "Analysis & Synthesis" 0 -1 1715004542929 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715004543165 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May  6 11:09:03 2024 " "Processing ended: Mon May  6 11:09:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715004543165 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715004543165 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715004543165 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715004543165 ""}
