Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Nov 10 10:21:52 2024
| Host         : 252e5dd47964 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_10000_timing_summary_routed.rpt -pb counter_10000_timing_summary_routed.pb -rpx counter_10000_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_10000
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    18          
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Clear/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_RunStop/r_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.232        0.000                      0                  135        0.212        0.000                      0                  135        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.232        0.000                      0                  135        0.212        0.000                      0                  135        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 1.087ns (24.157%)  route 3.413ns (75.843%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.562     5.083    U_clock_div/CLK
    SLICE_X53Y17         FDCE                                         r  U_clock_div/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  U_clock_div/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.979     6.481    U_clock_div/r_counter_reg_n_0_[8]
    SLICE_X53Y19         LUT5 (Prop_lut5_I4_O)        0.296     6.777 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.641     7.418    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.542 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.302     7.844    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.968 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          0.656     8.625    U_control_unit/r_counter_reg[0]
    SLICE_X56Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.749 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.834     9.583    U_clock_div/E[0]
    SLICE_X53Y21         FDCE                                         r  U_clock_div/r_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.440    14.781    U_clock_div/CLK
    SLICE_X53Y21         FDCE                                         r  U_clock_div/r_counter_reg[22]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X53Y21         FDCE (Setup_fdce_C_CE)      -0.205    14.815    U_clock_div/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 1.087ns (24.157%)  route 3.413ns (75.843%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.562     5.083    U_clock_div/CLK
    SLICE_X53Y17         FDCE                                         r  U_clock_div/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  U_clock_div/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.979     6.481    U_clock_div/r_counter_reg_n_0_[8]
    SLICE_X53Y19         LUT5 (Prop_lut5_I4_O)        0.296     6.777 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.641     7.418    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.542 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.302     7.844    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.968 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          0.656     8.625    U_control_unit/r_counter_reg[0]
    SLICE_X56Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.749 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.834     9.583    U_clock_div/E[0]
    SLICE_X53Y21         FDCE                                         r  U_clock_div/r_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.440    14.781    U_clock_div/CLK
    SLICE_X53Y21         FDCE                                         r  U_clock_div/r_counter_reg[23]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X53Y21         FDCE (Setup_fdce_C_CE)      -0.205    14.815    U_clock_div/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.087ns (24.165%)  route 3.411ns (75.835%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.562     5.083    U_clock_div/CLK
    SLICE_X53Y17         FDCE                                         r  U_clock_div/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  U_clock_div/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.979     6.481    U_clock_div/r_counter_reg_n_0_[8]
    SLICE_X53Y19         LUT5 (Prop_lut5_I4_O)        0.296     6.777 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.641     7.418    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.542 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.302     7.844    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.968 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          0.656     8.625    U_control_unit/r_counter_reg[0]
    SLICE_X56Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.749 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.833     9.582    U_clock_div/E[0]
    SLICE_X53Y16         FDCE                                         r  U_clock_div/r_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.445    14.786    U_clock_div/CLK
    SLICE_X53Y16         FDCE                                         r  U_clock_div/r_counter_reg[0]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X53Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.820    U_clock_div/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.087ns (24.165%)  route 3.411ns (75.835%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.562     5.083    U_clock_div/CLK
    SLICE_X53Y17         FDCE                                         r  U_clock_div/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  U_clock_div/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.979     6.481    U_clock_div/r_counter_reg_n_0_[8]
    SLICE_X53Y19         LUT5 (Prop_lut5_I4_O)        0.296     6.777 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.641     7.418    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.542 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.302     7.844    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.968 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          0.656     8.625    U_control_unit/r_counter_reg[0]
    SLICE_X56Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.749 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.833     9.582    U_clock_div/E[0]
    SLICE_X53Y16         FDCE                                         r  U_clock_div/r_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.445    14.786    U_clock_div/CLK
    SLICE_X53Y16         FDCE                                         r  U_clock_div/r_counter_reg[1]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X53Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.820    U_clock_div/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.087ns (24.165%)  route 3.411ns (75.835%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.562     5.083    U_clock_div/CLK
    SLICE_X53Y17         FDCE                                         r  U_clock_div/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  U_clock_div/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.979     6.481    U_clock_div/r_counter_reg_n_0_[8]
    SLICE_X53Y19         LUT5 (Prop_lut5_I4_O)        0.296     6.777 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.641     7.418    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.542 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.302     7.844    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.968 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          0.656     8.625    U_control_unit/r_counter_reg[0]
    SLICE_X56Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.749 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.833     9.582    U_clock_div/E[0]
    SLICE_X53Y16         FDCE                                         r  U_clock_div/r_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.445    14.786    U_clock_div/CLK
    SLICE_X53Y16         FDCE                                         r  U_clock_div/r_counter_reg[2]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X53Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.820    U_clock_div/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.087ns (24.165%)  route 3.411ns (75.835%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.562     5.083    U_clock_div/CLK
    SLICE_X53Y17         FDCE                                         r  U_clock_div/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  U_clock_div/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.979     6.481    U_clock_div/r_counter_reg_n_0_[8]
    SLICE_X53Y19         LUT5 (Prop_lut5_I4_O)        0.296     6.777 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.641     7.418    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.542 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.302     7.844    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.968 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          0.656     8.625    U_control_unit/r_counter_reg[0]
    SLICE_X56Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.749 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.833     9.582    U_clock_div/E[0]
    SLICE_X53Y16         FDCE                                         r  U_clock_div/r_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.445    14.786    U_clock_div/CLK
    SLICE_X53Y16         FDCE                                         r  U_clock_div/r_counter_reg[3]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X53Y16         FDCE (Setup_fdce_C_CE)      -0.205    14.820    U_clock_div/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.087ns (24.938%)  route 3.272ns (75.062%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.562     5.083    U_clock_div/CLK
    SLICE_X53Y17         FDCE                                         r  U_clock_div/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  U_clock_div/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.979     6.481    U_clock_div/r_counter_reg_n_0_[8]
    SLICE_X53Y19         LUT5 (Prop_lut5_I4_O)        0.296     6.777 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.641     7.418    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.542 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.302     7.844    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.968 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          0.656     8.625    U_control_unit/r_counter_reg[0]
    SLICE_X56Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.749 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.693     9.442    U_clock_div/E[0]
    SLICE_X53Y20         FDCE                                         r  U_clock_div/r_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.441    14.782    U_clock_div/CLK
    SLICE_X53Y20         FDCE                                         r  U_clock_div/r_counter_reg[18]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X53Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.816    U_clock_div/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.087ns (24.938%)  route 3.272ns (75.062%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.562     5.083    U_clock_div/CLK
    SLICE_X53Y17         FDCE                                         r  U_clock_div/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  U_clock_div/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.979     6.481    U_clock_div/r_counter_reg_n_0_[8]
    SLICE_X53Y19         LUT5 (Prop_lut5_I4_O)        0.296     6.777 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.641     7.418    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.542 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.302     7.844    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.968 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          0.656     8.625    U_control_unit/r_counter_reg[0]
    SLICE_X56Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.749 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.693     9.442    U_clock_div/E[0]
    SLICE_X53Y20         FDCE                                         r  U_clock_div/r_counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.441    14.782    U_clock_div/CLK
    SLICE_X53Y20         FDCE                                         r  U_clock_div/r_counter_reg[19]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X53Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.816    U_clock_div/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.087ns (24.938%)  route 3.272ns (75.062%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.562     5.083    U_clock_div/CLK
    SLICE_X53Y17         FDCE                                         r  U_clock_div/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  U_clock_div/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.979     6.481    U_clock_div/r_counter_reg_n_0_[8]
    SLICE_X53Y19         LUT5 (Prop_lut5_I4_O)        0.296     6.777 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.641     7.418    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.542 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.302     7.844    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.968 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          0.656     8.625    U_control_unit/r_counter_reg[0]
    SLICE_X56Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.749 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.693     9.442    U_clock_div/E[0]
    SLICE_X53Y20         FDCE                                         r  U_clock_div/r_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.441    14.782    U_clock_div/CLK
    SLICE_X53Y20         FDCE                                         r  U_clock_div/r_counter_reg[20]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X53Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.816    U_clock_div/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.087ns (24.938%)  route 3.272ns (75.062%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.562     5.083    U_clock_div/CLK
    SLICE_X53Y17         FDCE                                         r  U_clock_div/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.419     5.502 f  U_clock_div/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.979     6.481    U_clock_div/r_counter_reg_n_0_[8]
    SLICE_X53Y19         LUT5 (Prop_lut5_I4_O)        0.296     6.777 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.641     7.418    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X53Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.542 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.302     7.844    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.968 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          0.656     8.625    U_control_unit/r_counter_reg[0]
    SLICE_X56Y18         LUT3 (Prop_lut3_I2_O)        0.124     8.749 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.693     9.442    U_clock_div/E[0]
    SLICE_X53Y20         FDCE                                         r  U_clock_div/r_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.441    14.782    U_clock_div/CLK
    SLICE_X53Y20         FDCE                                         r  U_clock_div/r_counter_reg[21]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X53Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.816    U_clock_div/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  5.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_control_unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    U_control_unit/CLK
    SLICE_X56Y16         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.148     1.594 r  U_control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=36, routed)          0.087     1.681    U_control_unit/w_clear
    SLICE_X56Y16         LUT5 (Prop_lut5_I2_O)        0.098     1.779 r  U_control_unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    U_control_unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X56Y16         FDPE                                         r  U_control_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.830     1.957    U_control_unit/CLK
    SLICE_X56Y16         FDPE                                         r  U_control_unit/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X56Y16         FDPE (Hold_fdpe_C_D)         0.121     1.567    U_control_unit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_clock_div/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.041%)  route 0.158ns (45.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.560     1.443    U_clock_div/CLK
    SLICE_X53Y17         FDCE                                         r  U_clock_div/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  U_clock_div/r_counter_reg[4]/Q
                         net (fo=3, routed)           0.158     1.742    U_clock_div/r_counter_reg_n_0_[4]
    SLICE_X53Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.787 r  U_clock_div/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.787    U_clock_div/r_tick_i_1_n_0
    SLICE_X53Y17         FDCE                                         r  U_clock_div/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.829     1.956    U_clock_div/CLK
    SLICE_X53Y17         FDCE                                         r  U_clock_div/r_tick_reg/C
                         clock pessimism             -0.513     1.443    
    SLICE_X53Y17         FDCE (Hold_fdce_C_D)         0.092     1.535    U_clock_div/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 U_counter_tick/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.227ns (62.420%)  route 0.137ns (37.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.587     1.470    U_counter_tick/CLK
    SLICE_X58Y18         FDCE                                         r  U_counter_tick/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  U_counter_tick/counter_reg_reg[7]/Q
                         net (fo=38, routed)          0.137     1.735    U_counter_tick/Q[7]
    SLICE_X58Y18         LUT6 (Prop_lut6_I3_O)        0.099     1.834 r  U_counter_tick/counter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.834    U_counter_tick/counter_reg[8]_i_1_n_0
    SLICE_X58Y18         FDCE                                         r  U_counter_tick/counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.855     1.982    U_counter_tick/CLK
    SLICE_X58Y18         FDCE                                         r  U_counter_tick/counter_reg_reg[8]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X58Y18         FDCE (Hold_fdce_C_D)         0.092     1.562    U_counter_tick/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U_control_unit/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_control_unit/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.275%)  route 0.199ns (48.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    U_control_unit/CLK
    SLICE_X56Y16         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  U_control_unit/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.199     1.809    U_control_unit/w_run_stop
    SLICE_X56Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.854 r  U_control_unit/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    U_control_unit/FSM_onehot_state[1]_i_1_n_0
    SLICE_X56Y16         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.830     1.957    U_control_unit/CLK
    SLICE_X56Y16         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X56Y16         FDCE (Hold_fdce_C_D)         0.120     1.566    U_control_unit/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 U_counter_tick/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.226ns (57.981%)  route 0.164ns (42.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.471    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  U_counter_tick/counter_reg_reg[3]/Q
                         net (fo=32, routed)          0.164     1.763    U_counter_tick/Q[3]
    SLICE_X59Y17         LUT6 (Prop_lut6_I1_O)        0.098     1.861 r  U_counter_tick/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.861    U_counter_tick/counter_reg[4]_i_1_n_0
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.856     1.983    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[4]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.092     1.563    U_counter_tick/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 U_control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_control_unit/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.249ns (58.000%)  route 0.180ns (42.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    U_control_unit/CLK
    SLICE_X56Y16         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.148     1.594 r  U_control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=36, routed)          0.180     1.774    U_control_unit/w_clear
    SLICE_X56Y16         LUT4 (Prop_lut4_I1_O)        0.101     1.875 r  U_control_unit/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.875    U_control_unit/FSM_onehot_state[2]_i_1_n_0
    SLICE_X56Y16         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.830     1.957    U_control_unit/CLK
    SLICE_X56Y16         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X56Y16         FDCE (Hold_fdce_C_D)         0.131     1.577    U_control_unit/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 U_counter_tick/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.183ns (43.243%)  route 0.240ns (56.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.471    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_counter_tick/counter_reg_reg[0]/Q
                         net (fo=27, routed)          0.240     1.852    U_counter_tick/Q[0]
    SLICE_X59Y17         LUT3 (Prop_lut3_I1_O)        0.042     1.894 r  U_counter_tick/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.894    U_counter_tick/counter_reg[1]_i_1_n_0
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.856     1.983    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.107     1.578    U_counter_tick/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U_counter_tick/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.174%)  route 0.242ns (56.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.471    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_counter_tick/counter_reg_reg[0]/Q
                         net (fo=27, routed)          0.242     1.854    U_counter_tick/Q[0]
    SLICE_X59Y17         LUT5 (Prop_lut5_I3_O)        0.043     1.897 r  U_counter_tick/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.897    U_counter_tick/counter_reg[3]_i_1_n_0
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.856     1.983    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[3]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.107     1.578    U_counter_tick/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 U_counter_tick/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.643%)  route 0.240ns (56.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.471    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  U_counter_tick/counter_reg_reg[0]/Q
                         net (fo=27, routed)          0.240     1.852    U_counter_tick/Q[0]
    SLICE_X59Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.897 r  U_counter_tick/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.897    U_counter_tick/counter_reg[0]_i_1_n_0
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.856     1.983    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[0]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.091     1.562    U_counter_tick/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 U_counter_tick/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.439%)  route 0.242ns (56.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.471    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_counter_tick/counter_reg_reg[0]/Q
                         net (fo=27, routed)          0.242     1.854    U_counter_tick/Q[0]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.045     1.899 r  U_counter_tick/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.899    U_counter_tick/counter_reg[2]_i_1_n_0
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.856     1.983    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[2]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.092     1.563    U_counter_tick/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y13   U_Btn_Clear/edge_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y12   U_Btn_Clear/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y7    U_Btn_Clear/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y9    U_Btn_Clear/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y9    U_Btn_Clear/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y9    U_Btn_Clear/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y10   U_Btn_Clear/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y10   U_Btn_Clear/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y10   U_Btn_Clear/r_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y13   U_Btn_Clear/edge_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y13   U_Btn_Clear/edge_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   U_Btn_Clear/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   U_Btn_Clear/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y7    U_Btn_Clear/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y7    U_Btn_Clear/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    U_Btn_Clear/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    U_Btn_Clear/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    U_Btn_Clear/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    U_Btn_Clear/r_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y13   U_Btn_Clear/edge_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y13   U_Btn_Clear/edge_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   U_Btn_Clear/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   U_Btn_Clear/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y7    U_Btn_Clear/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y7    U_Btn_Clear/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    U_Btn_Clear/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    U_Btn_Clear/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    U_Btn_Clear/r_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    U_Btn_Clear/r_counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_fnd_controller/U_counter/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndfont[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.630ns  (logic 4.983ns (51.742%)  route 4.647ns (48.258%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  U_fnd_controller/U_counter/counter_reg[1]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_fnd_controller/U_counter/counter_reg[1]/Q
                         net (fo=14, routed)          0.924     1.442    U_fnd_controller/U_counter/Q[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.150     1.592 f  U_fnd_controller/U_counter/fndcom_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.655     2.247    U_fnd_controller/U_digit_splitter/fndcom_OBUF[0]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.326     2.573 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.295     2.869    U_counter_tick/fndfont_OBUF[1]_inst_i_1
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.993 r  U_counter_tick/fndfont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.965     3.958    U_counter_tick/sel0[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.152     4.110 r  U_counter_tick/fndfont_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     5.917    fndfont_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     9.630 r  fndfont_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.630    fndfont[0]
    W7                                                                r  fndfont[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_controller/U_counter/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndfont[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.519ns  (logic 4.785ns (50.271%)  route 4.734ns (49.729%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  U_fnd_controller/U_counter/counter_reg[0]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U_fnd_controller/U_counter/counter_reg[0]/Q
                         net (fo=15, routed)          1.094     1.612    U_fnd_controller/U_counter/Q[0]
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.736 f  U_fnd_controller/U_counter/fndcom_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.452     2.188    U_counter_tick/fndcom_OBUF[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.312 r  U_counter_tick/fndfont_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.856     3.168    U_counter_tick/fndfont_OBUF[6]_inst_i_13_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.292 r  U_counter_tick/fndfont_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.669     3.961    U_fnd_controller/U_counter/sel0[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.152     4.113 r  U_fnd_controller/U_counter/fndfont_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.663     5.776    fndfont_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.743     9.519 r  fndfont_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.519    fndfont[2]
    U8                                                                r  fndfont[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_controller/U_counter/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndfont[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.386ns  (logic 4.976ns (53.020%)  route 4.409ns (46.980%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  U_fnd_controller/U_counter/counter_reg[1]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_fnd_controller/U_counter/counter_reg[1]/Q
                         net (fo=14, routed)          0.924     1.442    U_fnd_controller/U_counter/Q[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.150     1.592 f  U_fnd_controller/U_counter/fndcom_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.655     2.247    U_fnd_controller/U_digit_splitter/fndcom_OBUF[0]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.326     2.573 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.295     2.869    U_counter_tick/fndfont_OBUF[1]_inst_i_1
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.993 r  U_counter_tick/fndfont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.816     3.809    U_counter_tick/sel0[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.152     3.961 r  U_counter_tick/fndfont_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.718     5.679    fndfont_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706     9.386 r  fndfont_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.386    fndfont[5]
    V5                                                                r  fndfont[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_controller/U_counter/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndfont[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.294ns  (logic 4.778ns (51.406%)  route 4.516ns (48.594%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  U_fnd_controller/U_counter/counter_reg[1]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_fnd_controller/U_counter/counter_reg[1]/Q
                         net (fo=14, routed)          0.924     1.442    U_fnd_controller/U_counter/Q[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.150     1.592 f  U_fnd_controller/U_counter/fndcom_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.655     2.247    U_fnd_controller/U_digit_splitter/fndcom_OBUF[0]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.326     2.573 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.295     2.869    U_counter_tick/fndfont_OBUF[1]_inst_i_1
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.993 r  U_counter_tick/fndfont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.965     3.958    U_counter_tick/sel0[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     4.082 r  U_counter_tick/fndfont_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.676     5.758    fndfont_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.294 r  fndfont_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.294    fndfont[3]
    V8                                                                r  fndfont[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_controller/U_counter/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndfont[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.282ns  (logic 4.543ns (48.948%)  route 4.738ns (51.052%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  U_fnd_controller/U_counter/counter_reg[0]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U_fnd_controller/U_counter/counter_reg[0]/Q
                         net (fo=15, routed)          1.094     1.612    U_fnd_controller/U_counter/Q[0]
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.736 f  U_fnd_controller/U_counter/fndcom_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.452     2.188    U_counter_tick/fndcom_OBUF[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.312 r  U_counter_tick/fndfont_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.856     3.168    U_counter_tick/fndfont_OBUF[6]_inst_i_13_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.292 r  U_counter_tick/fndfont_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.669     3.961    U_fnd_controller/U_counter/sel0[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     4.085 r  U_fnd_controller/U_counter/fndfont_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     5.752    fndfont_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.282 r  fndfont_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.282    fndfont[1]
    W6                                                                r  fndfont[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_controller/U_counter/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndfont[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.265ns  (logic 4.762ns (51.397%)  route 4.503ns (48.603%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  U_fnd_controller/U_counter/counter_reg[1]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U_fnd_controller/U_counter/counter_reg[1]/Q
                         net (fo=14, routed)          0.924     1.442    U_fnd_controller/U_counter/Q[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.150     1.592 r  U_fnd_controller/U_counter/fndcom_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.655     2.247    U_fnd_controller/U_digit_splitter/fndcom_OBUF[0]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.326     2.573 f  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.295     2.869    U_counter_tick/fndfont_OBUF[1]_inst_i_1
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.993 f  U_counter_tick/fndfont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.816     3.809    U_counter_tick/sel0[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     3.933 r  U_counter_tick/fndfont_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.812     5.745    fndfont_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.265 r  fndfont_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.265    fndfont[4]
    U5                                                                r  fndfont[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_controller/U_counter/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndfont[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.233ns  (logic 4.545ns (49.230%)  route 4.688ns (50.770%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  U_fnd_controller/U_counter/counter_reg[0]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U_fnd_controller/U_counter/counter_reg[0]/Q
                         net (fo=15, routed)          1.094     1.612    U_fnd_controller/U_counter/Q[0]
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.736 f  U_fnd_controller/U_counter/fndcom_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.452     2.188    U_counter_tick/fndcom_OBUF[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.312 r  U_counter_tick/fndfont_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.856     3.168    U_counter_tick/fndfont_OBUF[6]_inst_i_13_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.292 r  U_counter_tick/fndfont_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.177     3.469    U_counter_tick/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     3.593 r  U_counter_tick/fndfont_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.109     5.702    fndfont_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.233 r  fndfont_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.233    fndfont[6]
    U7                                                                r  fndfont[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_controller/U_counter/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndcom[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.347ns  (logic 4.145ns (56.418%)  route 3.202ns (43.582%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  U_fnd_controller/U_counter/counter_reg[0]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_fnd_controller/U_counter/counter_reg[0]/Q
                         net (fo=15, routed)          1.094     1.612    U_fnd_controller/U_counter/Q[0]
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.124     1.736 r  U_fnd_controller/U_counter/fndcom_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.108     3.844    fndcom_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     7.347 r  fndcom_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.347    fndcom[0]
    U2                                                                r  fndcom[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_controller/U_counter/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndcom[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.086ns  (logic 4.393ns (61.997%)  route 2.693ns (38.003%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  U_fnd_controller/U_counter/counter_reg[1]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U_fnd_controller/U_counter/counter_reg[1]/Q
                         net (fo=14, routed)          0.924     1.442    U_fnd_controller/U_counter/Q[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.150     1.592 r  U_fnd_controller/U_counter/fndcom_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.769     3.361    fndcom_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     7.086 r  fndcom_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.086    fndcom[2]
    V4                                                                r  fndcom[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_controller/U_counter/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndcom[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.952ns  (logic 4.152ns (59.725%)  route 2.800ns (40.275%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  U_fnd_controller/U_counter/counter_reg[1]/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U_fnd_controller/U_counter/counter_reg[1]/Q
                         net (fo=14, routed)          0.924     1.442    U_fnd_controller/U_counter/Q[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.124     1.566 r  U_fnd_controller/U_counter/fndcom_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.876     3.442    fndcom_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     6.952 r  fndcom_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.952    fndcom[3]
    W4                                                                r  fndcom[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Btn_Clear/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Btn_Clear/q_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.537%)  route 0.127ns (47.463%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE                         0.000     0.000 r  U_Btn_Clear/q_reg_reg[3]/C
    SLICE_X57Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_Btn_Clear/q_reg_reg[3]/Q
                         net (fo=3, routed)           0.127     0.268    U_Btn_Clear/q_next[2]
    SLICE_X57Y13         FDCE                                         r  U_Btn_Clear/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Btn_RunStop/q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Btn_RunStop/q_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.467%)  route 0.134ns (47.533%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE                         0.000     0.000 r  U_Btn_RunStop/q_reg_reg[5]/C
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U_Btn_RunStop/q_reg_reg[5]/Q
                         net (fo=3, routed)           0.134     0.282    U_Btn_RunStop/q_next[4]
    SLICE_X54Y13         FDCE                                         r  U_Btn_RunStop/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Btn_Clear/q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Btn_Clear/q_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.128ns (39.050%)  route 0.200ns (60.950%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE                         0.000     0.000 r  U_Btn_Clear/q_reg_reg[5]/C
    SLICE_X57Y13         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_Btn_Clear/q_reg_reg[5]/Q
                         net (fo=3, routed)           0.200     0.328    U_Btn_Clear/q_next[4]
    SLICE_X57Y13         FDCE                                         r  U_Btn_Clear/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Btn_Clear/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Btn_Clear/q_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.128ns (38.736%)  route 0.202ns (61.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE                         0.000     0.000 r  U_Btn_Clear/q_reg_reg[7]/C
    SLICE_X57Y13         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_Btn_Clear/q_reg_reg[7]/Q
                         net (fo=3, routed)           0.202     0.330    U_Btn_Clear/q_next[6]
    SLICE_X57Y13         FDCE                                         r  U_Btn_Clear/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Btn_Clear/q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Btn_Clear/q_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.103%)  route 0.194ns (57.897%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE                         0.000     0.000 r  U_Btn_Clear/q_reg_reg[1]/C
    SLICE_X57Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_Btn_Clear/q_reg_reg[1]/Q
                         net (fo=3, routed)           0.194     0.335    U_Btn_Clear/q_next[0]
    SLICE_X57Y13         FDCE                                         r  U_Btn_Clear/q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Btn_RunStop/q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Btn_RunStop/q_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.602%)  route 0.181ns (52.398%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE                         0.000     0.000 r  U_Btn_RunStop/q_reg_reg[2]/C
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_Btn_RunStop/q_reg_reg[2]/Q
                         net (fo=2, routed)           0.181     0.345    U_Btn_RunStop/q_next[1]
    SLICE_X54Y13         FDCE                                         r  U_Btn_RunStop/q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Btn_RunStop/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Btn_RunStop/q_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.164ns (46.840%)  route 0.186ns (53.160%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE                         0.000     0.000 r  U_Btn_RunStop/q_reg_reg[3]/C
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_Btn_RunStop/q_reg_reg[3]/Q
                         net (fo=2, routed)           0.186     0.350    U_Btn_RunStop/q_next[2]
    SLICE_X54Y13         FDCE                                         r  U_Btn_RunStop/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Btn_RunStop/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Btn_RunStop/q_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.148ns (41.529%)  route 0.208ns (58.471%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE                         0.000     0.000 r  U_Btn_RunStop/q_reg_reg[7]/C
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U_Btn_RunStop/q_reg_reg[7]/Q
                         net (fo=3, routed)           0.208     0.356    U_Btn_RunStop/q_next[6]
    SLICE_X54Y13         FDCE                                         r  U_Btn_RunStop/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Btn_RunStop/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Btn_RunStop/q_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.148ns (39.940%)  route 0.223ns (60.060%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE                         0.000     0.000 r  U_Btn_RunStop/q_reg_reg[6]/C
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U_Btn_RunStop/q_reg_reg[6]/Q
                         net (fo=3, routed)           0.223     0.371    U_Btn_RunStop/q_next[5]
    SLICE_X54Y13         FDCE                                         r  U_Btn_RunStop/q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Btn_Clear/q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Btn_Clear/q_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.141ns (37.416%)  route 0.236ns (62.584%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE                         0.000     0.000 r  U_Btn_Clear/q_reg_reg[2]/C
    SLICE_X57Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_Btn_Clear/q_reg_reg[2]/Q
                         net (fo=3, routed)           0.236     0.377    U_Btn_Clear/q_next[1]
    SLICE_X57Y13         FDCE                                         r  U_Btn_Clear/q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_counter_tick/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndfont[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.142ns  (logic 8.177ns (38.679%)  route 12.964ns (61.321%))
  Logic Levels:           19  (CARRY4=7 LUT3=2 LUT4=2 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.628     5.149    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  U_counter_tick/counter_reg_reg[4]/Q
                         net (fo=33, routed)          1.700     7.305    U_counter_tick/Q[4]
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.150     7.455 r  U_counter_tick/digit_1001__1_carry__1_i_10/O
                         net (fo=2, routed)           0.831     8.287    U_counter_tick/digit_1001__1_carry__1_i_10_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.328     8.615 r  U_counter_tick/digit_1001__1_carry__1_i_2/O
                         net (fo=2, routed)           1.246     9.861    U_counter_tick/DI[2]
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.985 r  U_counter_tick/digit_1001__1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.985    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2_1[2]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.365 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.365    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.482 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.482    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.797 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__3/O[3]
                         net (fo=13, routed)          0.972    11.768    U_fnd_controller/U_digit_splitter/min_reg_reg[0][2]
    SLICE_X61Y24         LUT3 (Prop_lut3_I2_O)        0.307    12.075 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry_i_1/O
                         net (fo=1, routed)           0.481    12.556    U_fnd_controller/U_digit_splitter/digit_1001__49_carry_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.952 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry/CO[3]
                         net (fo=1, routed)           0.000    12.952    U_fnd_controller/U_digit_splitter/digit_1001__49_carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.171 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry__0/O[0]
                         net (fo=3, routed)           0.810    13.981    U_counter_tick/digit_1001__73_carry__1[0]
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.295    14.276 r  U_counter_tick/digit_1001__73_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.276    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1_0[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.674 r  U_fnd_controller/U_digit_splitter/digit_1001__73_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.674    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.902 r  U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1/CO[2]
                         net (fo=6, routed)           1.151    16.053    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1_n_1
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.313    16.366 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_65/O
                         net (fo=4, routed)           0.347    16.712    U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_65_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124    16.836 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_45/O
                         net (fo=6, routed)           1.124    17.960    U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_45_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.124    18.084 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           0.413    18.496    U_fnd_controller/U_digit_splitter/min_reg_reg[3]_1
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.124    18.620 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.801    19.422    U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_1_2
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.124    19.546 r  U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.981    20.527    U_counter_tick/fndfont[3][0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124    20.651 r  U_counter_tick/fndfont_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.109    22.760    fndfont_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    26.291 r  fndfont_OBUF[6]_inst/O
                         net (fo=0)                   0.000    26.291    fndfont[6]
    U7                                                                r  fndfont[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_counter_tick/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndfont[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.919ns  (logic 8.415ns (40.227%)  route 12.504ns (59.773%))
  Logic Levels:           19  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.628     5.149    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  U_counter_tick/counter_reg_reg[4]/Q
                         net (fo=33, routed)          1.700     7.305    U_counter_tick/Q[4]
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.150     7.455 r  U_counter_tick/digit_1001__1_carry__1_i_10/O
                         net (fo=2, routed)           0.831     8.287    U_counter_tick/digit_1001__1_carry__1_i_10_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.328     8.615 r  U_counter_tick/digit_1001__1_carry__1_i_2/O
                         net (fo=2, routed)           1.246     9.861    U_counter_tick/DI[2]
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.985 r  U_counter_tick/digit_1001__1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.985    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2_1[2]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.365 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.365    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.482 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.482    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.797 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__3/O[3]
                         net (fo=13, routed)          0.972    11.768    U_fnd_controller/U_digit_splitter/min_reg_reg[0][2]
    SLICE_X61Y24         LUT3 (Prop_lut3_I2_O)        0.307    12.075 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry_i_1/O
                         net (fo=1, routed)           0.481    12.556    U_fnd_controller/U_digit_splitter/digit_1001__49_carry_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.952 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry/CO[3]
                         net (fo=1, routed)           0.000    12.952    U_fnd_controller/U_digit_splitter/digit_1001__49_carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.171 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry__0/O[0]
                         net (fo=3, routed)           0.810    13.981    U_counter_tick/digit_1001__73_carry__1[0]
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.295    14.276 r  U_counter_tick/digit_1001__73_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.276    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1_0[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.674 r  U_fnd_controller/U_digit_splitter/digit_1001__73_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.674    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.902 r  U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1/CO[2]
                         net (fo=6, routed)           1.151    16.053    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1_n_1
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.313    16.366 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_65/O
                         net (fo=4, routed)           0.347    16.712    U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_65_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124    16.836 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_45/O
                         net (fo=6, routed)           1.126    17.963    U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_45_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.124    18.087 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           1.086    19.173    U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_3_3
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124    19.297 r  U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.500    19.797    U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_9_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.921 r  U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.592    20.512    U_fnd_controller/U_counter/counter_reg[0]_0[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.150    20.662 r  U_fnd_controller/U_counter/fndfont_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.663    22.325    fndfont_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.743    26.068 r  fndfont_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.068    fndfont[2]
    U8                                                                r  fndfont[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_counter_tick/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndfont[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.831ns  (logic 8.353ns (40.098%)  route 12.478ns (59.902%))
  Logic Levels:           19  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.628     5.149    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  U_counter_tick/counter_reg_reg[4]/Q
                         net (fo=33, routed)          1.700     7.305    U_counter_tick/Q[4]
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.150     7.455 r  U_counter_tick/digit_1001__1_carry__1_i_10/O
                         net (fo=2, routed)           0.831     8.287    U_counter_tick/digit_1001__1_carry__1_i_10_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.328     8.615 r  U_counter_tick/digit_1001__1_carry__1_i_2/O
                         net (fo=2, routed)           1.246     9.861    U_counter_tick/DI[2]
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.985 r  U_counter_tick/digit_1001__1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.985    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2_1[2]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.365 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.365    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.482 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.482    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.797 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__3/O[3]
                         net (fo=13, routed)          0.972    11.768    U_fnd_controller/U_digit_splitter/min_reg_reg[0][2]
    SLICE_X61Y24         LUT3 (Prop_lut3_I2_O)        0.307    12.075 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry_i_1/O
                         net (fo=1, routed)           0.481    12.556    U_fnd_controller/U_digit_splitter/digit_1001__49_carry_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.952 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry/CO[3]
                         net (fo=1, routed)           0.000    12.952    U_fnd_controller/U_digit_splitter/digit_1001__49_carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.171 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry__0/O[0]
                         net (fo=3, routed)           0.810    13.981    U_counter_tick/digit_1001__73_carry__1[0]
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.295    14.276 r  U_counter_tick/digit_1001__73_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.276    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1_0[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.674 r  U_fnd_controller/U_digit_splitter/digit_1001__73_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.674    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.902 r  U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1/CO[2]
                         net (fo=6, routed)           1.151    16.053    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1_n_1
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.313    16.366 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_65/O
                         net (fo=4, routed)           0.347    16.712    U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_65_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124    16.836 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_45/O
                         net (fo=6, routed)           1.126    17.963    U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_45_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.124    18.087 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           1.086    19.173    U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_3_3
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124    19.297 r  U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.500    19.797    U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_9_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.921 r  U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.422    20.342    U_counter_tick/fndfont[3][1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.118    20.460 r  U_counter_tick/fndfont_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807    22.267    fndfont_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    25.980 r  fndfont_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.980    fndfont[0]
    W7                                                                r  fndfont[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_counter_tick/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndfont[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.807ns  (logic 8.346ns (40.113%)  route 12.461ns (59.887%))
  Logic Levels:           19  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.628     5.149    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  U_counter_tick/counter_reg_reg[4]/Q
                         net (fo=33, routed)          1.700     7.305    U_counter_tick/Q[4]
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.150     7.455 r  U_counter_tick/digit_1001__1_carry__1_i_10/O
                         net (fo=2, routed)           0.831     8.287    U_counter_tick/digit_1001__1_carry__1_i_10_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.328     8.615 r  U_counter_tick/digit_1001__1_carry__1_i_2/O
                         net (fo=2, routed)           1.246     9.861    U_counter_tick/DI[2]
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.985 r  U_counter_tick/digit_1001__1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.985    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2_1[2]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.365 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.365    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.482 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.482    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.797 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__3/O[3]
                         net (fo=13, routed)          0.972    11.768    U_fnd_controller/U_digit_splitter/min_reg_reg[0][2]
    SLICE_X61Y24         LUT3 (Prop_lut3_I2_O)        0.307    12.075 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry_i_1/O
                         net (fo=1, routed)           0.481    12.556    U_fnd_controller/U_digit_splitter/digit_1001__49_carry_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.952 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry/CO[3]
                         net (fo=1, routed)           0.000    12.952    U_fnd_controller/U_digit_splitter/digit_1001__49_carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.171 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry__0/O[0]
                         net (fo=3, routed)           0.810    13.981    U_counter_tick/digit_1001__73_carry__1[0]
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.295    14.276 r  U_counter_tick/digit_1001__73_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.276    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1_0[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.674 r  U_fnd_controller/U_digit_splitter/digit_1001__73_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.674    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.902 r  U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1/CO[2]
                         net (fo=6, routed)           1.151    16.053    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1_n_1
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.313    16.366 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_65/O
                         net (fo=4, routed)           0.347    16.712    U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_65_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124    16.836 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_45/O
                         net (fo=6, routed)           1.126    17.963    U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_45_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.124    18.087 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           1.086    19.173    U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_3_3
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124    19.297 r  U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.500    19.797    U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_9_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.921 r  U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.493    20.413    U_counter_tick/fndfont[3][1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.118    20.531 r  U_counter_tick/fndfont_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.718    22.250    fndfont_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    25.956 r  fndfont_OBUF[5]_inst/O
                         net (fo=0)                   0.000    25.956    fndfont[5]
    V5                                                                r  fndfont[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_counter_tick/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndfont[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.720ns  (logic 8.166ns (39.411%)  route 12.554ns (60.589%))
  Logic Levels:           19  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.628     5.149    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  U_counter_tick/counter_reg_reg[4]/Q
                         net (fo=33, routed)          1.700     7.305    U_counter_tick/Q[4]
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.150     7.455 r  U_counter_tick/digit_1001__1_carry__1_i_10/O
                         net (fo=2, routed)           0.831     8.287    U_counter_tick/digit_1001__1_carry__1_i_10_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.328     8.615 r  U_counter_tick/digit_1001__1_carry__1_i_2/O
                         net (fo=2, routed)           1.246     9.861    U_counter_tick/DI[2]
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.985 r  U_counter_tick/digit_1001__1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.985    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2_1[2]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.365 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.365    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.482 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.482    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.797 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__3/O[3]
                         net (fo=13, routed)          0.972    11.768    U_fnd_controller/U_digit_splitter/min_reg_reg[0][2]
    SLICE_X61Y24         LUT3 (Prop_lut3_I2_O)        0.307    12.075 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry_i_1/O
                         net (fo=1, routed)           0.481    12.556    U_fnd_controller/U_digit_splitter/digit_1001__49_carry_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.952 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry/CO[3]
                         net (fo=1, routed)           0.000    12.952    U_fnd_controller/U_digit_splitter/digit_1001__49_carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.171 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry__0/O[0]
                         net (fo=3, routed)           0.810    13.981    U_counter_tick/digit_1001__73_carry__1[0]
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.295    14.276 r  U_counter_tick/digit_1001__73_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.276    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1_0[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.674 r  U_fnd_controller/U_digit_splitter/digit_1001__73_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.674    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.902 r  U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1/CO[2]
                         net (fo=6, routed)           1.151    16.053    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1_n_1
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.313    16.366 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_65/O
                         net (fo=4, routed)           0.347    16.712    U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_65_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124    16.836 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_45/O
                         net (fo=6, routed)           1.126    17.963    U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_45_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.124    18.087 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           1.086    19.173    U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_3_3
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124    19.297 r  U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.500    19.797    U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_9_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.921 r  U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.493    20.413    U_counter_tick/fndfont[3][1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124    20.537 r  U_counter_tick/fndfont_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.812    22.349    fndfont_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    25.869 r  fndfont_OBUF[4]_inst/O
                         net (fo=0)                   0.000    25.869    fndfont[4]
    U5                                                                r  fndfont[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_counter_tick/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndfont[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.684ns  (logic 8.175ns (39.525%)  route 12.509ns (60.476%))
  Logic Levels:           19  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.628     5.149    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  U_counter_tick/counter_reg_reg[4]/Q
                         net (fo=33, routed)          1.700     7.305    U_counter_tick/Q[4]
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.150     7.455 r  U_counter_tick/digit_1001__1_carry__1_i_10/O
                         net (fo=2, routed)           0.831     8.287    U_counter_tick/digit_1001__1_carry__1_i_10_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.328     8.615 r  U_counter_tick/digit_1001__1_carry__1_i_2/O
                         net (fo=2, routed)           1.246     9.861    U_counter_tick/DI[2]
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.985 r  U_counter_tick/digit_1001__1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.985    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2_1[2]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.365 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.365    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.482 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.482    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.797 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__3/O[3]
                         net (fo=13, routed)          0.972    11.768    U_fnd_controller/U_digit_splitter/min_reg_reg[0][2]
    SLICE_X61Y24         LUT3 (Prop_lut3_I2_O)        0.307    12.075 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry_i_1/O
                         net (fo=1, routed)           0.481    12.556    U_fnd_controller/U_digit_splitter/digit_1001__49_carry_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.952 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry/CO[3]
                         net (fo=1, routed)           0.000    12.952    U_fnd_controller/U_digit_splitter/digit_1001__49_carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.171 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry__0/O[0]
                         net (fo=3, routed)           0.810    13.981    U_counter_tick/digit_1001__73_carry__1[0]
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.295    14.276 r  U_counter_tick/digit_1001__73_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.276    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1_0[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.674 r  U_fnd_controller/U_digit_splitter/digit_1001__73_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.674    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.902 r  U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1/CO[2]
                         net (fo=6, routed)           1.151    16.053    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1_n_1
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.313    16.366 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_65/O
                         net (fo=4, routed)           0.347    16.712    U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_65_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124    16.836 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_45/O
                         net (fo=6, routed)           1.126    17.963    U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_45_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.124    18.087 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           1.086    19.173    U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_3_3
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124    19.297 r  U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.500    19.797    U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_9_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.921 r  U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.592    20.512    U_fnd_controller/U_counter/counter_reg[0]_0[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.124    20.636 r  U_fnd_controller/U_counter/fndfont_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668    22.304    fndfont_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    25.833 r  fndfont_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.833    fndfont[1]
    W6                                                                r  fndfont[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_counter_tick/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndfont[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.529ns  (logic 8.182ns (39.854%)  route 12.347ns (60.146%))
  Logic Levels:           19  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.628     5.149    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  U_counter_tick/counter_reg_reg[4]/Q
                         net (fo=33, routed)          1.700     7.305    U_counter_tick/Q[4]
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.150     7.455 r  U_counter_tick/digit_1001__1_carry__1_i_10/O
                         net (fo=2, routed)           0.831     8.287    U_counter_tick/digit_1001__1_carry__1_i_10_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I3_O)        0.328     8.615 r  U_counter_tick/digit_1001__1_carry__1_i_2/O
                         net (fo=2, routed)           1.246     9.861    U_counter_tick/DI[2]
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.985 r  U_counter_tick/digit_1001__1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.985    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2_1[2]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.365 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.365    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.482 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.482    U_fnd_controller/U_digit_splitter/digit_1001__1_carry__2_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.797 r  U_fnd_controller/U_digit_splitter/digit_1001__1_carry__3/O[3]
                         net (fo=13, routed)          0.972    11.768    U_fnd_controller/U_digit_splitter/min_reg_reg[0][2]
    SLICE_X61Y24         LUT3 (Prop_lut3_I2_O)        0.307    12.075 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry_i_1/O
                         net (fo=1, routed)           0.481    12.556    U_fnd_controller/U_digit_splitter/digit_1001__49_carry_i_1_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.952 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry/CO[3]
                         net (fo=1, routed)           0.000    12.952    U_fnd_controller/U_digit_splitter/digit_1001__49_carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.171 r  U_fnd_controller/U_digit_splitter/digit_1001__49_carry__0/O[0]
                         net (fo=3, routed)           0.810    13.981    U_counter_tick/digit_1001__73_carry__1[0]
    SLICE_X61Y22         LUT4 (Prop_lut4_I2_O)        0.295    14.276 r  U_counter_tick/digit_1001__73_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.276    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1_0[2]
    SLICE_X61Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.674 r  U_fnd_controller/U_digit_splitter/digit_1001__73_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.674    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__0_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.902 r  U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1/CO[2]
                         net (fo=6, routed)           1.151    16.053    U_fnd_controller/U_digit_splitter/digit_1001__73_carry__1_n_1
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.313    16.366 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_65/O
                         net (fo=4, routed)           0.347    16.712    U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_65_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.124    16.836 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_45/O
                         net (fo=6, routed)           1.126    17.963    U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_45_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.124    18.087 r  U_fnd_controller/U_digit_splitter/fndfont_OBUF[6]_inst_i_35/O
                         net (fo=1, routed)           1.086    19.173    U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_3_3
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124    19.297 r  U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.500    19.797    U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_9_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.921 r  U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.422    20.342    U_counter_tick/fndfont[3][1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124    20.466 r  U_counter_tick/fndfont_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.676    22.142    fndfont_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    25.678 r  fndfont_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.678    fndfont[3]
    V8                                                                r  fndfont[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_counter_tick/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndfont[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.504ns (60.810%)  route 0.969ns (39.190%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.471    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  U_counter_tick/counter_reg_reg[1]/Q
                         net (fo=28, routed)          0.321     1.920    U_counter_tick/Q[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.099     2.019 r  U_counter_tick/fndfont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.145     2.165    U_counter_tick/sel0[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.045     2.210 r  U_counter_tick/fndfont_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.713    fndfont_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.945 r  fndfont_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.945    fndfont[6]
    U7                                                                r  fndfont[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_counter_tick/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndfont[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.493ns (60.259%)  route 0.985ns (39.741%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.471    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  U_counter_tick/counter_reg_reg[1]/Q
                         net (fo=28, routed)          0.321     1.920    U_counter_tick/Q[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.099     2.019 f  U_counter_tick/fndfont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.284     2.304    U_counter_tick/sel0[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.045     2.349 r  U_counter_tick/fndfont_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.379     2.728    fndfont_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.949 r  fndfont_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.949    fndfont[4]
    U5                                                                r  fndfont[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_counter_tick/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndfont[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.575ns (63.413%)  route 0.909ns (36.587%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.471    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_counter_tick/counter_reg_reg[0]/Q
                         net (fo=27, routed)          0.289     1.901    U_fnd_controller/U_counter/DI[0]
    SLICE_X64Y22         LUT5 (Prop_lut5_I4_O)        0.048     1.949 r  U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.125     2.074    U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_17_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.111     2.185 r  U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.158     2.343    U_fnd_controller/U_counter/counter_reg[0]_0[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.045     2.388 r  U_fnd_controller/U_counter/fndfont_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.725    fndfont_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.955 r  fndfont_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.955    fndfont[1]
    W6                                                                r  fndfont[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_counter_tick/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndfont[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.539ns (61.479%)  route 0.964ns (38.521%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.471    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  U_counter_tick/counter_reg_reg[1]/Q
                         net (fo=28, routed)          0.321     1.920    U_counter_tick/Q[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.099     2.019 r  U_counter_tick/fndfont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.284     2.304    U_counter_tick/sel0[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.044     2.348 r  U_counter_tick/fndfont_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.706    fndfont_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.268     3.974 r  fndfont_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.974    fndfont[5]
    V5                                                                r  fndfont[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_counter_tick/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndfont[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.508ns (60.211%)  route 0.997ns (39.789%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.471    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  U_counter_tick/counter_reg_reg[1]/Q
                         net (fo=28, routed)          0.321     1.920    U_counter_tick/Q[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.099     2.019 r  U_counter_tick/fndfont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.348     2.368    U_counter_tick/sel0[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.413 r  U_counter_tick/fndfont_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.740    fndfont_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.976 r  fndfont_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.976    fndfont[3]
    V8                                                                r  fndfont[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_counter_tick/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndfont[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.652ns (64.684%)  route 0.902ns (35.316%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.471    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  U_counter_tick/counter_reg_reg[0]/Q
                         net (fo=27, routed)          0.289     1.901    U_fnd_controller/U_counter/DI[0]
    SLICE_X64Y22         LUT5 (Prop_lut5_I4_O)        0.048     1.949 f  U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.125     2.074    U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_17_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.111     2.185 f  U_fnd_controller/U_counter/fndfont_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.158     2.343    U_fnd_controller/U_counter/counter_reg[0]_0[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.049     2.392 r  U_fnd_controller/U_counter/fndfont_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.330     2.722    fndfont_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.303     4.025 r  fndfont_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.025    fndfont[2]
    U8                                                                r  fndfont[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_counter_tick/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fndfont[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.545ns (59.199%)  route 1.065ns (40.801%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.471    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  U_counter_tick/counter_reg_reg[1]/Q
                         net (fo=28, routed)          0.321     1.920    U_counter_tick/Q[1]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.099     2.019 r  U_counter_tick/fndfont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.348     2.368    U_counter_tick/sel0[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.044     2.412 r  U_counter_tick/fndfont_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.807    fndfont_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     4.081 r  fndfont_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.081    fndfont[0]
    W7                                                                r  fndfont[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_Btn_RunStop/r_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.989ns  (logic 1.441ns (24.066%)  route 4.548ns (75.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.548     5.989    U_Btn_RunStop/AR[0]
    SLICE_X54Y9          FDCE                                         f  U_Btn_RunStop/r_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.450     4.791    U_Btn_RunStop/CLK
    SLICE_X54Y9          FDCE                                         r  U_Btn_RunStop/r_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_Btn_RunStop/r_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.989ns  (logic 1.441ns (24.066%)  route 4.548ns (75.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.548     5.989    U_Btn_RunStop/AR[0]
    SLICE_X54Y9          FDCE                                         f  U_Btn_RunStop/r_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.450     4.791    U_Btn_RunStop/CLK
    SLICE_X54Y9          FDCE                                         r  U_Btn_RunStop/r_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_Btn_RunStop/r_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.989ns  (logic 1.441ns (24.066%)  route 4.548ns (75.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.548     5.989    U_Btn_RunStop/AR[0]
    SLICE_X54Y9          FDCE                                         f  U_Btn_RunStop/r_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.450     4.791    U_Btn_RunStop/CLK
    SLICE_X54Y9          FDCE                                         r  U_Btn_RunStop/r_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_Btn_RunStop/r_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.989ns  (logic 1.441ns (24.066%)  route 4.548ns (75.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.548     5.989    U_Btn_RunStop/AR[0]
    SLICE_X55Y9          FDCE                                         f  U_Btn_RunStop/r_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.450     4.791    U_Btn_RunStop/CLK
    SLICE_X55Y9          FDCE                                         r  U_Btn_RunStop/r_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_Btn_RunStop/r_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.989ns  (logic 1.441ns (24.066%)  route 4.548ns (75.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.548     5.989    U_Btn_RunStop/AR[0]
    SLICE_X54Y9          FDCE                                         f  U_Btn_RunStop/r_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.450     4.791    U_Btn_RunStop/CLK
    SLICE_X54Y9          FDCE                                         r  U_Btn_RunStop/r_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_Btn_RunStop/r_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.702ns  (logic 1.441ns (25.277%)  route 4.261ns (74.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.261     5.702    U_Btn_RunStop/AR[0]
    SLICE_X54Y10         FDCE                                         f  U_Btn_RunStop/r_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.450     4.791    U_Btn_RunStop/CLK
    SLICE_X54Y10         FDCE                                         r  U_Btn_RunStop/r_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_Btn_RunStop/r_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.702ns  (logic 1.441ns (25.277%)  route 4.261ns (74.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.261     5.702    U_Btn_RunStop/AR[0]
    SLICE_X54Y10         FDCE                                         f  U_Btn_RunStop/r_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.450     4.791    U_Btn_RunStop/CLK
    SLICE_X54Y10         FDCE                                         r  U_Btn_RunStop/r_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_Btn_RunStop/r_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.702ns  (logic 1.441ns (25.277%)  route 4.261ns (74.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.261     5.702    U_Btn_RunStop/AR[0]
    SLICE_X54Y10         FDCE                                         f  U_Btn_RunStop/r_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.450     4.791    U_Btn_RunStop/CLK
    SLICE_X54Y10         FDCE                                         r  U_Btn_RunStop/r_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_Btn_RunStop/r_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.702ns  (logic 1.441ns (25.277%)  route 4.261ns (74.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.261     5.702    U_Btn_RunStop/AR[0]
    SLICE_X54Y10         FDCE                                         f  U_Btn_RunStop/r_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.450     4.791    U_Btn_RunStop/CLK
    SLICE_X54Y10         FDCE                                         r  U_Btn_RunStop/r_counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_counter_tick/counter_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.669ns  (logic 1.441ns (25.425%)  route 4.227ns (74.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.227     5.669    U_counter_tick/AR[0]
    SLICE_X59Y17         FDCE                                         f  U_counter_tick/counter_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.510     4.851    U_counter_tick/CLK
    SLICE_X59Y17         FDCE                                         r  U_counter_tick/counter_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Btn_RunStop/q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Btn_RunStop/edge_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.247ns (60.676%)  route 0.160ns (39.324%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE                         0.000     0.000 r  U_Btn_RunStop/q_reg_reg[5]/C
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U_Btn_RunStop/q_reg_reg[5]/Q
                         net (fo=3, routed)           0.160     0.308    U_Btn_RunStop/q_next[4]
    SLICE_X55Y13         LUT5 (Prop_lut5_I1_O)        0.099     0.407 r  U_Btn_RunStop/edge_reg_i_1/O
                         net (fo=1, routed)           0.000     0.407    U_Btn_RunStop/w_debounce
    SLICE_X55Y13         FDRE                                         r  U_Btn_RunStop/edge_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.832     1.959    U_Btn_RunStop/CLK
    SLICE_X55Y13         FDRE                                         r  U_Btn_RunStop/edge_reg_reg/C

Slack:                    inf
  Source:                 U_Btn_Clear/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Btn_Clear/edge_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.226ns (53.552%)  route 0.196ns (46.448%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE                         0.000     0.000 r  U_Btn_Clear/q_reg_reg[6]/C
    SLICE_X57Y13         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_Btn_Clear/q_reg_reg[6]/Q
                         net (fo=3, routed)           0.196     0.324    U_Btn_Clear/q_next[5]
    SLICE_X56Y13         LUT5 (Prop_lut5_I2_O)        0.098     0.422 r  U_Btn_Clear/edge_reg_i_1__0/O
                         net (fo=1, routed)           0.000     0.422    U_Btn_Clear/w_debounce
    SLICE_X56Y13         FDRE                                         r  U_Btn_Clear/edge_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.832     1.959    U_Btn_Clear/CLK
    SLICE_X56Y13         FDRE                                         r  U_Btn_Clear/edge_reg_reg/C

Slack:                    inf
  Source:                 U_Btn_Clear/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_control_unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.231ns (31.587%)  route 0.500ns (68.413%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDCE                         0.000     0.000 r  U_Btn_Clear/q_reg_reg[0]/C
    SLICE_X57Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_Btn_Clear/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.236     0.377    U_Btn_Clear/q_reg_reg_n_0_[0]
    SLICE_X56Y13         LUT5 (Prop_lut5_I1_O)        0.045     0.422 r  U_Btn_Clear/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.264     0.686    U_control_unit/FSM_onehot_state_reg[0]_1
    SLICE_X56Y16         LUT5 (Prop_lut5_I1_O)        0.045     0.731 r  U_control_unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.731    U_control_unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X56Y16         FDPE                                         r  U_control_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.830     1.957    U_control_unit/CLK
    SLICE_X56Y16         FDPE                                         r  U_control_unit/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 U_Btn_RunStop/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_control_unit/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.291ns (39.592%)  route 0.444ns (60.408%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE                         0.000     0.000 r  U_Btn_RunStop/q_reg_reg[7]/C
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.148     0.148 f  U_Btn_RunStop/q_reg_reg[7]/Q
                         net (fo=3, routed)           0.175     0.323    U_Btn_RunStop/q_next[6]
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.098     0.421 r  U_Btn_RunStop/FSM_onehot_state[2]_i_3/O
                         net (fo=3, routed)           0.269     0.690    U_control_unit/FSM_onehot_state_reg[0]_2
    SLICE_X56Y16         LUT5 (Prop_lut5_I4_O)        0.045     0.735 r  U_control_unit/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.735    U_control_unit/FSM_onehot_state[1]_i_1_n_0
    SLICE_X56Y16         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.830     1.957    U_control_unit/CLK
    SLICE_X56Y16         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 U_Btn_RunStop/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_control_unit/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.292ns (39.674%)  route 0.444ns (60.326%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE                         0.000     0.000 r  U_Btn_RunStop/q_reg_reg[7]/C
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.148     0.148 f  U_Btn_RunStop/q_reg_reg[7]/Q
                         net (fo=3, routed)           0.175     0.323    U_Btn_RunStop/q_next[6]
    SLICE_X55Y13         LUT6 (Prop_lut6_I2_O)        0.098     0.421 r  U_Btn_RunStop/FSM_onehot_state[2]_i_3/O
                         net (fo=3, routed)           0.269     0.690    U_control_unit/FSM_onehot_state_reg[0]_2
    SLICE_X56Y16         LUT4 (Prop_lut4_I3_O)        0.046     0.736 r  U_control_unit/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.736    U_control_unit/FSM_onehot_state[2]_i_1_n_0
    SLICE_X56Y16         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.830     1.957    U_control_unit/CLK
    SLICE_X56Y16         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_clock_div/r_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.210ns (14.908%)  route 1.196ns (85.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=114, routed)         1.196     1.405    U_clock_div/AR[0]
    SLICE_X51Y18         FDCE                                         f  U_clock_div/r_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.828     1.955    U_clock_div/CLK
    SLICE_X51Y18         FDCE                                         r  U_clock_div/r_counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_clock_div/r_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.210ns (14.908%)  route 1.196ns (85.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=114, routed)         1.196     1.405    U_clock_div/AR[0]
    SLICE_X51Y18         FDCE                                         f  U_clock_div/r_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.828     1.955    U_clock_div/CLK
    SLICE_X51Y18         FDCE                                         r  U_clock_div/r_counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_clock_div/r_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.210ns (14.908%)  route 1.196ns (85.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=114, routed)         1.196     1.405    U_clock_div/AR[0]
    SLICE_X51Y18         FDCE                                         f  U_clock_div/r_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.828     1.955    U_clock_div/CLK
    SLICE_X51Y18         FDCE                                         r  U_clock_div/r_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_clock_div/r_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.210ns (14.908%)  route 1.196ns (85.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=114, routed)         1.196     1.405    U_clock_div/AR[0]
    SLICE_X51Y18         FDCE                                         f  U_clock_div/r_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.828     1.955    U_clock_div/CLK
    SLICE_X51Y18         FDCE                                         r  U_clock_div/r_counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_clock_div/r_counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.466ns  (logic 0.210ns (14.292%)  route 1.257ns (85.708%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=114, routed)         1.257     1.466    U_clock_div/AR[0]
    SLICE_X53Y17         FDCE                                         f  U_clock_div/r_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.829     1.956    U_clock_div/CLK
    SLICE_X53Y17         FDCE                                         r  U_clock_div/r_counter_reg[4]/C





