;redcode
;assert 1
	SPL 0, #42
	CMP -207, <-120
	MOV -1, <-30
	MOV 717, <-20
	DJN -1, @-20
	CMP -207, <-120
	DJN -130, 9
	CMP #0, 307
	SUB 0, -100
	CMP -100, 0
	CMP -100, 0
	CMP #0, 0
	SUB 0, 10
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, @-6
	SLT 10, 9
	SUB #0, 0
	DJN -130, 9
	SUB 0, 10
	SUB @-127, 100
	DJN -130, 9
	DJN -130, 9
	ADD 210, 30
	SUB -207, <-120
	SUB @121, 103
	DJN -1, @-920
	ADD 210, 30
	MOV -7, <-20
	SLT @-1, 0
	ADD 271, @60
	SPL 0, <-103
	DJN -130, 9
	MOV -7, <-20
	SUB 0, -100
	SUB <0, @2
	SLT @0, @3
	MOV 717, <-20
	SUB <0, @2
	SLT @-1, 0
	DJN -1, @-20
	SUB <0, @2
	SUB @127, @-6
	ADD 210, 30
	JMP <127, #-6
	ADD 210, 30
	ADD <-270, 60
	MOV -1, <-30
	SUB @127, @-6
	DJN 210, 60
	SUB 0, -100
	SPL 0, #42
	ADD 270, 60
	ADD 270, 60
