[11/20 16:32:28     0s] 
[11/20 16:32:28     0s] Cadence Innovus(TM) Implementation System.
[11/20 16:32:28     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/20 16:32:28     0s] 
[11/20 16:32:28     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[11/20 16:32:28     0s] Options:	-overwrite -log /home/inf01194/rodrigo.ri/z80/logs/1_physical -common_ui 
[11/20 16:32:28     0s] Date:		Tue Nov 20 16:32:28 2018
[11/20 16:32:28     0s] Host:		ufrgs-server-09 (x86_64 w/Linux 2.6.18-404.el5) (4cores*16cpus*Intel(R) Xeon(R) CPU L5520 @ 2.27GHz 8192KB)
[11/20 16:32:28     0s] OS:		Red Hat Enterprise Linux Server release 5.11 (Tikanga)
[11/20 16:32:28     0s] 
[11/20 16:32:28     0s] License:
[11/20 16:32:28     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[11/20 16:32:28     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/20 16:32:39     8s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[11/20 16:32:39     8s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[11/20 16:32:39     8s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[11/20 16:32:39     8s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[11/20 16:32:39     8s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[11/20 16:32:39     8s] @(#)CDS: CPE v15.20-p002
[11/20 16:32:39     8s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[11/20 16:32:39     8s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[11/20 16:32:39     8s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[11/20 16:32:39     8s] @(#)CDS: RCDB 11.6
[11/20 16:32:39     8s] --- Running on ufrgs-server-09 (x86_64 w/Linux 2.6.18-404.el5) (4cores*16cpus*Intel(R) Xeon(R) CPU L5520 @ 2.27GHz 8192KB) ---
[11/20 16:32:39     8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ.

[11/20 16:32:39     8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ.
[11/20 16:32:39     8s] 
[11/20 16:32:40     9s] 
[11/20 16:32:40     9s] **INFO:  MMMC transition support version v31-84 
[11/20 16:32:40     9s] 
[11/20 16:32:40     9s] Loading fill procedures ...
[11/20 16:32:44    11s] [DEV]innovus 1> source physical/1_init.tcl

[11/20 16:32:47    11s] ################################################
[11/20 16:32:47    11s] ## A-Z80
[11/20 16:32:47    11s] ## Francisco Knebel, Luciano Zancan, Rodrigo Dal Ri
[11/20 16:32:47    11s] ##
[11/20 16:32:47    11s] ## SINTESE FISICA - 1_init.tcl
[11/20 16:32:47    11s] ################################################
[11/20 16:32:47    11s] 
[11/20 16:32:47    11s] ### Inicializando VDD e GND.
[11/20 16:32:47    11s] ### Lendo arquivo de setup...
[11/20 16:32:47    11s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[11/20 16:32:47    11s] 
[11/20 16:32:47    11s] Threads Configured:8
[11/20 16:32:48    17s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
[11/20 16:32:48    17s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[11/20 16:32:48    17s] Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
[11/20 16:32:48    17s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS3ST/IO_CELLS_3V_MOS3ST_typ_1_80V_3_30V_25C.lib.
[11/20 16:32:48    17s] Read 414 cells in  IO_CELLS_3V_MOS3ST_typ_1_80V_3_30V_25C.
[11/20 16:32:48    17s] Library reading multithread flow ended.
[11/20 16:32:48    17s] 
[11/20 16:32:48    17s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...
[11/20 16:32:48    17s] 
[11/20 16:32:48    17s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
[11/20 16:32:48    17s] Set DBUPerIGU to M2 pitch 630.
[11/20 16:32:48    17s] 
[11/20 16:32:48    17s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_3V.lef ...
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-200' for more detail.
[11/20 16:32:49    18s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/20 16:32:49    18s] To increase the message display limit, refer to the product command reference manual.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:32:49    18s] Type 'man IMPLF-201' for more detail.
[11/20 16:32:49    18s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/20 16:32:49    18s] To increase the message display limit, refer to the product command reference manual.
[11/20 16:32:49    18s] 
[11/20 16:32:49    18s] viaInitial starts at Tue Nov 20 16:32:49 2018
[11/20 16:32:49    18s] viaInitial ends at Tue Nov 20 16:32:49 2018
[11/20 16:32:49    18s] *** Begin netlist parsing (mem=639.5M) ***
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[11/20 16:32:49    18s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/20 16:32:49    18s] To increase the message display limit, refer to the product command reference manual.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:32:49    18s] Created 1225 new cells from 2 timing libraries.
[11/20 16:32:49    18s] Reading netlist ...
[11/20 16:32:49    18s] Backslashed names will retain backslash and a trailing blank character.
[11/20 16:32:49    18s] Reading verilog netlist 'synthesis/a-z80.v'
[11/20 16:32:49    18s] 
[11/20 16:32:49    18s] *** Memory Usage v#1 (Current mem = 639.508M, initial mem = 175.523M) ***
[11/20 16:32:49    18s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=639.5M) ***
[11/20 16:32:49    18s] Top level cell is z80_topzera.
[11/20 16:32:49    18s] ** Removed 1 unused lib cells.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[11/20 16:32:50    18s] Type 'man IMPTS-282' for more detail.
[11/20 16:32:50    18s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[11/20 16:32:50    18s] To increase the message display limit, refer to the product command reference manual.
[11/20 16:32:50    18s] Hooked 1224 DB cells to tlib cells.
[11/20 16:32:50    18s] Starting recursive module instantiation check.
[11/20 16:32:50    18s] No recursion found.
[11/20 16:32:50    18s] Building hierarchical netlist for Cell z80_topzera ...
[11/20 16:32:50    19s] *** Netlist is unique.
[11/20 16:32:50    19s] ** info: there are 1243 modules.
[11/20 16:32:50    19s] ** info: there are 2890 stdCell insts.
[11/20 16:32:50    19s] ** info: there are 44 Pad insts.
[11/20 16:32:50    19s] 
[11/20 16:32:50    19s] *** Memory Usage v#1 (Current mem = 657.258M, initial mem = 175.523M) ***
[11/20 16:32:50    19s] Set Default Net Delay as 1000 ps.
[11/20 16:32:50    19s] Set Default Net Load as 0.5 pF. 
[11/20 16:32:50    19s] Set Default Input Pin Transition as 0.1 ps.
[11/20 16:32:50    19s] Initializing I/O assignment ...
[11/20 16:32:50    19s] Adjusting Core to Left to: 0.0400. Core to Bottom to: 0.4200.
[11/20 16:32:50    19s] **WARN: (IMPFP-3961):	The techSite 'io_site_3V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/20 16:32:50    19s] Type 'man IMPFP-3961' for more detail.
[11/20 16:32:50    19s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/20 16:32:50    19s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/20 16:32:50    19s] Type 'man IMPEXT-2773' for more detail.
[11/20 16:32:50    19s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/20 16:32:50    19s] Type 'man IMPEXT-2776' for more detail.
[11/20 16:32:50    19s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/20 16:32:50    19s] Type 'man IMPEXT-2776' for more detail.
[11/20 16:32:50    19s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/20 16:32:50    19s] Type 'man IMPEXT-2776' for more detail.
[11/20 16:32:50    19s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/20 16:32:50    19s] Type 'man IMPEXT-2776' for more detail.
[11/20 16:32:50    19s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 13 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/20 16:32:50    19s] Type 'man IMPEXT-2776' for more detail.
[11/20 16:32:50    19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.112 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/20 16:32:50    19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.1 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/20 16:32:50    19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.1 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/20 16:32:50    19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.1 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/20 16:32:50    19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.1 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/20 16:32:50    19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.052 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/20 16:32:50    19s] Summary of Active RC-Corners : 
[11/20 16:32:50    19s]  
[11/20 16:32:50    19s]  Analysis View: default_emulate_view
[11/20 16:32:50    19s]     RC-Corner Name        : default_emulate_rc_corner
[11/20 16:32:50    19s]     RC-Corner Index       : 0
[11/20 16:32:50    19s]     RC-Corner Temperature : 25 Celsius
[11/20 16:32:50    19s]     RC-Corner Cap Table   : ''
[11/20 16:32:50    19s]     RC-Corner PreRoute Res Factor         : 1
[11/20 16:32:50    19s]     RC-Corner PreRoute Cap Factor         : 1
[11/20 16:32:50    19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/20 16:32:50    19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/20 16:32:50    19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/20 16:32:50    19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[11/20 16:32:50    19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[11/20 16:32:50    19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[11/20 16:32:50    19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[11/20 16:32:50    19s] *Info: initialize multi-corner CTS.
[11/20 16:32:50    19s] Reading timing constraints file 'synthesis//a-z80.default_emulate_constraint_mode.sdc' ...
[11/20 16:32:50    19s] Current (total cpu=0:00:19.1, real=0:00:22.0, peak res=315.2M, current mem=756.9M)
[11/20 16:32:50    19s] **WARN: (TCLCMD-1041):	current_design should use the top cell as a argument (File synthesis//a-z80.default_emulate_constraint_mode.sdc, Line 13).
[11/20 16:32:50    19s] 
[11/20 16:32:50    19s] z80_topzera
[11/20 16:32:50    19s] Number of path exceptions in the constraint file = 1
[11/20 16:32:50    19s] Number of paths exceptions after getting compressed = 1
[11/20 16:32:50    19s] INFO (CTE): Reading of timing constraints file synthesis//a-z80.default_emulate_constraint_mode.sdc completed, with 1 WARNING
[11/20 16:32:50    19s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=333.0M, current mem=772.7M)
[11/20 16:32:50    19s] Current (total cpu=0:00:19.2, real=0:00:22.0, peak res=333.0M, current mem=772.7M)
[11/20 16:32:50    19s] Summary for sequential cells idenfication: 
[11/20 16:32:50    19s] Identified SBFF number: 128
[11/20 16:32:50    19s] Identified MBFF number: 0
[11/20 16:32:50    19s] Not identified SBFF number: 0
[11/20 16:32:50    19s] Not identified MBFF number: 0
[11/20 16:32:50    19s] Number of sequential cells which are not FFs: 106
[11/20 16:32:50    19s] 
[11/20 16:32:50    19s] Total number of combinational cells: 511
[11/20 16:32:50    19s] Total number of sequential cells: 234
[11/20 16:32:50    19s] Total number of tristate cells: 64
[11/20 16:32:50    19s] Total number of level shifter cells: 0
[11/20 16:32:50    19s] Total number of power gating cells: 0
[11/20 16:32:50    19s] Total number of isolation cells: 0
[11/20 16:32:50    19s] Total number of power switch cells: 0
[11/20 16:32:50    19s] Total number of pulse generator cells: 0
[11/20 16:32:50    19s] Total number of always on buffers: 0
[11/20 16:32:50    19s] Total number of retention cells: 0
[11/20 16:32:50    19s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[11/20 16:32:50    19s] Total number of usable buffers: 10
[11/20 16:32:50    19s] List of unusable buffers:
[11/20 16:32:50    19s] Total number of unusable buffers: 0
[11/20 16:32:50    19s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[11/20 16:32:50    19s] Total number of usable inverters: 13
[11/20 16:32:50    19s] List of unusable inverters:
[11/20 16:32:50    19s] Total number of unusable inverters: 0
[11/20 16:32:50    19s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[11/20 16:32:50    19s] Total number of identified usable delay cells: 14
[11/20 16:32:50    19s] List of identified unusable delay cells:
[11/20 16:32:50    19s] Total number of identified unusable delay cells: 0
[11/20 16:32:50    19s] ### Lendo iopads.io...
[11/20 16:32:50    19s] Reading IO assignment file "physical/iopads.io" ...
[11/20 16:32:50    19s] ### iopads xablauzado.
[11/20 16:32:50    19s] ### Criando floorplan...
[11/20 16:32:50    19s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :10.08
[11/20 16:32:50    19s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :10.37
[11/20 16:32:50    19s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :10.08
[11/20 16:32:50    19s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :10.37
[11/20 16:32:50    19s] Adjusting Core to Left to: 10.1200. Core to Bottom to: 10.7900.
[11/20 16:32:50    19s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/20 16:32:50    19s] ### floorplan finalizado.
[11/20 16:32:50    19s] [DEV]innovus 2> source physical/2_power.tcl

[11/20 16:32:53    19s] ################################################
[11/20 16:32:53    19s] ## A-Z80
[11/20 16:32:53    19s] ## Francisco Knebel, Luciano Zancan, Rodrigo Dal Ri
[11/20 16:32:53    19s] ##
[11/20 16:32:53    19s] ## SINTESE FISICA - 2_power.tcl
[11/20 16:32:53    19s] ################################################
[11/20 16:32:53    19s] 
[11/20 16:32:53    19s] 
[11/20 16:32:53    19s] #############
[11/20 16:32:53    19s] ### adicionando power rings...
[11/20 16:32:53    19s] #############
[11/20 16:32:53    19s] 
[11/20 16:32:53    19s] 
[11/20 16:32:53    19s] The power planner created 8 wires.
[11/20 16:32:53    19s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 979.6M) ***
[11/20 16:32:53    19s] 
[11/20 16:32:53    19s] #############
[11/20 16:32:53    19s] ### adicionando stripes de VDD e GND...
[11/20 16:32:53    19s] #############
[11/20 16:32:53    19s] 
[11/20 16:32:53    19s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[11/20 16:32:53    19s] 
[11/20 16:32:53    19s] Starting stripe generation ...
[11/20 16:32:53    19s] Non-Default setAddStripeOption Settings :
[11/20 16:32:53    19s]   NONE
[11/20 16:32:53    19s] **WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
[11/20 16:32:53    19s] Stripe generation is complete; vias are now being generated.
[11/20 16:32:53    19s] The power planner created 47 wires.
[11/20 16:32:53    19s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 982.6M) ***
[11/20 16:32:53    19s] 
[11/20 16:32:53    19s] #############
[11/20 16:32:53    19s] ### roteando a alimentacao do circuito...
[11/20 16:32:53    19s] #############
[11/20 16:32:53    19s] 
[11/20 16:32:53    19s] *** Begin SPECIAL ROUTE on Tue Nov 20 16:32:53 2018 ***
[11/20 16:32:53    19s] SPECIAL ROUTE ran on directory: /home/inf01194/rodrigo.ri/z80
[11/20 16:32:53    19s] SPECIAL ROUTE ran on machine: ufrgs-server-09 (Linux 2.6.18-404.el5 Xeon 2.26Ghz)
[11/20 16:32:53    19s] 
[11/20 16:32:53    19s] Begin option processing ...
[11/20 16:32:53    19s] srouteConnectPowerBump set to false
[11/20 16:32:53    19s] routeSelectNet set to "GND VDD"
[11/20 16:32:53    19s] routeSpecial set to true
[11/20 16:32:53    19s] srouteBlockPin set to "useLef"
[11/20 16:32:53    19s] srouteBottomLayerLimit set to 1
[11/20 16:32:53    19s] srouteBottomTargetLayerLimit set to 1
[11/20 16:32:53    19s] srouteConnectConverterPin set to false
[11/20 16:32:53    19s] srouteCrossoverViaBottomLayer set to 1
[11/20 16:32:53    19s] srouteCrossoverViaTopLayer set to 6
[11/20 16:32:53    19s] srouteFollowCorePinEnd set to 3
[11/20 16:32:53    19s] srouteJogControl set to "preferWithChanges differentLayer"
[11/20 16:32:53    19s] sroutePadPinAllPorts set to true
[11/20 16:32:53    19s] sroutePreserveExistingRoutes set to true
[11/20 16:32:53    19s] srouteRoutePowerBarPortOnBothDir set to true
[11/20 16:32:53    19s] srouteStopBlockPin set to "nearestTarget"
[11/20 16:32:53    19s] srouteTopLayerLimit set to 6
[11/20 16:32:53    19s] srouteTopTargetLayerLimit set to 6
[11/20 16:32:53    19s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1554.00 megs.
[11/20 16:32:53    19s] 
[11/20 16:32:53    19s] Reading DB technology information...
[11/20 16:32:53    20s] Finished reading DB technology information.
[11/20 16:32:53    20s] Reading floorplan and netlist information...
[11/20 16:32:53    20s] Finished reading floorplan and netlist information.
[11/20 16:32:54    20s] Read in 12 layers, 6 routing layers, 1 overlap layer
[11/20 16:32:54    20s] Read in 831 macros, 164 used
[11/20 16:32:54    20s] Read in 196 components
[11/20 16:32:54    20s]   150 core components: 150 unplaced, 0 placed, 0 fixed
[11/20 16:32:54    20s]   46 pad components: 0 unplaced, 0 placed, 46 fixed
[11/20 16:32:54    20s] Read in 38 logical pins
[11/20 16:32:54    20s] Read in 38 nets
[11/20 16:32:54    20s] Read in 2 special nets, 2 routed
[11/20 16:32:54    20s] Read in 302 terminals
[11/20 16:32:54    20s] 2 nets selected.
[11/20 16:32:54    20s] 
[11/20 16:32:54    20s] Begin power routing ...
[11/20 16:32:54    20s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[11/20 16:32:54    20s] **WARN: (IMPSR-1254):	Cannot find any block pin of net GND. Check netlist, or change option to include the pin.
[11/20 16:32:54    20s] CPU time for FollowPin 0 seconds
[11/20 16:32:54    20s] CPU time for FollowPin 0 seconds
[11/20 16:32:54    20s]   Number of IO ports routed: 24
[11/20 16:32:54    20s]   Number of Block ports routed: 0
[11/20 16:32:54    20s]   Number of Stripe ports routed: 0
[11/20 16:32:54    20s]   Number of Core ports routed: 262
[11/20 16:32:54    20s]   Number of Pad ports routed: 0
[11/20 16:32:54    20s]   Number of Power Bump ports routed: 0
[11/20 16:32:54    20s]   Number of Followpin connections: 131
[11/20 16:32:54    20s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1577.00 megs.
[11/20 16:32:54    20s] 
[11/20 16:32:54    20s] 
[11/20 16:32:54    20s] 
[11/20 16:32:54    20s]  Begin updating DB with routing results ...
[11/20 16:32:54    20s]  Updating DB with 48 via definition ...Extracting standard cell pins and blockage ...... 
[11/20 16:32:54    20s] Pin and blockage extraction finished
[11/20 16:32:54    20s] 
[11/20 16:32:54    20s] 
[11/20 16:32:54    20s] sroute post-processing starts at Tue Nov 20 16:32:54 2018
[11/20 16:32:54    20s] The viaGen is rebuilding shadow vias for net GND.
[11/20 16:32:54    20s] sroute post-processing ends at Tue Nov 20 16:32:54 2018
[11/20 16:32:54    20s] 
[11/20 16:32:54    20s] sroute post-processing starts at Tue Nov 20 16:32:54 2018
[11/20 16:32:54    20s] The viaGen is rebuilding shadow vias for net VDD.
[11/20 16:32:54    20s] sroute post-processing ends at Tue Nov 20 16:32:54 2018
[11/20 16:32:54    20s] sroute: Total CPU time used = 0:0:0
[11/20 16:32:54    20s] sroute: Total Real time used = 0:0:1
[11/20 16:32:54    20s] sroute: Total Memory used = 45.69 megs
[11/20 16:32:54    20s] sroute: Total Peak Memory used = 1028.34 megs
[11/20 16:32:54    20s] [DEV]innovus 3> time_design -pre_place -report_dir logs/timing/0_pre_place -expanded_views
Set Using Default Delay Limit as 101.
[11/20 16:33:02    21s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/20 16:33:02    21s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[11/20 16:33:02    21s] Set Default Net Delay as 0 ps.
[11/20 16:33:02    21s] Set Default Net Load as 0 pF. 
[11/20 16:33:02    21s] Multithreaded Timing Analysis is initialized with 8 threads
[11/20 16:33:02    21s] 
[11/20 16:33:02    21s] Effort level <high> specified for reg2reg path_group
[11/20 16:33:02    21s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:33:02    21s] Message <TA-112> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[11/20 16:33:02    21s] Message <TA-114> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[11/20 16:33:02    21s] Message <TA-113> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[11/20 16:33:02    21s] #################################################################################
[11/20 16:33:02    21s] # Design Stage: PreRoute
[11/20 16:33:02    21s] # Design Name: z80_topzera
[11/20 16:33:02    21s] # Design Mode: 90nm
[11/20 16:33:02    21s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:33:02    21s] # Parasitics Mode: No SPEF/RCDB
[11/20 16:33:02    21s] # Signoff Settings: SI Off 
[11/20 16:33:02    21s] #################################################################################
[11/20 16:33:02    21s] Calculate delays in Single mode...
[11/20 16:33:02    21s] Topological Sorting (CPU = 0:00:00.0, MEM = 1217.2M, InitMEM = 1217.2M)
[11/20 16:33:02    21s] siFlow : Timing analysis mode is single, using late cdB files
[11/20 16:33:03    23s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:33:03    23s] End delay calculation. (MEM=1805.09 CPU=0:00:00.8 REAL=0:00:00.0)
[11/20 16:33:03    23s] *** CDM Built up (cpu=0:00:01.9  real=0:00:01.0  mem= 1805.1M) ***
[11/20 16:33:04    23s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:00:23.5 mem=1805.1M)
[11/20 16:33:04    24s] 
[11/20 16:33:04    24s] ------------------------------------------------------------
[11/20 16:33:04    24s]          time_design Summary                             
[11/20 16:33:04    24s] ------------------------------------------------------------
[11/20 16:33:04    24s] 
[11/20 16:33:04    24s] Setup views included:
[11/20 16:33:04    24s]  default_emulate_view 
[11/20 16:33:04    24s] 
[11/20 16:33:04    24s] +--------------------+---------+---------+---------+
[11/20 16:33:04    24s] |     Setup mode     |   all   | reg2reg | default |
[11/20 16:33:04    24s] +--------------------+---------+---------+---------+
[11/20 16:33:04    24s] |           WNS (ns):|  4.290  |  4.290  |  0.000  |
[11/20 16:33:04    24s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/20 16:33:04    24s] |    Violating Paths:|    0    |    0    |    0    |
[11/20 16:33:04    24s] |          All Paths:|  1056   |  1056   |    0    |
[11/20 16:33:04    24s] +--------------------+---------+---------+---------+
[11/20 16:33:04    24s] |default_emulate_view|  4.290  |  4.290  |  0.000  |
[11/20 16:33:04    24s] |                    |  0.000  |  0.000  |  0.000  |
[11/20 16:33:04    24s] |                    |    0    |    0    |    0    |
[11/20 16:33:04    24s] |                    |  1056   |  1056   |    0    |
[11/20 16:33:04    24s] +--------------------+---------+---------+---------+
[11/20 16:33:04    24s] 
[11/20 16:33:04    24s] Density: 0.000%
[11/20 16:33:04    24s] ------------------------------------------------------------
[11/20 16:33:04    24s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:33:04    24s] UM:          5.04             14             0.000             4.290  time_design
[11/20 16:33:04    24s] Set Using Default Delay Limit as 1000.
[11/20 16:33:04    24s] Resetting back High Fanout Nets as non-ideal
[11/20 16:33:04    24s] Set Default Net Delay as 1000 ps.
[11/20 16:33:04    24s] Set Default Net Load as 0.5 pF. 
[11/20 16:33:04    24s] Reported timing to dir logs/timing/0_pre_place
[11/20 16:33:04    24s] Total CPU time: 3.23 sec
[11/20 16:33:04    24s] Total Real time: 2.0 sec
[11/20 16:33:04    24s] Total Memory Usage: 1327.226562 Mbytes
[11/20 16:33:04    24s] [DEV]innovus 4> eval_legacy { setPlaceMode -congEffort high }
eval_legacy { setPlaceMode -congEffort high }
[11/20 16:33:04    24s] [DEV]innovus 5> eval_legacy { setPlaceMode -ignoreScan false }eval_legacy { setPlaceMode -ignoreScan false }
[DEV]innovus 6> place_opt_design
*** Starting GigaPlace ***
[11/20 16:33:08    24s] **INFO: user set placement options
[11/20 16:33:08    24s] setPlaceMode -congEffort high -ignoreScan false -reorderScan false
[11/20 16:33:08    24s] setPlaceMode -congEffort high -ignoreScan false -reorderScan false
[11/20 16:33:08    24s] **INFO: user set opt options
[11/20 16:33:08    24s] 
[11/20 16:33:08    24s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/20 16:33:08    24s] *scInfo: scPctBadScanCell = 10.60%
[11/20 16:33:08    24s] **WARN: (IMPSP-9100):	Scan chains exist in this design but -ignoreScan is set to false. Placement and timing QoR can be severely impacted in this case!
[11/20 16:33:08    24s] It is highly recommend to keep -ignoreScan option as its default value 'true' with scan chains definition.
[11/20 16:33:08    24s] **INFO: Enable pre-place timing setting for timing analysis
[11/20 16:33:08    24s] Set Using Default Delay Limit as 101.
[11/20 16:33:08    24s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/20 16:33:08    24s] Set Default Net Delay as 0 ps.
[11/20 16:33:08    24s] Set Default Net Load as 0 pF. 
[11/20 16:33:08    24s] **INFO: Analyzing IO path groups for slack adjustment
[11/20 16:33:08    24s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:33:08    24s] Effort level <high> specified for reg2reg_tmp.29529 path_group
[11/20 16:33:08    24s] #################################################################################
[11/20 16:33:08    24s] # Design Stage: PreRoute
[11/20 16:33:08    24s] # Design Name: z80_topzera
[11/20 16:33:08    24s] # Design Mode: 90nm
[11/20 16:33:08    24s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:33:08    24s] # Parasitics Mode: No SPEF/RCDB
[11/20 16:33:08    24s] # Signoff Settings: SI Off 
[11/20 16:33:08    24s] #################################################################################
[11/20 16:33:08    25s] Calculate delays in Single mode...
[11/20 16:33:08    25s] Topological Sorting (CPU = 0:00:00.0, MEM = 1350.5M, InitMEM = 1350.5M)
[11/20 16:33:08    25s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:33:08    25s] End delay calculation. (MEM=1796.42 CPU=0:00:00.7 REAL=0:00:00.0)
[11/20 16:33:08    25s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 1796.4M) ***
[11/20 16:33:09    25s] *** Start delete_buffer_trees ***
[11/20 16:33:09    25s] Info: Detect buffers to remove automatically.
[11/20 16:33:09    25s] Analyzing netlist ...
[11/20 16:33:09    25s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[11/20 16:33:09    26s] Updating netlist
[11/20 16:33:09    26s] 
[11/20 16:33:09    26s] *summary: 89 instances (buffers/inverters) removed
[11/20 16:33:09    26s] *** Finish delete_buffer_trees (0:00:00.1) ***
[11/20 16:33:09    26s] **INFO: Disable pre-place timing setting for timing analysis
[11/20 16:33:09    26s] Set Using Default Delay Limit as 1000.
[11/20 16:33:09    26s] Set Default Net Delay as 1000 ps.
[11/20 16:33:09    26s] Set Default Net Load as 0.5 pF. 
[11/20 16:33:09    26s] Deleted 0 physical inst  (cell - / prefix -).
[11/20 16:33:09    26s] Options: timingDriven clkGateAware pinGuide congEffort=high gpeffort=medium 
[11/20 16:33:09    26s] #std cell=2805 (0 fixed + 2805 movable) #block=0 (0 floating + 0 preplaced)
[11/20 16:33:09    26s] #ioInst=46 #net=2495 #term=10531 #term/net=4.22, #fixedIo=46, #floatIo=0, #fixedPin=38, #floatPin=0
[11/20 16:33:09    26s] stdCell: 2805 single + 0 double + 0 multi
[11/20 16:33:09    26s] Total standard cell length = 13.0889 (mm), area = 0.0639 (mm^2)
[11/20 16:33:09    26s] Core basic site is core
[11/20 16:33:09    26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:33:09    26s] Apply auto density screen in pre-place stage.
[11/20 16:33:09    26s] Auto density screen increases utilization from 0.174 to 0.177
[11/20 16:33:09    26s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1788.4M
[11/20 16:33:09    26s] Average module density = 0.177.
[11/20 16:33:09    26s] Density for the design = 0.177.
[11/20 16:33:09    26s]        = stdcell_area 20776 sites (63874 um^2) / alloc_area 117261 sites (360508 um^2).
[11/20 16:33:09    26s] Pin Density = 0.08805.
[11/20 16:33:09    26s]             = total # of pins 10531 / total area 119600.
[11/20 16:33:09    26s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[11/20 16:33:09    26s] === lastAutoLevel = 8 
[11/20 16:33:09    26s] Found multi-fanin net Z80_INST/db0[7]
[11/20 16:33:09    26s] Found multi-fanin net Z80_INST/db0[6]
[11/20 16:33:09    26s] Found multi-fanin net Z80_INST/db0[5]
[11/20 16:33:09    26s] Found multi-fanin net Z80_INST/db0[4]
[11/20 16:33:09    26s] Found multi-fanin net Z80_INST/db0[3]
[11/20 16:33:09    26s] Found multi-fanin net Z80_INST/db0[2]
[11/20 16:33:09    26s] Found multi-fanin net Z80_INST/db0[1]
[11/20 16:33:09    26s] Found multi-fanin net Z80_INST/db0[0]
[11/20 16:33:09    26s] Found multi-fanin net Z80_INST/db2[6]
[11/20 16:33:09    26s] Found multi-fanin net Z80_INST/db2[5]
[11/20 16:33:09    26s] ......
[11/20 16:33:09    26s] Found 64 (out of 2559) multi-fanin nets.
[11/20 16:33:09    27s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:33:09    27s] End delay calculation. (MEM=1872.73 CPU=0:00:00.8 REAL=0:00:00.0)
[11/20 16:33:09    27s] Clock gating cells determined by native netlist tracing.
[11/20 16:33:10    27s] Iteration  1: Total net bbox = 2.379e+04 (1.18e+04 1.20e+04)
[11/20 16:33:10    27s]               Est.  stn bbox = 2.621e+04 (1.26e+04 1.36e+04)
[11/20 16:33:10    27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1952.9M
[11/20 16:33:10    27s] Iteration  2: Total net bbox = 2.379e+04 (1.18e+04 1.20e+04)
[11/20 16:33:10    27s]               Est.  stn bbox = 2.621e+04 (1.26e+04 1.36e+04)
[11/20 16:33:10    27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1952.9M
[11/20 16:33:10    27s] Iteration  3: Total net bbox = 3.220e+04 (1.66e+04 1.56e+04)
[11/20 16:33:10    27s]               Est.  stn bbox = 3.864e+04 (1.96e+04 1.90e+04)
[11/20 16:33:10    27s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1952.9M
[11/20 16:33:11    29s] Total number of setup views is 1.
[11/20 16:33:11    29s] Total number of active setup views is 1.
[11/20 16:33:11    29s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[11/20 16:33:17    35s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:33:17    36s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:33:17    36s] End delay calculation. (MEM=1991.17 CPU=0:00:00.7 REAL=0:00:00.0)
[11/20 16:33:19    39s] Iteration  4: Total net bbox = 1.715e+05 (1.05e+05 6.64e+04)
[11/20 16:33:19    39s]               Est.  stn bbox = 2.047e+05 (1.23e+05 8.15e+04)
[11/20 16:33:19    39s]               cpu = 0:00:11.6 real = 0:00:09.0 mem = 2091.3M
[11/20 16:33:19    39s] Iteration  5: Total net bbox = 1.715e+05 (1.05e+05 6.64e+04)
[11/20 16:33:19    39s]               Est.  stn bbox = 2.047e+05 (1.23e+05 8.15e+04)
[11/20 16:33:19    39s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2091.3M
[11/20 16:33:20    40s] Iteration  6: Total net bbox = 2.166e+05 (1.03e+05 1.14e+05)
[11/20 16:33:20    40s]               Est.  stn bbox = 2.601e+05 (1.23e+05 1.38e+05)
[11/20 16:33:20    40s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 2121.3M
[11/20 16:33:20    40s] 
[11/20 16:33:20    40s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[11/20 16:33:20    40s] enableMT= 3 (onDemand)
[11/20 16:33:20    40s] useHNameCompare= 3 (lazy mode)
[11/20 16:33:20    40s] doMTMainInit= 1
[11/20 16:33:20    40s] doMTFlushLazyWireDelete= 1
[11/20 16:33:20    40s] useFastLRoute= 0
[11/20 16:33:20    40s] useFastCRoute= 1
[11/20 16:33:20    40s] doMTNetInitAdjWires= 1
[11/20 16:33:20    40s] wireMPoolNoThreadCheck= 1
[11/20 16:33:20    40s] allMPoolNoThreadCheck= 1
[11/20 16:33:20    40s] doNotUseMPoolInCRoute= 1
[11/20 16:33:20    40s] doMTSprFixZeroViaCodes= 1
[11/20 16:33:20    40s] doMTDtrRoute1CleanupA= 1
[11/20 16:33:20    40s] doMTDtrRoute1CleanupB= 1
[11/20 16:33:20    40s] doMTWireLenCalc= 0
[11/20 16:33:20    40s] doSkipQALenRecalc= 1
[11/20 16:33:20    40s] doMTMainCleanup= 1
[11/20 16:33:20    40s] doMTMoveCellTermsToMSLayer= 1
[11/20 16:33:20    40s] doMTConvertWiresToNewViaCode= 1
[11/20 16:33:20    40s] doMTRemoveAntenna= 1
[11/20 16:33:20    40s] doMTCheckConnectivity= 1
[11/20 16:33:20    40s] enableRuntimeLog= 0
[11/20 16:33:20    40s] Congestion driven padding in post-place stage.
[11/20 16:33:20    40s] Congestion driven padding increases utilization from 0.531 to 0.585
[11/20 16:33:20    40s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 2127.3M
[11/20 16:33:20    41s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[11/20 16:33:20    41s] Congestion driven padding in post-place stage.
[11/20 16:33:20    41s] Congestion driven padding increases utilization from 0.585 to 0.612
[11/20 16:33:20    41s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 2127.3M
[11/20 16:33:21    43s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[11/20 16:33:21    43s] Congestion driven padding in post-place stage.
[11/20 16:33:21    43s] Congestion driven padding increases utilization from 0.612 to 0.629
[11/20 16:33:21    43s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 2127.3M
[11/20 16:33:21    43s] Iteration  7: Total net bbox = 2.708e+05 (1.17e+05 1.53e+05)
[11/20 16:33:21    43s]               Est.  stn bbox = 3.228e+05 (1.39e+05 1.84e+05)
[11/20 16:33:21    43s]               cpu = 0:00:03.4 real = 0:00:01.0 mem = 2127.3M
[11/20 16:33:21    43s] Iteration  8: Total net bbox = 2.708e+05 (1.17e+05 1.53e+05)
[11/20 16:33:21    43s]               Est.  stn bbox = 3.228e+05 (1.39e+05 1.84e+05)
[11/20 16:33:21    43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2127.3M
[11/20 16:33:22    45s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[11/20 16:33:22    45s] Congestion driven padding in post-place stage.
[11/20 16:33:22    45s] Congestion driven padding increases utilization from 0.628 to 0.661
[11/20 16:33:22    45s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 2127.3M
[11/20 16:33:22    47s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[11/20 16:33:22    47s] Congestion driven padding in post-place stage.
[11/20 16:33:22    47s] Congestion driven padding increases utilization from 0.661 to 0.680
[11/20 16:33:22    47s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 2127.3M
[11/20 16:33:23    48s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[11/20 16:33:23    48s] Congestion driven padding in post-place stage.
[11/20 16:33:23    48s] Congestion driven padding increases utilization from 0.680 to 0.696
[11/20 16:33:23    48s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 2127.3M
[11/20 16:33:23    49s] Iteration  9: Total net bbox = 2.890e+05 (1.21e+05 1.68e+05)
[11/20 16:33:23    49s]               Est.  stn bbox = 3.444e+05 (1.43e+05 2.01e+05)
[11/20 16:33:23    49s]               cpu = 0:00:05.8 real = 0:00:02.0 mem = 2127.3M
[11/20 16:33:23    49s] Iteration 10: Total net bbox = 2.890e+05 (1.21e+05 1.68e+05)
[11/20 16:33:23    49s]               Est.  stn bbox = 3.444e+05 (1.43e+05 2.01e+05)
[11/20 16:33:23    49s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2127.3M
[11/20 16:33:26    55s] Iteration 11: Total net bbox = 2.825e+05 (1.20e+05 1.62e+05)
[11/20 16:33:26    55s]               Est.  stn bbox = 3.363e+05 (1.42e+05 1.94e+05)
[11/20 16:33:26    55s]               cpu = 0:00:06.3 real = 0:00:03.0 mem = 2127.3M
[11/20 16:33:26    55s] Iteration 12: Total net bbox = 2.825e+05 (1.20e+05 1.62e+05)
[11/20 16:33:26    55s]               Est.  stn bbox = 3.363e+05 (1.42e+05 1.94e+05)
[11/20 16:33:26    55s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2127.3M
[11/20 16:33:26    55s] Iteration 13: Total net bbox = 2.825e+05 (1.20e+05 1.62e+05)
[11/20 16:33:26    55s]               Est.  stn bbox = 3.363e+05 (1.42e+05 1.94e+05)
[11/20 16:33:26    55s] Placement multithread real runtime: 0:00:17.0 with 8 threads.
[11/20 16:33:26    55s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2127.3M
[11/20 16:33:26    55s] Finished Global Placement (cpu=0:00:28.5, real=0:00:17.0, mem=2127.3M)
[11/20 16:33:26    55s] Info: 1 clock gating cells identified, 0 (on average) moved
[11/20 16:33:26    56s] z80_topzera
[11/20 16:33:26    56s] Core Placement runtime cpu: 0:00:28.0 real: 0:00:17.0
[11/20 16:33:26    56s] #spOpts: mergeVia=F 
[11/20 16:33:26    56s] Core basic site is core
[11/20 16:33:27    56s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:33:27    56s] *** Starting refinePlace (0:00:56.3 mem=1462.3M) ***
[11/20 16:33:27    56s] Total net length = 2.762e+05 (1.187e+05 1.576e+05) (ext = 0.000e+00)
[11/20 16:33:27    56s] Starting refinePlace ...
[11/20 16:33:27    56s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:33:27    56s] default core: bins with density >  0.75 =    0 % ( 0 / 156 )
[11/20 16:33:27    56s] Density distribution unevenness ratio = 31.574%
[11/20 16:33:27    56s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 16:33:27    56s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1462.3MB) @(0:00:56.3 - 0:00:56.3).
[11/20 16:33:27    56s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:33:27    56s] wireLenOptFixPriorityInst 0 inst fixed
[11/20 16:33:27    56s] tweakage running in 8 threads.
[11/20 16:33:27    56s] Placement tweakage begins.
[11/20 16:33:27    56s] wire length = 3.310e+05
[11/20 16:33:27    56s] wire length = 3.267e+05
[11/20 16:33:27    56s] Placement tweakage ends.
[11/20 16:33:27    56s] Move report: tweak moves 182 insts, mean move: 13.47 um, max move: 35.98 um
[11/20 16:33:27    56s] 	Max move on inst (Z80_INST/sw1__g13): (696.83, 578.00) --> (705.98, 551.18)
[11/20 16:33:27    56s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=1462.3MB) @(0:00:56.3 - 0:00:56.4).
[11/20 16:33:27    56s] Move report: legalization moves 2805 insts, mean move: 2.76 um, max move: 9.78 um
[11/20 16:33:27    56s] 	Max move on inst (Z80_INST/address_latch__Q_reg[15]): (809.69, 438.48) --> (809.55, 428.83)
[11/20 16:33:27    56s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1462.3MB) @(0:00:56.4 - 0:00:56.5).
[11/20 16:33:27    56s] Move report: Detail placement moves 2805 insts, mean move: 3.44 um, max move: 35.94 um
[11/20 16:33:27    56s] 	Max move on inst (Z80_INST/sw1__g13): (696.83, 578.00) --> (705.60, 550.83)
[11/20 16:33:27    56s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1462.3MB
[11/20 16:33:27    56s] Statistics of distance of Instance movement in refine placement:
[11/20 16:33:27    56s]   maximum (X+Y) =        35.94 um
[11/20 16:33:27    56s]   inst (Z80_INST/sw1__g13) with max move: (696.83, 577.997) -> (705.6, 550.83)
[11/20 16:33:27    56s]   mean    (X+Y) =         3.44 um
[11/20 16:33:27    56s] Total instances flipped for WireLenOpt: 229
[11/20 16:33:27    56s] Total instances moved : 2805
[11/20 16:33:27    56s] Summary Report:
[11/20 16:33:27    56s] Instances move: 2805 (out of 2805 movable)
[11/20 16:33:27    56s] Mean displacement: 3.44 um
[11/20 16:33:27    56s] Max displacement: 35.94 um (Instance: Z80_INST/sw1__g13) (696.83, 577.997) -> (705.6, 550.83)
[11/20 16:33:27    56s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: BTHX1
[11/20 16:33:27    56s] Total net length = 2.741e+05 (1.165e+05 1.576e+05) (ext = 0.000e+00)
[11/20 16:33:27    56s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1462.3MB
[11/20 16:33:27    56s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1462.3MB) @(0:00:56.3 - 0:00:56.5).
[11/20 16:33:27    56s] *** Finished refinePlace (0:00:56.5 mem=1462.3M) ***
[11/20 16:33:27    56s] Total net length = 2.740e+05 (1.162e+05 1.577e+05) (ext = 0.000e+00)
[11/20 16:33:27    56s] *** Finished Initial Placement (cpu=0:00:30.7, real=0:00:18.0, mem=1462.3M) ***
[11/20 16:33:27    56s] #spOpts: mergeVia=F 
[11/20 16:33:27    56s] Core basic site is core
[11/20 16:33:27    56s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:33:27    57s] default core: bins with density >  0.75 =    0 % ( 0 / 156 )
[11/20 16:33:27    57s] Density distribution unevenness ratio = 31.778%
[11/20 16:33:27    57s] Starting IO pin assignment...
[11/20 16:33:27    57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:33:27    57s] UM:                                                                   final
[11/20 16:33:27    57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:33:27    57s] UM:                                                                   global_place
[11/20 16:33:27    57s] congRepair running 8 threads
[11/20 16:33:27    57s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[11/20 16:33:27    57s] Starting congestion repair ...
[11/20 16:33:27    57s] (I)       Reading DB...
[11/20 16:33:27    57s] (I)       congestionReportName   : 
[11/20 16:33:27    57s] [NR-eagl] buildTerm2TermWires    : 1
[11/20 16:33:27    57s] [NR-eagl] doTrackAssignment      : 1
[11/20 16:33:27    57s] (I)       dumpBookshelfFiles     : 0
[11/20 16:33:27    57s] [NR-eagl] numThreads             : 1
[11/20 16:33:27    57s] [NR-eagl] honorMsvRouteConstraint: false
[11/20 16:33:27    57s] (I)       honorPin               : false
[11/20 16:33:27    57s] (I)       honorPinGuide          : true
[11/20 16:33:27    57s] (I)       honorPartition         : false
[11/20 16:33:27    57s] (I)       allowPartitionCrossover: false
[11/20 16:33:27    57s] (I)       honorSingleEntry       : true
[11/20 16:33:27    57s] (I)       honorSingleEntryStrong : true
[11/20 16:33:27    57s] (I)       handleViaSpacingRule   : false
[11/20 16:33:27    57s] (I)       PDConstraint           : none
[11/20 16:33:27    57s] [NR-eagl] honorClockSpecNDR      : 0
[11/20 16:33:27    57s] (I)       routingEffortLevel     : 3
[11/20 16:33:27    57s] [NR-eagl] minRouteLayer          : 2
[11/20 16:33:27    57s] [NR-eagl] maxRouteLayer          : 2147483647
[11/20 16:33:27    57s] (I)       numRowsPerGCell        : 1
[11/20 16:33:27    57s] (I)       speedUpLargeDesign     : 0
[11/20 16:33:27    57s] (I)       speedUpBlkViolationClean: 0
[11/20 16:33:27    57s] (I)       autoGCellMerging       : 1
[11/20 16:33:27    57s] (I)       multiThreadingTA       : 0
[11/20 16:33:27    57s] (I)       punchThroughDistance   : -1
[11/20 16:33:27    57s] (I)       blockedPinEscape       : 0
[11/20 16:33:27    57s] (I)       blkAwareLayerSwitching : 0
[11/20 16:33:27    57s] (I)       betterClockWireModeling: 0
[11/20 16:33:27    57s] (I)       scenicBound            : 1.15
[11/20 16:33:27    57s] (I)       maxScenicToAvoidBlk    : 100.00
[11/20 16:33:27    57s] (I)       source-to-sink ratio   : 0.00
[11/20 16:33:27    57s] (I)       targetCongestionRatio  : 1.00
[11/20 16:33:27    57s] (I)       layerCongestionRatio   : 0.70
[11/20 16:33:27    57s] (I)       m1CongestionRatio      : 0.10
[11/20 16:33:27    57s] (I)       m2m3CongestionRatio    : 0.70
[11/20 16:33:27    57s] (I)       pinAccessEffort        : 0.10
[11/20 16:33:27    57s] (I)       localRouteEffort       : 1.00
[11/20 16:33:27    57s] (I)       numSitesBlockedByOneVia: 8.00
[11/20 16:33:27    57s] (I)       supplyScaleFactorH     : 1.00
[11/20 16:33:27    57s] (I)       supplyScaleFactorV     : 1.00
[11/20 16:33:27    57s] (I)       highlight3DOverflowFactor: 0.00
[11/20 16:33:27    57s] (I)       skipTrackCommand             : 
[11/20 16:33:27    57s] (I)       readTROption           : true
[11/20 16:33:27    57s] (I)       extraSpacingBothSide   : false
[11/20 16:33:27    57s] [NR-eagl] numTracksPerClockWire  : 0
[11/20 16:33:27    57s] (I)       routeSelectedNetsOnly  : false
[11/20 16:33:27    57s] (I)       before initializing RouteDB syMemory usage = 1462.3 MB
[11/20 16:33:27    57s] (I)       starting read tracks
[11/20 16:33:27    57s] (I)       build grid graph
[11/20 16:33:27    57s] (I)       build grid graph start
[11/20 16:33:27    57s] (I)       [11/20 16:33:27    57s] [NR-eagl] Layer1 has no routable track
[11/20 16:33:27    57s] [NR-eagl] Layer2 has single uniform track structure
[11/20 16:33:27    57s] [NR-eagl] Layer3 has single uniform track structure
[11/20 16:33:27    57s] [NR-eagl] Layer4 has single uniform track structure
[11/20 16:33:27    57s] [NR-eagl] Layer5 has single uniform track structure
[11/20 16:33:27    57s] [NR-eagl] Layer6 has single uniform track structure
[11/20 16:33:27    57s] (I)       Layer1   numNetMinLayer=2495
[11/20 16:33:27    57s] (I)       Layer2   numNetMinLayer=0
[11/20 16:33:27    57s] (I)       Layer3   numNetMinLayer=0
[11/20 16:33:27    57s] (I)       Layer4   numNetMinLayer=0
[11/20 16:33:27    57s] (I)       Layer5   numNetMinLayer=0
[11/20 16:33:27    57s] (I)       Layer6   numNetMinLayer=0
[11/20 16:33:27    57s] [NR-eagl] numViaLayers=5
[11/20 16:33:27    57s] (I)       end build via table
[11/20 16:33:27    57s] [NR-eagl] numRoutingBlks=0 numInstBlks=4934 numPGBlocks=13052 numBumpBlks=0 numBoundaryFakeBlks=0
[11/20 16:33:27    57s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[11/20 16:33:27    57s] (I)       num ignored nets =18
[11/20 16:33:27    57s] (I)       readDataFromPlaceDB
[11/20 16:33:27    57s] (I)       Read net information..
[11/20 16:33:27    57s] [NR-eagl] Read numTotalNets=2495  numIgnoredNets=0
[11/20 16:33:27    57s] (I)       Read testcase time = 0.000 seconds
[11/20 16:33:27    57s] 
[11/20 16:33:27    57s] (I)       totalGlobalPin=10436, totalPins=10455
[11/20 16:33:27    57s] (I)       Model blockage into capacity
[11/20 16:33:27    57s] (I)       Read numBlocks=20119  numPreroutedWires=0  numCapScreens=0
[11/20 16:33:27    57s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/20 16:33:27    57s] (I)       blocked area on Layer2 : 1078741590500  (82.48%)
[11/20 16:33:27    57s] (I)       blocked area on Layer3 : 1108357456900  (84.75%)
[11/20 16:33:27    57s] (I)       blocked area on Layer4 : 1091443908500  (83.45%)
[11/20 16:33:27    57s] (I)       blocked area on Layer5 : 1122344596500  (85.82%)
[11/20 16:33:27    57s] (I)       blocked area on Layer6 : 1115660283700  (85.31%)
[11/20 16:33:27    57s] (I)       Modeling time = 0.020 seconds
[11/20 16:33:27    57s] 
[11/20 16:33:27    57s] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[11/20 16:33:27    57s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1462.3 MB
[11/20 16:33:27    57s] (I)       Layer1  viaCost=200.00
[11/20 16:33:27    57s] (I)       Layer2  viaCost=100.00
[11/20 16:33:27    57s] (I)       Layer3  viaCost=100.00
[11/20 16:33:27    57s] (I)       Layer4  viaCost=100.00
[11/20 16:33:27    57s] (I)       Layer5  viaCost=200.00
[11/20 16:33:27    57s] (I)       ---------------------Grid Graph Info--------------------
[11/20 16:33:27    57s] (I)       routing area        :  (0, 0) - (1114000, 1174000)
[11/20 16:33:27    57s] (I)       core area           :  (267120, 267790) - (846920, 902190)
[11/20 16:33:27    57s] (I)       Site Width          :   630  (dbu)
[11/20 16:33:27    57s] (I)       Row Height          :  4880  (dbu)
[11/20 16:33:27    57s] (I)       GCell Width         :  4880  (dbu)
[11/20 16:33:27    57s] (I)       GCell Height        :  4880  (dbu)
[11/20 16:33:27    57s] (I)       grid                :   228   240     6
[11/20 16:33:27    57s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[11/20 16:33:27    57s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[11/20 16:33:27    57s] (I)       Default wire width  :   230   280   280   280   280   440
[11/20 16:33:27    57s] (I)       Default wire space  :   230   280   280   280   280   460
[11/20 16:33:27    57s] (I)       Default pitch size  :   460   630   610   630   610  1260
[11/20 16:33:27    57s] (I)       First Track Coord   :     0   315   610   315   610  1575
[11/20 16:33:27    57s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[11/20 16:33:27    57s] (I)       Total num of tracks :     0  1768  1924  1768  1924   883
[11/20 16:33:27    57s] (I)       Num of masks        :     1     1     1     1     1     1
[11/20 16:33:27    57s] (I)       --------------------------------------------------------
[11/20 16:33:27    57s] 
[11/20 16:33:27    57s] (I)       After initializing earlyGlobalRoute syMemory usage = 1464.5 MB
[11/20 16:33:27    57s] (I)       Loading and dumping file time : 0.07 seconds
[11/20 16:33:27    57s] (I)       ============= Initialization =============
[11/20 16:33:27    57s] [NR-eagl] EstWL : 64434
[11/20 16:33:27    57s] 
[11/20 16:33:27    57s] (I)       total 2D Cap : 539882 = (236406 H, 303476 V)
[11/20 16:33:27    57s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7979
[11/20 16:33:27    57s] (I)       ============  Phase 1a Route ============
[11/20 16:33:27    57s] (I)       Phase 1a runs 0.01 seconds
[11/20 16:33:27    57s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=8
[11/20 16:33:27    57s] [NR-eagl] Usage: 64434 = (28633 H, 35801 V) = (12.11% H, 15.14% V) = (1.397e+05um H, 1.747e+05um V)
[11/20 16:33:27    57s] [NR-eagl] 
[11/20 16:33:27    57s] (I)       ============  Phase 1b Route ============
[11/20 16:33:27    57s] (I)       Phase 1b runs 0.01 seconds
[11/20 16:33:27    57s] [NR-eagl] Usage: 64434 = (28633 H, 35801 V) = (12.11% H, 15.14% V) = (1.397e+05um H, 1.747e+05um V)
[11/20 16:33:27    57s] [NR-eagl] 
[11/20 16:33:27    57s] (I)       ============  Phase 1c Route ============
[11/20 16:33:27    57s] (I)       Level2 Grid: 46 x 48
[11/20 16:33:27    57s] (I)       Phase 1c runs 0.00 seconds
[11/20 16:33:27    57s] [NR-eagl] Usage: 64434 = (28633 H, 35801 V) = (12.11% H, 15.14% V) = (1.397e+05um H, 1.747e+05um V)
[11/20 16:33:27    57s] [NR-eagl] 
[11/20 16:33:27    57s] (I)       ============  Phase 1d Route ============
[11/20 16:33:27    57s] (I)       Phase 1d runs 0.00 seconds
[11/20 16:33:27    57s] [NR-eagl] Usage: 64434 = (28633 H, 35801 V) = (12.11% H, 15.14% V) = (1.397e+05um H, 1.747e+05um V)
[11/20 16:33:27    57s] [NR-eagl] 
[11/20 16:33:27    57s] (I)       ============  Phase 1e Route ============
[11/20 16:33:27    57s] (I)       Phase 1e runs 0.00 seconds
[11/20 16:33:27    57s] [NR-eagl] Usage: 64434 = (28633 H, 35801 V) = (12.11% H, 15.14% V) = (1.397e+05um H, 1.747e+05um V)
[11/20 16:33:27    57s] [NR-eagl] 
[11/20 16:33:27    57s] [NR-eagl] earlyGlobalRoute overflow: 0.07% H + 0.01% V
[11/20 16:33:27    57s] 
[11/20 16:33:27    57s] (I)       ============  Phase 1l Route ============
[11/20 16:33:27    57s] (I)       dpBasedLA: time=0.02  totalOF=172611  totalVia=21924  totalWL=64434  total(Via+WL)=86358 
[11/20 16:33:27    57s] (I)       Total Global Routing Runtime: 0.07 seconds
[11/20 16:33:27    57s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[11/20 16:33:27    57s] [NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
[11/20 16:33:27    57s] 
[11/20 16:33:27    57s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[11/20 16:33:27    57s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = [11/20 16:33:27    57s] 
[11/20 16:33:27    57s] ** np local hotspot detection info verbose **
0.00 (area is in unit of 4 std-cell row bins)
[11/20 16:33:27    57s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[11/20 16:33:27    57s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[11/20 16:33:27    57s] 
[11/20 16:33:27    57s] describeCongestion: hCong = 0.00 vCong = 0.00
[11/20 16:33:27    57s] Skipped repairing congestion.
[11/20 16:33:27    57s] (I)       ============= track Assignment ============
[11/20 16:33:27    57s] (I)       extract Global 3D Wires
[11/20 16:33:27    57s] (I)       Extract Global WL : time=0.00
[11/20 16:33:27    57s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[11/20 16:33:27    57s] (I)       track assignment initialization runtime=10415 millisecond
[11/20 16:33:27    57s] (I)       #threads=1 for track assignment
[11/20 16:33:27    57s] (I)       track assignment kernel runtime=46180 millisecond
[11/20 16:33:27    57s] (I)       End Greedy Track Assignment
[11/20 16:33:27    57s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 10455
[11/20 16:33:27    57s] [NR-eagl] Layer2(MET2)(V) length: 1.160767e+05um, number of vias: 16100
[11/20 16:33:27    57s] [NR-eagl] Layer3(MET3)(H) length: 1.291232e+05um, number of vias: 1383
[11/20 16:33:27    57s] [NR-eagl] Layer4(MET4)(V) length: 5.717619e+04um, number of vias: 231
[11/20 16:33:27    57s] [NR-eagl] Layer5(MET5)(H) length: 1.268934e+04um, number of vias: 38
[11/20 16:33:27    57s] [NR-eagl] Layer6(METTP)(V) length: 3.372689e+03um, number of vias: 0
[11/20 16:33:27    57s] [NR-eagl] Total length: 3.184381e+05um, number of vias: 28207
[11/20 16:33:27    57s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[11/20 16:33:27    57s] **WARN: (IMPSP-9100):	Scan chains exist in this design but -ignoreScan is set to false. Placement and timing QoR can be severely impacted in this case!
[11/20 16:33:27    57s] It is highly recommend to keep -ignoreScan option as its default value 'true' with scan chains definition.
[11/20 16:33:27    57s] ***** Total cpu  0:0:33
[11/20 16:33:27    57s] ***** Total real time  0:0:19
[11/20 16:33:27    57s] **place_design ... cpu = 0: 0:33, real = 0: 0:19, mem = 1464.5M **
[11/20 16:33:27    57s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/20 16:33:27    57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:33:27    57s] UM:                                                                   final
[11/20 16:33:28    57s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:33:28    57s] UM:         32.91             24                                      place_design
[11/20 16:33:28    57s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/20 16:33:28    57s] Core basic site is core
[11/20 16:33:28    57s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:33:28    57s] #spOpts: mergeVia=F 
[11/20 16:33:28    57s] Info: 8 threads available for lower-level modules during optimization.
[11/20 16:33:28    57s] GigaOpt running with 8 threads.
[11/20 16:33:28    57s] Summary for sequential cells idenfication: 
[11/20 16:33:28    57s] Identified SBFF number: 128
[11/20 16:33:28    57s] Identified MBFF number: 0
[11/20 16:33:28    57s] Not identified SBFF number: 0
[11/20 16:33:28    57s] Not identified MBFF number: 0
[11/20 16:33:28    57s] Number of sequential cells which are not FFs: 106
[11/20 16:33:28    57s] 
[11/20 16:33:28    58s] Updating RC grid for preRoute extraction ...
[11/20 16:33:28    58s] Initializing multi-corner resistance tables ...
[11/20 16:33:30    60s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1470.6M, totSessionCpu=0:01:00 **
[11/20 16:33:30    60s] Added -handlePreroute to trialRouteMode
[11/20 16:33:30    60s] *** opt_design -pre_cts ***
[11/20 16:33:30    60s] DRC Margin: user margin 0.0; extra margin 0.2
[11/20 16:33:30    60s] Setup Target Slack: user slack 0; extra slack 0.1
[11/20 16:33:30    60s] Hold Target Slack: user slack 0
[11/20 16:33:30    60s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/20 16:33:30    60s] 'set_default_switching_activity' finished successfully.
[11/20 16:33:30    60s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[11/20 16:33:31    60s] Summary for sequential cells idenfication: 
[11/20 16:33:31    60s] Identified SBFF number: 128
[11/20 16:33:31    60s] Identified MBFF number: 0
[11/20 16:33:31    60s] Not identified SBFF number: 0
[11/20 16:33:31    60s] Not identified MBFF number: 0
[11/20 16:33:31    60s] Number of sequential cells which are not FFs: 106
[11/20 16:33:31    60s] 
[11/20 16:33:31    60s] Start to check current routing status for nets...
[11/20 16:33:31    60s] Using hname+ instead name for net compare
[11/20 16:33:31    60s] Activating lazyNetListOrdering
[11/20 16:33:31    60s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[11/20 16:33:31    60s] All nets are already routed correctly.
[11/20 16:33:31    60s] End to check current routing status for nets (mem=1472.6M)
[11/20 16:33:31    60s] Extraction called for design 'z80_topzera' of instances=2851 and nets=2539 using extraction engine 'preRoute' .
[11/20 16:33:31    60s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/20 16:33:31    60s] Type 'man IMPEXT-3530' for more detail.
[11/20 16:33:31    60s] PreRoute RC Extraction called for design z80_topzera.
[11/20 16:33:31    60s] RC Extraction called in multi-corner(1) mode.
[11/20 16:33:31    60s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/20 16:33:31    60s] Type 'man IMPEXT-6197' for more detail.
[11/20 16:33:31    60s] RCMode: PreRoute
[11/20 16:33:31    60s]       RC Corner Indexes            0   
[11/20 16:33:31    60s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:33:31    60s] Resistance Scaling Factor    : 1.00000 
[11/20 16:33:31    60s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:33:31    60s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:33:31    60s] Shrink Factor                : 1.00000
[11/20 16:33:31    60s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:33:31    60s] Updating RC grid for preRoute extraction ...
[11/20 16:33:31    60s] Initializing multi-corner resistance tables ...
[11/20 16:33:31    60s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1472.551M)
[11/20 16:33:31    60s] #################################################################################
[11/20 16:33:31    60s] # Design Stage: PreRoute
[11/20 16:33:31    60s] # Design Name: z80_topzera
[11/20 16:33:31    60s] # Design Mode: 90nm
[11/20 16:33:31    60s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:33:31    60s] # Parasitics Mode: No SPEF/RCDB
[11/20 16:33:31    60s] # Signoff Settings: SI Off 
[11/20 16:33:31    60s] #################################################################################
[11/20 16:33:31    61s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:33:31    61s] Calculate delays in Single mode...
[11/20 16:33:31    61s] Topological Sorting (CPU = 0:00:00.0, MEM = 1637.3M, InitMEM = 1637.3M)
[11/20 16:33:31    62s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:33:31    62s] End delay calculation. (MEM=2065.13 CPU=0:00:01.6 REAL=0:00:00.0)
[11/20 16:33:31    62s] *** CDM Built up (cpu=0:00:02.0  real=0:00:00.0  mem= 2065.1M) ***
[11/20 16:33:31    63s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:00.0 totSessionCpu=0:01:03 mem=2065.1M)
[11/20 16:33:32    63s] 
[11/20 16:33:32    63s] ------------------------------------------------------------
[11/20 16:33:32    63s]              Initial Summary                             
[11/20 16:33:32    63s] ------------------------------------------------------------
[11/20 16:33:32    63s] 
[11/20 16:33:32    63s] Setup views included:
[11/20 16:33:32    63s]  default_emulate_view 
[11/20 16:33:32    63s] 
[11/20 16:33:32    63s] +--------------------+---------+
[11/20 16:33:32    63s] |     Setup mode     |   all   |
[11/20 16:33:32    63s] +--------------------+---------+
[11/20 16:33:32    63s] |           WNS (ns):| -0.711  |
[11/20 16:33:32    63s] |           TNS (ns):| -5.857  |
[11/20 16:33:32    63s] |    Violating Paths:|   13    |
[11/20 16:33:32    63s] |          All Paths:|  1056   |
[11/20 16:33:32    63s] +--------------------+---------+
[11/20 16:33:32    63s] 
[11/20 16:33:32    63s] +----------------+-------------------------------+------------------+
[11/20 16:33:32    63s] |                |              Real             |       Total      |
[11/20 16:33:32    63s] |    DRVs        +------------------+------------+------------------|
[11/20 16:33:32    63s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:33:32    63s] +----------------+------------------+------------+------------------+
[11/20 16:33:32    63s] |   max_cap      |     15 (15)      |   -0.479   |     23 (23)      |
[11/20 16:33:32    63s] |   max_tran     |     15 (140)     |   -6.019   |     15 (140)     |
[11/20 16:33:32    63s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:33:32    63s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:33:32    63s] +----------------+------------------+------------+------------------+
[11/20 16:33:32    63s] 
[11/20 16:33:32    63s] Density: 17.371%
[11/20 16:33:32    63s] ------------------------------------------------------------
[11/20 16:33:32    63s] **opt_design ... cpu = 0:00:03, real = 0:00:02, mem = 1638.3M, totSessionCpu=0:01:03 **
[11/20 16:33:32    63s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/20 16:33:32    63s] PhyDesignGrid: maxLocalDensity 0.98
[11/20 16:33:32    63s] #spOpts: mergeVia=F 
[11/20 16:33:32    63s] PhyDesignGrid: maxLocalDensity 0.98
[11/20 16:33:32    63s] #spOpts: mergeVia=F 
[11/20 16:33:32    63s] *** Starting optimizing excluded clock nets MEM= 1658.3M) ***
[11/20 16:33:32    63s] *info: No excluded clock nets to be optimized.
[11/20 16:33:32    63s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1658.3M) ***
[11/20 16:33:32    63s] Summary for sequential cells idenfication: 
[11/20 16:33:32    63s] Identified SBFF number: 128
[11/20 16:33:32    63s] Identified MBFF number: 0
[11/20 16:33:32    63s] Not identified SBFF number: 0
[11/20 16:33:32    63s] Not identified MBFF number: 0
[11/20 16:33:32    63s] Number of sequential cells which are not FFs: 106
[11/20 16:33:32    63s] 
[11/20 16:33:32    63s] The useful skew maximum allowed delay is: 0.3
[11/20 16:33:32    63s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:33:32    63s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:33:32    63s] Info: 38 io nets excluded
[11/20 16:33:32    63s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:33:32    63s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:33:34    66s] PhyDesignGrid: maxLocalDensity 0.98
[11/20 16:33:34    66s] *info: There are 10 candidate Buffer cells
[11/20 16:33:34    66s] *info: There are 10 candidate Inverter cells
[11/20 16:33:37    68s] 
[11/20 16:33:37    68s] Netlist preparation processing... 
[11/20 16:33:37    68s] Removed 6 instances
[11/20 16:33:37    68s] **WARN: (IMPOPT-7098):	WARNING: w_nMREQ is an undriven net with 1 fanouts.
[11/20 16:33:37    68s] **WARN: (IMPOPT-7098):	WARNING: w_BUSRQ is an undriven net with 1 fanouts.
[11/20 16:33:37    68s] *info: Marking 0 isolation instances dont touch
[11/20 16:33:37    68s] *info: Marking 0 level shifter instances dont touch
[11/20 16:33:37    69s] **opt_design ... cpu = 0:00:09, real = 0:00:07, mem = 1752.0M, totSessionCpu=0:01:09 **
[11/20 16:33:37    69s] Begin: GigaOpt high fanout net optimization
[11/20 16:33:37    69s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:33:37    69s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:33:37    69s] Info: 38 io nets excluded
[11/20 16:33:37    69s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:33:37    69s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:33:37    69s] PhyDesignGrid: maxLocalDensity 0.98
[11/20 16:33:37    69s] #spOpts: mergeVia=F 
[11/20 16:33:40    72s] DEBUG: @coeDRVCandCache::init.
[11/20 16:33:40    72s] +----------+---------+--------+--------+------------+--------+
[11/20 16:33:40    72s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/20 16:33:40    72s] +----------+---------+--------+--------+------------+--------+
[11/20 16:33:40    72s] |    17.31%|        -|  -0.711|  -5.858|   0:00:00.0| 2479.8M|
[11/20 16:33:40    72s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/20 16:33:40    72s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/20 16:33:40    72s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:33:40    72s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/20 16:33:40    72s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/20 16:33:40    72s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:33:40    72s] |    17.31%|        -|  -0.711|  -5.858|   0:00:00.0| 2491.8M|
[11/20 16:33:40    72s] +----------+---------+--------+--------+------------+--------+
[11/20 16:33:40    72s] 
[11/20 16:33:40    72s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2491.8M) ***
[11/20 16:33:40    72s] DEBUG: @coeDRVCandCache::cleanup.
[11/20 16:33:40    72s] End: GigaOpt high fanout net optimization
[11/20 16:33:40    72s] Begin: GigaOpt DRV Optimization
[11/20 16:33:40    72s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[11/20 16:33:40    72s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[11/20 16:33:40    72s] Begin: Processing multi-driver nets
[11/20 16:33:40    72s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:33:40    72s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:33:40    72s] Info: 38 io nets excluded
[11/20 16:33:40    72s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:33:40    72s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:33:40    72s] PhyDesignGrid: maxLocalDensity 3.00
[11/20 16:33:40    72s] #spOpts: mergeVia=F 
[11/20 16:33:41    73s] *** Starting multi-driver net buffering ***
[11/20 16:33:41    73s] #spOpts: mergeVia=F 
[11/20 16:33:42    73s] #spOpts: mergeVia=F 
[11/20 16:33:42    73s] *summary: 64 non-ignored multi-driver nets.
[11/20 16:33:42    73s] *       : 64 unbuffered.
[11/20 16:33:42    73s] *       : 64 bufferable.
[11/20 16:33:42    73s] *       : 0 targeted for timing fix; 0 buffered.
[11/20 16:33:42    73s] *       : 3 targeted for DRV fix; 3 buffered.
[11/20 16:33:42    73s] *       : buffered 3 multi-driver nets total:
[11/20 16:33:42    73s] *       : used 3 buffers of type 'BUX1'.
[11/20 16:33:42    73s] *** Finished buffering multi-driver nets (CPU=0:00:00.3, MEM=2489.0M) ***
[11/20 16:33:42    73s] 
[11/20 16:33:42    73s] *** Finish Multi Driver Net Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=3154.3M) ***
[11/20 16:33:42    73s] 
[11/20 16:33:42    73s] End: Processing multi-driver nets
[11/20 16:33:42    73s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:33:42    73s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:33:42    73s] Info: 38 io nets excluded
[11/20 16:33:42    73s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:33:42    73s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:33:42    73s] PhyDesignGrid: maxLocalDensity 3.00
[11/20 16:33:42    73s] #spOpts: mergeVia=F 
[11/20 16:33:43    74s] DEBUG: @coeDRVCandCache::init.
[11/20 16:33:43    74s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:33:43    74s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/20 16:33:43    74s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:33:43    74s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/20 16:33:43    74s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:33:43    74s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/20 16:33:43    74s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/20 16:33:43    74s] Info: violation cost 418.068512 (cap = 11.586342, tran = 406.482178, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:33:43    74s] |    19   |   175   |    29   |     29  |     0   |     0   |     0   |     0   | -0.71 |          0|          0|          0|  17.32  |            |           |
[11/20 16:33:43    75s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/20 16:33:43    75s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/20 16:33:43    75s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:33:43    75s] |     0   |     0   |     8   |      8  |     0   |     0   |     0   |     0   | 0.39 |          1|          0|         21|  17.34  |   0:00:00.0|    2957.9M|
[11/20 16:33:43    75s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:33:43    75s] 
[11/20 16:33:43    75s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=2957.9M) ***
[11/20 16:33:43    75s] 
[11/20 16:33:43    75s] DEBUG: @coeDRVCandCache::cleanup.
[11/20 16:33:43    75s] End: GigaOpt DRV Optimization
[11/20 16:33:43    75s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/20 16:33:43    75s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/20 16:33:43    75s] **opt_design ... cpu = 0:00:15, real = 0:00:13, mem = 1784.0M, totSessionCpu=0:01:15 **
[11/20 16:33:43    75s] Begin: GigaOpt Global Optimization
[11/20 16:33:43    75s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:33:43    75s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:33:43    75s] Info: 38 io nets excluded
[11/20 16:33:43    75s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:33:43    75s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:33:43    75s] PhyDesignGrid: maxLocalDensity 1.20
[11/20 16:33:43    75s] #spOpts: mergeVia=F 
[11/20 16:33:48    80s] *info: 38 io nets excluded
[11/20 16:33:48    80s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:33:48    80s] *info: 2 clock nets excluded
[11/20 16:33:48    80s] *info: 2 special nets excluded.
[11/20 16:33:48    80s] *info: 1 ideal net excluded from IPO operation.
[11/20 16:33:48    80s] *info: 24 external nets with a tri-state driver excluded.
[11/20 16:33:48    80s] *info: 72 multi-driver nets excluded.
[11/20 16:33:48    80s] *info: 48 no-driver nets excluded.
[11/20 16:33:50    82s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/20 16:33:50    82s] +--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/20 16:33:50    82s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[11/20 16:33:50    82s] +--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/20 16:33:50    82s] |   0.000|   0.000|    17.34%|   0:00:00.0| 2559.9M|default_emulate_view|       NA| NA                                                 |
[11/20 16:33:50    82s] +--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/20 16:33:50    82s] 
[11/20 16:33:50    82s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2559.9M) ***
[11/20 16:33:50    82s] 
[11/20 16:33:50    82s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2559.9M) ***
[11/20 16:33:50    82s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/20 16:33:50    82s] End: GigaOpt Global Optimization
[11/20 16:33:50    82s] **opt_design ... cpu = 0:00:22, real = 0:00:20, mem = 1810.0M, totSessionCpu=0:01:22 **
[11/20 16:33:50    82s] 
[11/20 16:33:50    82s] Active setup views:
[11/20 16:33:50    82s]  default_emulate_view
[11/20 16:33:50    82s]   Dominating endpoints: 0
[11/20 16:33:50    82s]   Dominating TNS: -0.000
[11/20 16:33:50    82s] 
[11/20 16:33:50    82s] *** Timing Is met
[11/20 16:33:50    82s] *** Check timing (0:00:00.0)
[11/20 16:33:50    82s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:33:50    82s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:33:50    82s] Info: 38 io nets excluded
[11/20 16:33:50    82s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:33:50    82s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:33:50    82s] **opt_design ... cpu = 0:00:22, real = 0:00:20, mem = 1808.0M, totSessionCpu=0:01:22 **
[11/20 16:33:50    82s] **INFO: Flow update: Design is easy to close.
[11/20 16:33:50    82s] setup target slack: 0.1
[11/20 16:33:50    82s] extra slack: 0.1
[11/20 16:33:50    82s] std delay: 0.0364
[11/20 16:33:50    82s] real setup target slack: 0.0364
[11/20 16:33:50    82s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[11/20 16:33:50    82s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[11/20 16:33:50    82s] [NR-eagl] Started earlyGlobalRoute kernel
[11/20 16:33:50    82s] [NR-eagl] Initial Peak syMemory usage = 1808.0 MB
[11/20 16:33:50    82s] (I)       Reading DB...
[11/20 16:33:50    82s] (I)       congestionReportName   : 
[11/20 16:33:50    82s] [NR-eagl] buildTerm2TermWires    : 0
[11/20 16:33:50    82s] [NR-eagl] doTrackAssignment      : 1
[11/20 16:33:50    82s] (I)       dumpBookshelfFiles     : 0
[11/20 16:33:50    82s] [NR-eagl] numThreads             : 1
[11/20 16:33:50    82s] [NR-eagl] honorMsvRouteConstraint: false
[11/20 16:33:50    82s] (I)       honorPin               : false
[11/20 16:33:50    82s] (I)       honorPinGuide          : true
[11/20 16:33:50    82s] (I)       honorPartition         : false
[11/20 16:33:50    82s] (I)       allowPartitionCrossover: false
[11/20 16:33:50    82s] (I)       honorSingleEntry       : true
[11/20 16:33:50    82s] (I)       honorSingleEntryStrong : true
[11/20 16:33:50    82s] (I)       handleViaSpacingRule   : false
[11/20 16:33:50    82s] (I)       PDConstraint           : none
[11/20 16:33:50    82s] [NR-eagl] honorClockSpecNDR      : 0
[11/20 16:33:50    82s] (I)       routingEffortLevel     : 3
[11/20 16:33:50    82s] [NR-eagl] minRouteLayer          : 2
[11/20 16:33:50    82s] [NR-eagl] maxRouteLayer          : 2147483647
[11/20 16:33:50    82s] (I)       numRowsPerGCell        : 1
[11/20 16:33:50    82s] (I)       speedUpLargeDesign     : 0
[11/20 16:33:50    82s] (I)       speedUpBlkViolationClean: 0
[11/20 16:33:50    82s] (I)       autoGCellMerging       : 1
[11/20 16:33:50    82s] (I)       multiThreadingTA       : 0
[11/20 16:33:50    82s] (I)       punchThroughDistance   : -1
[11/20 16:33:50    82s] (I)       blockedPinEscape       : 0
[11/20 16:33:50    82s] (I)       blkAwareLayerSwitching : 0
[11/20 16:33:50    82s] (I)       betterClockWireModeling: 0
[11/20 16:33:50    82s] (I)       scenicBound            : 1.15
[11/20 16:33:50    82s] (I)       maxScenicToAvoidBlk    : 100.00
[11/20 16:33:50    82s] (I)       source-to-sink ratio   : 0.00
[11/20 16:33:50    82s] (I)       targetCongestionRatio  : 1.00
[11/20 16:33:50    82s] (I)       layerCongestionRatio   : 0.70
[11/20 16:33:50    82s] (I)       m1CongestionRatio      : 0.10
[11/20 16:33:50    82s] (I)       m2m3CongestionRatio    : 0.70
[11/20 16:33:50    82s] (I)       pinAccessEffort        : 0.10
[11/20 16:33:50    82s] (I)       localRouteEffort       : 1.00
[11/20 16:33:50    82s] (I)       numSitesBlockedByOneVia: 8.00
[11/20 16:33:50    82s] (I)       supplyScaleFactorH     : 1.00
[11/20 16:33:50    82s] (I)       supplyScaleFactorV     : 1.00
[11/20 16:33:50    82s] (I)       highlight3DOverflowFactor: 0.00
[11/20 16:33:50    82s] (I)       skipTrackCommand             : 
[11/20 16:33:50    82s] (I)       readTROption           : true
[11/20 16:33:50    82s] (I)       extraSpacingBothSide   : false
[11/20 16:33:50    82s] [NR-eagl] numTracksPerClockWire  : 0
[11/20 16:33:50    82s] (I)       routeSelectedNetsOnly  : false
[11/20 16:33:50    82s] (I)       before initializing RouteDB syMemory usage = 1808.0 MB
[11/20 16:33:50    82s] (I)       starting read tracks
[11/20 16:33:50    82s] (I)       build grid graph
[11/20 16:33:50    82s] (I)       build grid graph start
[11/20 16:33:50    82s] [NR-eagl] Layer1 has no routable track
[11/20 16:33:50    82s] [NR-eagl] L[11/20 16:33:50    82s] (I)       ayer2 has single uniform track structure
[11/20 16:33:50    82s] [NR-eagl] Layer3 has single uniform track structure
[11/20 16:33:50    82s] [NR-eagl] Layer4 has single uniform track structure
[11/20 16:33:50    82s] [NR-eagl] Layer5 has single uniform track structure
[11/20 16:33:50    82s] [NR-eagl] Layer6 has single uniform track structure
build grid graph end
[11/20 16:33:50    82s] (I)       Layer1   numNetMinLayer=2494
[11/20 16:33:50    82s] (I)       Layer2   numNetMinLayer=0
[11/20 16:33:50    82s] (I)       Layer3   numNetMinLayer=0
[11/20 16:33:50    82s] (I)       Layer4   numNetMinLayer=0
[11/20 16:33:50    82s] (I)       Layer5   numNetMinLayer=0
[11/20 16:33:50    82s] (I)       Layer6   numNetMinLayer=0
[11/20 16:33:50    82s] [NR-eagl] numViaLayers=5
[11/20 16:33:50    82s] (I)       end build via table
[11/20 16:33:50    82s] [NR-eagl] numRoutingBlks=0 numInstBlks=4934 numPGBlocks=13052 numBumpBlks=0 numBoundaryFakeBlks=0
[11/20 16:33:50    82s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[11/20 16:33:50    82s] (I)       num ignored nets =38
[11/20 16:33:50    82s] (I)       readDataFromPlaceDB
[11/20 16:33:50    82s] (I)       Read net information..
[11/20 16:33:50    82s] [NR-eagl] Read numTotalNets=2494  numIgnoredNets=0
[11/20 16:33:50    82s] (I)       Read testcase time = 0.010 seconds
[11/20 16:33:50    82s] 
[11/20 16:33:50    82s] (I)       totalGlobalPin=10416, totalPins=10437
[11/20 16:33:50    82s] (I)       Model blockage into capacity
[11/20 16:33:50    82s] (I)       Read numBlocks=20119  numPreroutedWires=0  numCapScreens=0
[11/20 16:33:50    82s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/20 16:33:50    82s] (I)       blocked area on Layer2 : 1078741590500  (82.48%)
[11/20 16:33:50    82s] (I)       blocked area on Layer3 : 1108357456900  (84.75%)
[11/20 16:33:50    82s] (I)       blocked area on Layer4 : 1091443908500  (83.45%)
[11/20 16:33:50    82s] (I)       blocked area on Layer5 : 1122344596500  (85.82%)
[11/20 16:33:50    82s] (I)       blocked area on Layer6 : 1115660283700  (85.31%)
[11/20 16:33:50    82s] (I)       Modeling time = 0.030 seconds
[11/20 16:33:50    82s] 
[11/20 16:33:50    82s] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[11/20 16:33:50    82s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1808.0 MB
[11/20 16:33:50    82s] (I)       Layer1  viaCost=200.00
[11/20 16:33:50    82s] (I)       Layer2  viaCost=100.00
[11/20 16:33:50    82s] (I)       Layer3  viaCost=100.00
[11/20 16:33:50    82s] (I)       Layer4  viaCost=100.00
[11/20 16:33:50    82s] (I)       Layer5  viaCost=200.00
[11/20 16:33:50    82s] (I)       ---------------------Grid Graph Info--------------------
[11/20 16:33:50    82s] (I)       routing area        :  (0, 0) - (1114000, 1174000)
[11/20 16:33:50    82s] (I)       core area           :  (267120, 267790) - (846920, 902190)
[11/20 16:33:50    82s] (I)       Site Width          :   630  (dbu)
[11/20 16:33:50    82s] (I)       Row Height          :  4880  (dbu)
[11/20 16:33:50    82s] (I)       GCell Width         :  4880  (dbu)
[11/20 16:33:50    82s] (I)       GCell Height        :  4880  (dbu)
[11/20 16:33:50    82s] (I)       grid                :   228   240     6
[11/20 16:33:50    82s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[11/20 16:33:50    82s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[11/20 16:33:50    82s] (I)       Default wire width  :   230   280   280   280   280   440
[11/20 16:33:50    82s] (I)       Default wire space  :   230   280   280   280   280   460
[11/20 16:33:50    82s] (I)       Default pitch size  :   460   630   610   630   610  1260
[11/20 16:33:50    82s] (I)       First Track Coord   :     0   315   610   315   610  1575
[11/20 16:33:50    82s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[11/20 16:33:50    82s] (I)       Total num of tracks :     0  1768  1924  1768  1924   883
[11/20 16:33:50    82s] (I)       Num of masks        :     1     1     1     1     1     1
[11/20 16:33:50    82s] (I)       --------------------------------------------------------
[11/20 16:33:50    82s] 
[11/20 16:33:50    82s] (I)       After initializing earlyGlobalRoute syMemory usage = 1808.0 MB
[11/20 16:33:50    82s] (I)       Loading and dumping file time : 0.06 seconds
[11/20 16:33:50    82s] (I)       ============= Initialization =============
[11/20 16:33:50    82s] [NR-eagl] EstWL : 64432
[11/20 16:33:50    82s] 
[11/20 16:33:50    82s] (I)       total 2D Cap : 539882 = (236406 H, 303476 V)
[11/20 16:33:50    82s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7961
[11/20 16:33:50    82s] (I)       ============  Phase 1a Route ============
[11/20 16:33:50    82s] (I)       Phase 1a runs 0.01 seconds
[11/20 16:33:50    82s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=8
[11/20 16:33:50    82s] [NR-eagl] Usage: 64432 = (28629 H, 35803 V) = (12.11% H, 15.14% V) = (1.397e+05um H, 1.747e+05um V)
[11/20 16:33:50    82s] [NR-eagl] 
[11/20 16:33:50    82s] (I)       ============  Phase 1b Route ============
[11/20 16:33:50    82s] (I)       Phase 1b runs 0.00 seconds
[11/20 16:33:50    82s] [NR-eagl] Usage: 64432 = (28629 H, 35803 V) = (12.11% H, 15.14% V) = (1.397e+05um H, 1.747e+05um V)
[11/20 16:33:50    82s] [NR-eagl] 
[11/20 16:33:50    82s] (I)       [11/20 16:33:50    82s] [NR-eagl] earlyGlobalRoute overflow: 0.07% H + 0.01% V
[11/20 16:33:50    82s] 
============  Phase 1c Route ============
[11/20 16:33:50    82s] (I)       Level2 Grid: 46 x 48
[11/20 16:33:50    82s] (I)       Phase 1c runs 0.00 seconds
[11/20 16:33:50    82s] [NR-eagl] Usage: 64432 = (28629 H, 35803 V) = (12.11% H, 15.14% V) = (1.397e+05um H, 1.747e+05um V)
[11/20 16:33:50    82s] [NR-eagl] 
[11/20 16:33:50    82s] (I)       ============  Phase 1d Route ============
[11/20 16:33:50    82s] (I)       Phase 1d runs 0.01 seconds
[11/20 16:33:50    82s] [NR-eagl] Usage: 64432 = (28629 H, 35803 V) = (12.11% H, 15.14% V) = (1.397e+05um H, 1.747e+05um V)
[11/20 16:33:50    82s] [NR-eagl] 
[11/20 16:33:50    82s] (I)       ============  Phase 1e Route ============
[11/20 16:33:50    82s] (I)       Phase 1e runs 0.00 seconds
[11/20 16:33:50    82s] [NR-eagl] Usage: 64432 = (28629 H, 35803 V) = (12.11% H, 15.14% V) = (1.397e+05um H, 1.747e+05um V)
[11/20 16:33:50    82s] [NR-eagl] 
[11/20 16:33:50    82s] (I)       [11/20 16:33:50    82s] [NR-eagl] earlyGlobalRoute overflow: 0.07% H + 0.01% V
[11/20 16:33:50    82s] 
============  Phase 1l Route ============
[11/20 16:33:50    82s] (I)       dpBasedLA: time=0.01  totalOF=173198  totalVia=21910  totalWL=64432  total(Via+WL)=86342 
[11/20 16:33:50    82s] (I)       Total Global Routing Runtime: 0.07 seconds
[11/20 16:33:50    82s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.04% H + 0.00% V
[11/20 16:33:50    82s] [NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
[11/20 16:33:50    82s] 
[11/20 16:33:50    82s] [NR-eagl] End Peak syMemory usage = 1808.0 MB
[11/20 16:33:50    82s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.15 seconds
[11/20 16:33:50    82s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[11/20 16:33:50    82s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/20 16:33:50    82s] 
[11/20 16:33:50    82s] ** np local hotspot detection info verbose **
[11/20 16:33:50    82s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[11/20 16:33:50    82s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[11/20 16:33:50    82s] 
[11/20 16:33:51    82s] Apply auto density screen in post-place stage.
[11/20 16:33:51    82s] Auto density screen increases utilization from 0.173 to 0.173
[11/20 16:33:51    82s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1808.0M
[11/20 16:33:51    82s] Total net length = 2.766e+05 (1.173e+05 1.593e+05) (ext = 0.000e+00)
[11/20 16:33:51    82s] *** Starting refinePlace (0:01:23 mem=1808.0M) ***
[11/20 16:33:51    82s] default core: bins with density >  0.75 =    0 % ( 0 / 156 )
[11/20 16:33:51    82s] Density distribution unevenness ratio = 31.661%
[11/20 16:33:51    82s] RPlace IncrNP: Rollback Lev = -5
[11/20 16:33:51    82s] RPlace: Density =0.680519, incremental np is triggered.
[11/20 16:33:51    82s] nrCritNet: 0.00% ( 0 / 2497 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[11/20 16:33:51    82s] incrNP running in 8 threads.
[11/20 16:33:51    82s] Congestion driven padding in post-place stage.
[11/20 16:33:51    82s] Congestion driven padding increases utilization from 0.630 to 0.628
[11/20 16:33:51    82s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1808.0M
[11/20 16:33:53    90s] default core: bins with density >  0.75 =    0 % ( 0 / 156 )
[11/20 16:33:53    90s] Density distribution unevenness ratio = 30.814%
[11/20 16:33:53    90s] RPlace postIncrNP: Density = 0.680519 -> 0.602740.
[11/20 16:33:53    90s] RPlace postIncrNP Info: Density distribution changes:
[11/20 16:33:53    90s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[11/20 16:33:53    90s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[11/20 16:33:53    90s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[11/20 16:33:53    90s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[11/20 16:33:53    90s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[11/20 16:33:53    90s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[11/20 16:33:53    90s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[11/20 16:33:53    90s] [CPU] RefinePlace/IncrNP (cpu=0:00:07.2, real=0:00:02.0, mem=1808.0MB) @(0:01:23 - 0:01:30).
[11/20 16:33:53    90s] Move report: incrNP moves 2794 insts, mean move: 24.31 um, max move: 148.00 um
[11/20 16:33:53    90s] 	Max move on inst (Z80_INST/reg_file__g167): (735.21, 472.75) --> (785.61, 570.35)
[11/20 16:33:53    90s] Move report: Timing Driven Placement moves 2794 insts, mean move: 24.31 um, max move: 148.00 um
[11/20 16:33:53    90s] 	Max move on inst (Z80_INST/reg_file__g167): (735.21, 472.75) --> (785.61, 570.35)
[11/20 16:33:53    90s] Starting refinePlace ...
[11/20 16:33:53    90s] 	Runtime: CPU: 0:00:07.2 REAL: 0:00:02.0 MEM: 1808.0MB
[11/20 16:33:53    90s] default core: bins with density >  0.75 =    0 % ( 0 / 156 )
[11/20 16:33:53    90s] Density distribution unevenness ratio = 30.814%
[11/20 16:33:53    90s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 16:33:53    90s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1808.0MB) @(0:01:30 - 0:01:30).
[11/20 16:33:53    90s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:33:53    90s] wireLenOptFixPriorityInst 0 inst fixed
[11/20 16:33:53    90s] tweakage running in 8 threads.
[11/20 16:33:53    90s] Placement tweakage begins.
[11/20 16:33:53    90s] wire length = 3.162e+05
[11/20 16:33:53    90s] wire length = 3.118e+05
[11/20 16:33:53    90s] Placement tweakage ends.
[11/20 16:33:53    90s] Move report: tweak moves 96 insts, mean move: 15.02 um, max move: 46.62 um
[11/20 16:33:53    90s] 	Max move on inst (Z80_INST/execute__g143288): (588.42, 438.59) --> (541.80, 438.59)
[11/20 16:33:53    90s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=1808.0MB) @(0:01:30 - 0:01:30).
[11/20 16:33:53    90s] Move report: legalization moves 10 insts, mean move: 1.51 um, max move: 2.52 um
[11/20 16:33:53    90s] 	Max move on inst (Z80_INST/reg_file__b2v_latch_hl_lo_latch_reg[3]): (701.19, 838.75) --> (703.71, 838.75)
[11/20 16:33:53    90s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1808.0MB) @(0:01:30 - 0:01:30).
[11/20 16:33:53    90s] Move report: Detail placement moves 104 insts, mean move: 14.01 um, max move: 46.62 um
[11/20 16:33:53    90s] 	Max move on inst (Z80_INST/execute__g143288): (588.42, 438.59) --> (541.80, 438.59)
[11/20 16:33:53    90s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1808.0MB
[11/20 16:33:53    90s] Statistics of distance of Instance movement in refine placement:
[11/20 16:33:53    90s]   maximum (X+Y) =       148.00 um
[11/20 16:33:53    90s]   inst (Z80_INST/reg_file__g167) with max move: (735.21, 472.75) -> (785.61, 570.35)
[11/20 16:33:53    90s]   mean    (X+Y) =        24.43 um
[11/20 16:33:53    90s] Total instances flipped for WireLenOpt: 316
[11/20 16:33:53    90s] Total instances flipped, including legalization: 4
[11/20 16:33:53    90s] Summary Report:
[11/20 16:33:53    90s] Instances move: 2[11/20 16:33:53    90s] Total instances moved : 2795
795 (out of 2803 movable)
[11/20 16:33:53    90s] Mean displacement: 24.43 um
[11/20 16:33:53    90s] Max displacement: 148.00 um (Instance: Z80_INST/reg_file__g167) (735.21, 472.75) -> (785.61, 570.35)
[11/20 16:33:53    90s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ITHX0
[11/20 16:33:53    90s] Total net length = 2.570e+05 (1.154e+05 1.416e+05) (ext = 0.000e+00)
[11/20 16:33:53    90s] Runtime: CPU: 0:00:07.5 REAL: 0:00:02.0 [11/20 16:33:53    90s] [CPU] RefinePlace/total (cpu=0:00:07.5, real=0:00:02.0, mem=1808.0MB) @(0:01:23 - 0:01:30).
MEM: 1808.0MB
[11/20 16:33:53    90s] *** Finished refinePlace (0:01:30 mem=1808.0M) ***
[11/20 16:33:53    90s] Total net length = 2.569e+05 (1.149e+05 1.420e+05) (ext = 0.000e+00)
[11/20 16:33:53    90s] default core: bins with density >  0.75 =    0 % ( 0 / 156 )
[11/20 16:33:53    90s] Density distribution unevenness ratio = 30.814%
[11/20 16:33:53    90s] Trial Route Overflow 0(H) 0(V)
[11/20 16:33:53    90s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[11/20 16:33:53    90s] Starting congestion repair ...
[11/20 16:33:53    90s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[11/20 16:33:53    90s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[11/20 16:33:53    90s] (I)       Reading DB...
[11/20 16:33:53    90s] (I)       congestionReportName   : 
[11/20 16:33:53    90s] [NR-eagl] buildTerm2TermWires    : 1
[11/20 16:33:53    90s] [NR-eagl] doTrackAssignment      : 1
[11/20 16:33:53    90s] (I)       dumpBookshelfFiles     : 0
[11/20 16:33:53    90s] [NR-eagl] numThreads             : 1
[11/20 16:33:53    90s] [NR-eagl] honorMsvRouteConstraint: false
[11/20 16:33:53    90s] (I)       honorPin               : false
[11/20 16:33:53    90s] (I)       honorPinGuide          : true
[11/20 16:33:53    90s] (I)       honorPartition         : false
[11/20 16:33:53    90s] (I)       allowPartitionCrossover: false
[11/20 16:33:53    90s] (I)       honorSingleEntry       : true
[11/20 16:33:53    90s] (I)       honorSingleEntryStrong : true
[11/20 16:33:53    90s] (I)       handleViaSpacingRule   : false
[11/20 16:33:53    90s] (I)       PDConstraint           : none
[11/20 16:33:53    90s] [NR-eagl] honorClockSpecNDR      : 0
[11/20 16:33:53    90s] (I)       routingEffortLevel     : 3
[11/20 16:33:53    90s] [NR-eagl] minRouteLayer          : 2
[11/20 16:33:53    90s] [NR-eagl] maxRouteLayer          : 2147483647
[11/20 16:33:53    90s] (I)       numRowsPerGCell        : 1
[11/20 16:33:53    90s] (I)       speedUpLargeDesign     : 0
[11/20 16:33:53    90s] (I)       speedUpBlkViolationClean: 0
[11/20 16:33:53    90s] (I)       autoGCellMerging       : 1
[11/20 16:33:53    90s] (I)       multiThreadingTA       : 0
[11/20 16:33:53    90s] (I)       punchThroughDistance   : -1
[11/20 16:33:53    90s] (I)       blockedPinEscape       : 0
[11/20 16:33:53    90s] (I)       blkAwareLayerSwitching : 0
[11/20 16:33:53    90s] (I)       betterClockWireModeling: 0
[11/20 16:33:53    90s] (I)       scenicBound            : 1.15
[11/20 16:33:53    90s] (I)       maxScenicToAvoidBlk    : 100.00
[11/20 16:33:53    90s] (I)       source-to-sink ratio   : 0.00
[11/20 16:33:53    90s] (I)       targetCongestionRatio  : 1.00
[11/20 16:33:53    90s] (I)       layerCongestionRatio   : 0.70
[11/20 16:33:53    90s] (I)       m1CongestionRatio      : 0.10
[11/20 16:33:53    90s] (I)       m2m3CongestionRatio    : 0.70
[11/20 16:33:53    90s] (I)       pinAccessEffort        : 0.10
[11/20 16:33:53    90s] (I)       localRouteEffort       : 1.00
[11/20 16:33:53    90s] (I)       numSitesBlockedByOneVia: 8.00
[11/20 16:33:53    90s] (I)       supplyScaleFactorH     : 1.00
[11/20 16:33:53    90s] (I)       supplyScaleFactorV     : 1.00
[11/20 16:33:53    90s] (I)       highlight3DOverflowFactor: 0.00
[11/20 16:33:53    90s] (I)       skipTrackCommand             : 
[11/20 16:33:53    90s] (I)       readTROption           : true
[11/20 16:33:53    90s] (I)       extraSpacingBothSide   : false
[11/20 16:33:53    90s] [NR-eagl] numTracksPerClockWire  : 0
[11/20 16:33:53    90s] (I)       routeSelectedNetsOnly  : false
[11/20 16:33:53    90s] (I)       before initializing RouteDB syMemory usage = 1808.0 MB
[11/20 16:33:53    90s] (I)       starting read tracks
[11/20 16:33:53    90s] (I)       build grid graph
[11/20 16:33:53    90s] (I)       build grid graph start
[11/20 16:33:53    90s] [NR-eagl] Layer1 has no routable track
[11/20 16:33:53    90s] (I)       build grid graph end
[11/20 16:33:53    90s] [NR-eagl] Layer2 has single uniform track structure
[11/20 16:33:53    90s] [NR-eagl] Layer3 has single uniform track structure
[11/20 16:33:53    90s] [NR-eagl] Layer4 has single uniform track structure
[11/20 16:33:53    90s] [NR-eagl] Layer5 has single uniform track structure
[11/20 16:33:53    90s] [NR-eagl] Layer6 has single uniform track structure
[11/20 16:33:53    90s] (I)       Layer1   numNetMinLayer=2494
[11/20 16:33:53    90s] (I)       Layer2   numNetMinLayer=0
[11/20 16:33:53    90s] (I)       Layer3   numNetMinLayer=0
[11/20 16:33:53    90s] (I)       Layer4   numNetMinLayer=0
[11/20 16:33:53    90s] (I)       Layer5   numNetMinLayer=0
[11/20 16:33:53    90s] (I)       Layer6   numNetMinLayer=0
[11/20 16:33:53    90s] [NR-eagl] numViaLayers=5
[11/20 16:33:53    90s] (I)       end build via table
[11/20 16:33:53    90s] [NR-eagl] numRoutingBlks=0 numInstBlks=4934 numPGBlocks=13052 numBumpBlks=0 numBoundaryFakeBlks=0
[11/20 16:33:53    90s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[11/20 16:33:53    90s] (I)       num ignored nets =38
[11/20 16:33:53    90s] (I)       readDataFromPlaceDB
[11/20 16:33:53    90s] (I)       Read net information..
[11/20 16:33:53    90s] [NR-eagl] Read numTotalNets=2494  numIgnoredNets=0
[11/20 16:33:53    90s] (I)       Read testcase time = 0.000 seconds
[11/20 16:33:53    90s] 
[11/20 16:33:53    90s] (I)       totalGlobalPin=10428, totalPins=10437
[11/20 16:33:53    90s] (I)       Model blockage into capacity
[11/20 16:33:53    90s] (I)       Read numBlocks=20119  numPreroutedWires=0  numCapScreens=0
[11/20 16:33:53    90s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/20 16:33:53    90s] (I)       blocked area on Layer2 : 1078741590500  (82.48%)
[11/20 16:33:53    90s] (I)       blocked area on Layer3 : 1108357456900  (84.75%)
[11/20 16:33:53    90s] (I)       blocked area on Layer4 : 1091443908500  (83.45%)
[11/20 16:33:53    90s] (I)       blocked area on Layer5 : 1122344596500  (85.82%)
[11/20 16:33:53    90s] (I)       blocked area on Layer6 : 1115660283700  (85.31%)
[11/20 16:33:53    90s] (I)       Modeling time = 0.020 seconds
[11/20 16:33:53    90s] 
[11/20 16:33:53    90s] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[11/20 16:33:53    90s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1808.0 MB
[11/20 16:33:53    90s] (I)       Layer1  viaCost=200.00
[11/20 16:33:53    90s] (I)       Layer2  viaCost=100.00
[11/20 16:33:53    90s] (I)       Layer3  viaCost=100.00
[11/20 16:33:53    90s] (I)       Layer4  viaCost=100.00
[11/20 16:33:53    90s] (I)       Layer5  viaCost=200.00
[11/20 16:33:53    90s] (I)       ---------------------Grid Graph Info--------------------
[11/20 16:33:53    90s] (I)       routing area        :  (0, 0) - (1114000, 1174000)
[11/20 16:33:53    90s] (I)       core area           :  (267120, 267790) - (846920, 902190)
[11/20 16:33:53    90s] (I)       Site Width          :   630  (dbu)
[11/20 16:33:53    90s] (I)       Row Height          :  4880  (dbu)
[11/20 16:33:53    90s] (I)       GCell Width         :  4880  (dbu)
[11/20 16:33:53    90s] (I)       GCell Height        :  4880  (dbu)
[11/20 16:33:53    90s] (I)       grid                :   228   240     6
[11/20 16:33:53    90s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[11/20 16:33:53    90s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[11/20 16:33:53    90s] (I)       Default wire width  :   230   280   280   280   280   440
[11/20 16:33:53    90s] (I)       Default wire space  :   230   280   280   280   280   460
[11/20 16:33:53    90s] (I)       Default pitch size  :   460   630   610   630   610  1260
[11/20 16:33:53    90s] (I)       First Track Coord   :     0   315   610   315   610  1575
[11/20 16:33:53    90s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[11/20 16:33:53    90s] (I)       Total num of tracks :     0  1768  1924  1768  1924   883
[11/20 16:33:53    90s] (I)       Num of masks        :     1     1     1     1     1     1
[11/20 16:33:53    90s] (I)       --------------------------------------------------------
[11/20 16:33:53    90s] 
[11/20 16:33:53    90s] (I)       After initializing earlyGlobalRoute syMemory usage = 1808.0 MB
[11/20 16:33:53    90s] (I)       Loading and dumping file time : 0.06 seconds
[11/20 16:33:53    90s] (I)       ============= Initialization =============
[11/20 16:33:54    90s] [NR-eagl] EstWL : 60897
[11/20 16:33:54    90s] 
[11/20 16:33:54    90s] (I)       total 2D Cap : 539882 = (236406 H, 303476 V)
[11/20 16:33:54    90s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7972
[11/20 16:33:54    90s] (I)       ============  Phase 1a Route ============
[11/20 16:33:54    90s] (I)       Phase 1a runs 0.02 seconds
[11/20 16:33:54    90s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=8
[11/20 16:33:54    90s] [NR-eagl] Usage: 60896 = (28507 H, 32389 V) = (12.06% H, 13.70% V) = (1.391e+05um H, 1.581e+05um V)
[11/20 16:33:54    90s] [NR-eagl] 
[11/20 16:33:54    90s] (I)       ============  Phase 1b Route ============
[11/20 16:33:54    90s] (I)       Phase 1b runs 0.00 seconds
[11/20 16:33:54    90s] [NR-eagl] Usage: 60896 = (28507 H, 32389 V) = (12.06% H, 13.70% V) = (1.391e+05um H, 1.581e+05um V)
[11/20 16:33:54    90s] [NR-eagl] 
[11/20 16:33:54    90s] (I)       [11/20 16:33:54    90s] [NR-eagl] earlyGlobalRoute overflow: 0.19% H + 0.01% V
[11/20 16:33:54    90s] 
============  Phase 1c Route ============
[11/20 16:33:54    90s] (I)       Level2 Grid: 46 x 48
[11/20 16:33:54    90s] (I)       Phase 1c runs 0.01 seconds
[11/20 16:33:54    90s] [NR-eagl] Usage: 60896 = (28507 H, 32389 V) = (12.06% H, 13.70% V) = (1.391e+05um H, 1.581e+05um V)
[11/20 16:33:54    90s] [NR-eagl] 
[11/20 16:33:54    90s] (I)       ============  Phase 1d Route ============
[11/20 16:33:54    90s] (I)       Phase 1d runs 0.00 seconds
[11/20 16:33:54    90s] [NR-eagl] Usage: 60896 = (28507 H, 32389 V) = (12.06% H, 13.70% V) = (1.391e+05um H, 1.581e+05um V)
[11/20 16:33:54    90s] [NR-eagl] 
[11/20 16:33:54    90s] (I)       ============  Phase 1e Route ============
[11/20 16:33:54    90s] (I)       Phase 1e runs 0.00 seconds
[11/20 16:33:54    90s] [NR-eagl] Usage: 60896 = (28507 H, 32389 V) = (12.06% H, 13.70% V) = (1.391e+05um H, 1.581e+05um V)
[11/20 16:33:54    90s] [NR-eagl] 
[11/20 16:33:54    90s] (I)       [11/20 16:33:54    90s] [NR-eagl] earlyGlobalRoute overflow: 0.19% H + 0.01% V
[11/20 16:33:54    90s] 
============  Phase 1l Route ============
[11/20 16:33:54    90s] (I)       dpBasedLA: time=0.01  totalOF=169455  totalVia=22330  totalWL=60896  total(Via+WL)=83226 
[11/20 16:33:54    90s] (I)       Total Global Routing Runtime: 0.07 seconds
[11/20 16:33:54    90s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.15% H + 0.00% V
[11/20 16:33:54    90s] [NR-eagl] Overflow after earlyGlobalRoute 0.16% H + 0.00% V
[11/20 16:33:54    90s] 
[11/20 16:33:54    90s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[11/20 16:33:54    90s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/20 16:33:54    90s] 
[11/20 16:33:54    90s] ** np local hotspot detection info verbose **
[11/20 16:33:54    90s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[11/20 16:33:54    90s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[11/20 16:33:54    90s] 
[11/20 16:33:54    90s] describeCongestion: hCong = 0.00 vCong = 0.00
[11/20 16:33:54    90s] Skipped repairing congestion.
[11/20 16:33:54    90s] (I)       ============= track Assignment ============
[11/20 16:33:54    90s] (I)       extract Global 3D Wires
[11/20 16:33:54    90s] (I)       Extract Global WL : time=0.00
[11/20 16:33:54    90s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[11/20 16:33:54    90s] (I)       track assignment initialization runtime=9940 millisecond
[11/20 16:33:54    90s] (I)       #threads=1 for track assignment
[11/20 16:33:54    90s] (I)       track assignment kernel runtime=48365 millisecond
[11/20 16:33:54    90s] (I)       End Greedy Track Assignment
[11/20 16:33:54    90s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 10437
[11/20 16:33:54    90s] [NR-eagl] Layer2(MET2)(V) length: 1.057376e+05um, number of vias: 16227
[11/20 16:33:54    90s] [NR-eagl] Layer3(MET3)(H) length: 1.227798e+05um, number of vias: 1399
[11/20 16:33:54    90s] [NR-eagl] Layer4(MET4)(V) length: 5.131542e+04um, number of vias: 352
[11/20 16:33:54    90s] [NR-eagl] Layer5(MET5)(H) length: 1.848812e+04um, number of vias: 41
[11/20 16:33:54    90s] [NR-eagl] Layer6(METTP)(V) length: 3.025600e+03um, number of vias: 0
[11/20 16:33:54    90s] [NR-eagl] Total length: 3.013465e+05um, number of vias: 28456
[11/20 16:33:54    90s] End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
[11/20 16:33:54    90s] Start to check current routing status for nets...
[11/20 16:33:54    90s] Using hname+ instead name for net compare
[11/20 16:33:54    90s] Activating lazyNetListOrdering
[11/20 16:33:54    90s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[11/20 16:33:54    90s] All nets are already routed correctly.
[11/20 16:33:54    90s] End to check current routing status for nets (mem=1795.7M)
[11/20 16:33:54    90s] Extraction called for design 'z80_topzera' of instances=2849 and nets=2543 using extraction engine 'preRoute' .
[11/20 16:33:54    90s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/20 16:33:54    90s] Type 'man IMPEXT-3530' for more detail.
[11/20 16:33:54    90s] PreRoute RC Extraction called for design z80_topzera.
[11/20 16:33:54    90s] RC Extraction called in multi-corner(1) mode.
[11/20 16:33:54    90s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/20 16:33:54    90s] Type 'man IMPEXT-6197' for more detail.
[11/20 16:33:54    90s] RCMode: PreRoute
[11/20 16:33:54    90s]       RC Corner Indexes            0   
[11/20 16:33:54    90s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:33:54    90s] Resistance Scaling Factor    : 1.00000 
[11/20 16:33:54    90s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:33:54    90s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:33:54    90s] Shrink Factor                : 1.00000
[11/20 16:33:54    90s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:33:54    90s] Updating RC grid for preRoute extraction ...
[11/20 16:33:54    90s] Initializing multi-corner resistance tables ...
[11/20 16:33:54    90s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1795.730M)
[11/20 16:33:54    91s] Compute RC Scale Done ...
[11/20 16:33:54    91s] #################################################################################
[11/20 16:33:54    91s] # Design Stage: PreRoute
[11/20 16:33:54    91s] # Design Name: z80_topzera
[11/20 16:33:54    91s] # Design Mode: 90nm
[11/20 16:33:54    91s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:33:54    91s] # Parasitics Mode: No SPEF/RCDB
[11/20 16:33:54    91s] # Signoff Settings: SI Off 
[11/20 16:33:54    91s] #################################################################################
[11/20 16:33:54    91s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:33:54    91s] Calculate delays in Single mode...
[11/20 16:33:54    91s] Topological Sorting (CPU = 0:00:00.0, MEM = 1784.9M, InitMEM = 1784.9M)
[11/20 16:33:55    93s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:33:55    93s] End delay calculation. (MEM=2212.75 CPU=0:00:01.6 REAL=0:00:01.0)
[11/20 16:33:55    93s] *** CDM Built up (cpu=0:00:01.9  real=0:00:01.0  mem= 2212.8M) ***
[11/20 16:33:55    93s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:01:33 mem=2212.8M)
[11/20 16:33:55    93s] 
[11/20 16:33:55    93s] ------------------------------------------------------------
[11/20 16:33:55    93s]      Summary (cpu=0.14min real=0.07min mem=1732.7M)                             
[11/20 16:33:55    93s] ------------------------------------------------------------
[11/20 16:33:55    93s] 
[11/20 16:33:55    93s] Setup views included:
[11/20 16:33:55    93s]  default_emulate_view 
[11/20 16:33:55    93s] 
[11/20 16:33:55    93s] +--------------------+---------+
[11/20 16:33:55    93s] |     Setup mode     |   all   |
[11/20 16:33:55    93s] +--------------------+---------+
[11/20 16:33:55    93s] |           WNS (ns):| -0.370  |
[11/20 16:33:55    93s] |           TNS (ns):| -0.370  |
[11/20 16:33:55    93s] |    Violating Paths:|    1    |
[11/20 16:33:55    93s] |          All Paths:|  1052   |
[11/20 16:33:55    93s] +--------------------+---------+
[11/20 16:33:55    93s] 
[11/20 16:33:55    93s] +----------------+-------------------------------+------------------+
[11/20 16:33:55    93s] |                |              Real             |       Total      |
[11/20 16:33:55    93s] |    DRVs        +------------------+------------+------------------|
[11/20 16:33:55    93s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:33:55    93s] +----------------+------------------+------------+------------------+
[11/20 16:33:55    93s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:33:55    93s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/20 16:33:55    93s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:33:55    93s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:33:55    93s] +----------------+------------------+------------+------------------+
[11/20 16:33:55    93s] 
[11/20 16:33:55    93s] Density: 17.339%
[11/20 16:33:55    93s] ------------------------------------------------------------
[11/20 16:33:55    93s] **opt_design ... cpu = 0:00:33, real = 0:00:25, mem = 1764.6M, totSessionCpu=0:01:33 **
[11/20 16:33:55    93s] *** Timing NOT met, worst failing slack is -0.370
[11/20 16:33:55    93s] *** Check timing (0:00:00.0)
[11/20 16:33:55    93s] Begin: GigaOpt Optimization in WNS mode
[11/20 16:33:55    93s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:33:55    93s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:33:55    93s] Info: 38 io nets excluded
[11/20 16:33:55    93s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:33:55    93s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:33:55    93s] PhyDesignGrid: maxLocalDensity 1.00
[11/20 16:34:00    98s] *info: 38 io nets excluded
[11/20 16:34:00    98s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:34:00    98s] *info: 2 clock nets excluded
[11/20 16:34:00    98s] *info: 2 special nets excluded.
[11/20 16:34:00    98s] *info: 1 ideal net excluded from IPO operation.
[11/20 16:34:00    98s] *info: 24 external nets with a tri-state driver excluded.
[11/20 16:34:00    98s] *info: 72 multi-driver nets excluded.
[11/20 16:34:00    98s] *info: 48 no-driver nets excluded.
[11/20 16:34:01    99s] Effort level <high> specified for reg2reg path_group
[11/20 16:34:01   100s] ** GigaOpt Optimizer WNS Slack -0.370 TNS Slack -0.370 Density 17.34
[11/20 16:34:01   100s] Optimizer WNS Pass 0
[11/20 16:34:01   100s] Active Path Group: reg2reg  
[11/20 16:34:01   100s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/20 16:34:01   100s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[11/20 16:34:01   100s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/20 16:34:01   100s] |  -0.370|   -0.370|  -0.370|   -0.370|    17.34%|   0:00:00.0| 2541.2M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[5]/D    |
[11/20 16:34:02   103s] |   0.055|    0.084|   0.000|    0.000|    17.34%|   0:00:01.0| 2579.0M|                  NA|       NA| NA                                                 |
[11/20 16:34:02   103s] |   0.055|    0.084|   0.000|    0.000|    17.34%|   0:00:00.0| 2579.0M|default_emulate_view|       NA| NA                                                 |
[11/20 16:34:02   103s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/20 16:34:02   103s] 
[11/20 16:34:02   103s] *** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:01.0 mem=2579.0M) ***
[11/20 16:34:02   103s] 
[11/20 16:34:02   103s] *** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:01.0 mem=2579.0M) ***
[11/20 16:34:02   103s] ** GigaOpt Optimizer WNS Slack 0.055 TNS Slack 0.000 Density 17.34
[11/20 16:34:02   103s] *** Starting refinePlace (0:01:43 mem=2615.0M) ***
[11/20 16:34:02   103s] Total net length = 2.594e+05 (1.158e+05 1.435e+05) (ext = 0.000e+00)
[11/20 16:34:02   103s] default core: bins with density >  0.75 =    0 % ( 0 / 156 )
[11/20 16:34:02   103s] Density distribution unevenness ratio = 30.818%
[11/20 16:34:02   103s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2615.0MB) @(0:01:43 - 0:01:43).
[11/20 16:34:02   103s] Starting refinePlace ...
[11/20 16:34:02   103s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:34:02   103s] default core: bins with density >  0.75 =    0 % ( 0 / 156 )
[11/20 16:34:02   103s] Density distribution unevenness ratio = 30.818%
[11/20 16:34:02   103s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 16:34:02   103s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2615.0MB) @(0:01:43 - 0:01:43).
[11/20 16:34:02   103s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:34:02   103s] wireLenOptFixPriorityInst 0 inst fixed
[11/20 16:34:02   103s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:34:02   103s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2615.0MB) @(0:01:43 - 0:01:43).
[11/20 16:34:02   103s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:34:02   103s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2615.0MB
[11/20 16:34:02   103s] Statistics of distance of Instance movement in refine placement:
[11/20 16:34:02   103s]   maximum (X+Y) =         0.00 um
[11/20 16:34:02   103s]   mean    (X+Y) =         0.00 um
[11/20 16:34:02   103s] Total instances moved : 0
[11/20 16:34:02   103s] Summary Report:
[11/20 16:34:02   103s] Instances move: 0 (out of 2803 movable)
[11/20 16:34:02   103s] Mean displacement: 0.00 um
[11/20 16:34:02   103s] Max displacement: 0.00 um 
[11/20 16:34:02   103s] Total net length = 2.594e+05 (1.158e+05 1.435e+05) (ext = 0.000e+00)
[11/20 16:34:02   103s] Runtime: CPU: 0:00:00.0 REAL: [11/20 16:34:02   103s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2615.0MB) @(0:01:43 - 0:01:43).
0:00:00.0 MEM: 2615.0MB
[11/20 16:34:02   103s] *** Finished refinePlace (0:01:43 mem=2615.0M) ***
[11/20 16:34:02   103s] *** maximum move = 0.00 um ***
[11/20 16:34:02   103s] *** Finished re-routing un-routed nets (2615.0M) ***
[11/20 16:34:02   103s] 
[11/20 16:34:02   103s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=2615.0M) ***
[11/20 16:34:02   103s] ** GigaOpt Optimizer WNS Slack 0.055 TNS Slack 0.000 Density 17.34
[11/20 16:34:02   103s] 
[11/20 16:34:02   103s] *** Finish pre-CTS Setup Fixing (cpu=0:00:04.0 real=0:00:01.0 mem=2615.0M) ***
[11/20 16:34:02   103s] 
[11/20 16:34:02   103s] End: GigaOpt Optimization in WNS mode
[11/20 16:34:02   103s] 
[11/20 16:34:02   103s] ------------------------------------------------------------
[11/20 16:34:02   103s]      Summary (cpu=0.16min real=0.12min mem=1836.4M)                             
[11/20 16:34:02   103s] ------------------------------------------------------------
[11/20 16:34:02   103s] 
[11/20 16:34:02   103s] Setup views included:
[11/20 16:34:02   103s]  default_emulate_view 
[11/20 16:34:02   103s] 
[11/20 16:34:02   103s] +--------------------+---------+---------+---------+
[11/20 16:34:02   103s] |     Setup mode     |   all   | reg2reg | default |
[11/20 16:34:02   103s] +--------------------+---------+---------+---------+
[11/20 16:34:02   103s] |           WNS (ns):|  0.084  |  0.084  |  0.000  |
[11/20 16:34:02   103s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/20 16:34:02   103s] |    Violating Paths:|    0    |    0    |    0    |
[11/20 16:34:02   103s] |          All Paths:|  1052   |  1052   |    0    |
[11/20 16:34:02   103s] +--------------------+---------+---------+---------+
[11/20 16:34:02   103s] 
[11/20 16:34:02   103s] +----------------+-------------------------------+------------------+
[11/20 16:34:02   103s] |                |              Real             |       Total      |
[11/20 16:34:02   103s] |    DRVs        +------------------+------------+------------------|
[11/20 16:34:02   103s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:34:02   103s] +----------------+------------------+------------+------------------+
[11/20 16:34:02   103s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:34:02   103s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/20 16:34:02   103s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:34:02   103s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:34:02   103s] +----------------+------------------+------------+------------------+
[11/20 16:34:02   103s] 
[11/20 16:34:02   103s] Density: 17.341%
[11/20 16:34:02   103s] Routing Overflow: 0.16% H and 0.00% V
[11/20 16:34:02   103s] ------------------------------------------------------------
[11/20 16:34:02   103s] **opt_design ... cpu = 0:00:43, real = 0:00:32, mem = 1834.4M, totSessionCpu=0:01:43 **
[11/20 16:34:02   103s] *** Timing NOT met, worst failing slack is 0.084
[11/20 16:34:02   103s] *** Check timing (0:00:00.0)
[11/20 16:34:02   103s] **INFO: Flow update: Design timing is met.
[11/20 16:34:03   104s] 
[11/20 16:34:03   104s] ------------------------------------------------------------
[11/20 16:34:03   104s]      Summary (cpu=0.00min real=0.00min mem=1832.4M)                             
[11/20 16:34:03   104s] ------------------------------------------------------------
[11/20 16:34:03   104s] 
[11/20 16:34:03   104s] Setup views included:
[11/20 16:34:03   104s]  default_emulate_view 
[11/20 16:34:03   104s] 
[11/20 16:34:03   104s] +--------------------+---------+---------+---------+
[11/20 16:34:03   104s] |     Setup mode     |   all   | reg2reg | default |
[11/20 16:34:03   104s] +--------------------+---------+---------+---------+
[11/20 16:34:03   104s] |           WNS (ns):|  0.084  |  0.084  |  0.000  |
[11/20 16:34:03   104s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/20 16:34:03   104s] |    Violating Paths:|    0    |    0    |    0    |
[11/20 16:34:03   104s] |          All Paths:|  1052   |  1052   |    0    |
[11/20 16:34:03   104s] +--------------------+---------+---------+---------+
[11/20 16:34:03   104s] 
[11/20 16:34:03   104s] +----------------+-------------------------------+------------------+
[11/20 16:34:03   104s] |                |              Real             |       Total      |
[11/20 16:34:03   104s] |    DRVs        +------------------+------------+------------------|
[11/20 16:34:03   104s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:34:03   104s] +----------------+------------------+------------+------------------+
[11/20 16:34:03   104s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:34:03   104s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/20 16:34:03   104s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:34:03   104s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:34:03   104s] +----------------+------------------+------------+------------------+
[11/20 16:34:03   104s] 
[11/20 16:34:03   104s] Density: 17.341%
[11/20 16:34:03   104s] Routing Overflow: 0.16% H and 0.00% V
[11/20 16:34:03   104s] ------------------------------------------------------------
[11/20 16:34:03   104s] **opt_design ... cpu = 0:00:44, real = 0:00:33, mem = 1830.4M, totSessionCpu=0:01:44 **
[11/20 16:34:03   104s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:34:03   104s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:34:03   104s] Info: 38 io nets excluded
[11/20 16:34:03   104s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:34:03   104s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:34:03   104s] Begin: Area Reclaim Optimization
[11/20 16:34:05   106s] PhyDesignGrid: maxLocalDensity 0.98
[11/20 16:34:05   106s] #spOpts: mergeVia=F 
[11/20 16:34:05   106s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 17.34
[11/20 16:34:05   106s] +----------+---------+--------+--------+------------+--------+
[11/20 16:34:05   106s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/20 16:34:05   106s] +----------+---------+--------+--------+------------+--------+
[11/20 16:34:05   106s] |    17.34%|        -|   0.000|   0.000|   0:00:00.0| 2560.5M|
[11/20 16:34:05   106s] |    17.34%|        1|   0.000|   0.000|   0:00:00.0| 2560.5M|
[11/20 16:34:08   116s] |    16.73%|      363|   0.000|   0.000|   0:00:03.0| 2564.1M|
[11/20 16:34:08   116s] |    16.72%|        6|   0.000|   0.000|   0:00:00.0| 2564.1M|
[11/20 16:34:08   116s] |    16.72%|        0|   0.000|   0.000|   0:00:00.0| 2564.1M|
[11/20 16:34:08   116s] +----------+---------+--------+--------+------------+--------+
[11/20 16:34:08   116s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.72
[11/20 16:34:08   116s] 
[11/20 16:34:08   116s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 369 **
[11/20 16:34:08   116s] --------------------------------------------------------------
[11/20 16:34:08   116s] |                                   | Total     | Sequential |
[11/20 16:34:08   116s] --------------------------------------------------------------
[11/20 16:34:08   116s] | Num insts resized                 |     365  |     323    |
[11/20 16:34:08   116s] | Num insts undone                  |       0  |       0    |
[11/20 16:34:08   116s] | Num insts Downsized               |     365  |     323    |
[11/20 16:34:08   116s] | Num insts Samesized               |       0  |       0    |
[11/20 16:34:08   116s] | Num insts Upsized                 |       0  |       0    |
[11/20 16:34:08   116s] | Num multiple commits+uncommits    |       4  |       -    |
[11/20 16:34:08   116s] --------------------------------------------------------------
[11/20 16:34:08   116s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:12.6) (real = 0:00:05.0) **
[11/20 16:34:08   116s] *** Starting refinePlace (0:01:57 mem=2580.1M) ***
[11/20 16:34:08   116s] Total net length = 2.596e+05 (1.160e+05 1.436e+05) (ext = 0.000e+00)
[11/20 16:34:08   116s] Starting refinePlace ...
[11/20 16:34:08   116s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:34:08   116s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:34:08   116s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2580.1MB) @(0:01:57 - 0:01:57).
[11/20 16:34:08   116s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:34:08   116s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2580.1MB
[11/20 16:34:08   116s] Statistics of distance of Instance movement in refine placement:
[11/20 16:34:08   116s]   maximum (X+Y) =         0.00 um
[11/20 16:34:08   116s]   mean    (X+Y) =         0.00 um
[11/20 16:34:08   116s] Summary Report:
[11/20 16:34:08   116s] Instances move: 0 (out of 2802 movable)
[11/20 16:34:08   116s] Total instances moved : 0
[11/20 16:34:08   116s] Mean displacement: 0.00 um
[11/20 16:34:08   116s] Max displacement: 0.00 um 
[11/20 16:34:08   116s] Total net length = 2.596e+05 (1.160e+05 1.436e+05) (ext = 0.000e+00)
[11/20 16:34:08   116s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: [11/20 16:34:08   116s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2580.1MB) @(0:01:57 - 0:01:57).
2580.1MB
[11/20 16:34:08   116s] *** Finished refinePlace (0:01:57 mem=2580.1M) ***
[11/20 16:34:08   116s] *** maximum move = 0.00 um ***
[11/20 16:34:08   116s] *** Finished re-routing un-routed nets (2580.1M) ***
[11/20 16:34:08   117s] 
[11/20 16:34:08   117s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=2580.1M) ***
[11/20 16:34:08   117s] *** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:05, mem=1856.26M, totSessionCpu=0:01:57).
[11/20 16:34:08   117s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[11/20 16:34:08   117s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[11/20 16:34:08   117s] [PSP] Started earlyGlobalRoute kernel
[11/20 16:34:08   117s] [PSP] Initial Peak syMemory usage = 1856.3 MB
[11/20 16:34:08   117s] (I)       Reading DB...
[11/20 16:34:08   117s] (I)       congestionReportName   : 
[11/20 16:34:08   117s] [NR-eagl] buildTerm2TermWires    : 1
[11/20 16:34:08   117s] [NR-eagl] doTrackAssignment      : 1
[11/20 16:34:08   117s] (I)       dumpBookshelfFiles     : 0
[11/20 16:34:08   117s] [NR-eagl] numThreads             : 1
[11/20 16:34:08   117s] [NR-eagl] honorMsvRouteConstraint: false
[11/20 16:34:08   117s] (I)       honorPin               : false
[11/20 16:34:08   117s] (I)       honorPinGuide          : true
[11/20 16:34:08   117s] (I)       honorPartition         : false
[11/20 16:34:08   117s] (I)       allowPartitionCrossover: false
[11/20 16:34:08   117s] (I)       honorSingleEntry       : true
[11/20 16:34:08   117s] (I)       honorSingleEntryStrong : true
[11/20 16:34:08   117s] (I)       handleViaSpacingRule   : false
[11/20 16:34:08   117s] (I)       PDConstraint           : none
[11/20 16:34:08   117s] [NR-eagl] honorClockSpecNDR      : 0
[11/20 16:34:08   117s] (I)       routingEffortLevel     : 3
[11/20 16:34:08   117s] [NR-eagl] minRouteLayer          : 2
[11/20 16:34:08   117s] [NR-eagl] maxRouteLayer          : 2147483647
[11/20 16:34:08   117s] (I)       numRowsPerGCell        : 1
[11/20 16:34:08   117s] (I)       speedUpLargeDesign     : 0
[11/20 16:34:08   117s] (I)       speedUpBlkViolationClean: 0
[11/20 16:34:08   117s] (I)       autoGCellMerging       : 1
[11/20 16:34:08   117s] (I)       multiThreadingTA       : 0
[11/20 16:34:08   117s] (I)       punchThroughDistance   : -1
[11/20 16:34:08   117s] (I)       blockedPinEscape       : 0
[11/20 16:34:08   117s] (I)       blkAwareLayerSwitching : 0
[11/20 16:34:08   117s] (I)       betterClockWireModeling: 0
[11/20 16:34:08   117s] (I)       scenicBound            : 1.15
[11/20 16:34:08   117s] (I)       maxScenicToAvoidBlk    : 100.00
[11/20 16:34:08   117s] (I)       source-to-sink ratio   : 0.00
[11/20 16:34:08   117s] (I)       targetCongestionRatio  : 1.00
[11/20 16:34:08   117s] (I)       layerCongestionRatio   : 0.70
[11/20 16:34:08   117s] (I)       m1CongestionRatio      : 0.10
[11/20 16:34:08   117s] (I)       m2m3CongestionRatio    : 0.70
[11/20 16:34:08   117s] (I)       pinAccessEffort        : 0.10
[11/20 16:34:08   117s] (I)       localRouteEffort       : 1.00
[11/20 16:34:08   117s] (I)       numSitesBlockedByOneVia: 8.00
[11/20 16:34:08   117s] (I)       supplyScaleFactorH     : 1.00
[11/20 16:34:08   117s] (I)       supplyScaleFactorV     : 1.00
[11/20 16:34:08   117s] (I)       highlight3DOverflowFactor: 0.00
[11/20 16:34:08   117s] (I)       skipTrackCommand             : 
[11/20 16:34:08   117s] (I)       readTROption           : true
[11/20 16:34:08   117s] (I)       extraSpacingBothSide   : false
[11/20 16:34:08   117s] [NR-eagl] numTracksPerClockWire  : 0
[11/20 16:34:08   117s] (I)       routeSelectedNetsOnly  : false
[11/20 16:34:08   117s] (I)       before initializing RouteDB syMemory usage = 1856.3 MB
[11/20 16:34:08   117s] (I)       starting read tracks
[11/20 16:34:08   117s] (I)       build grid graph
[11/20 16:34:08   117s] (I)       build grid graph start
[11/20 16:34:08   117s] (I)       [11/20 16:34:08   117s] [NR-eagl] Layer1 has no routable track
[11/20 16:34:08   117s] [NR-eagl] Layer2 has single uniform track structure
[11/20 16:34:08   117s] [NR-eagl] Layer3 has single uniform track structure
[11/20 16:34:08   117s] [NR-eagl] Layer4 has single uniform track structure
[11/20 16:34:08   117s] [NR-eagl] Layer5 has single uniform track structure
[11/20 16:34:08   117s] [NR-eagl] Lbuild grid graph end
ayer6 has single uniform track structure
[11/20 16:34:08   117s] (I)       Layer1   numNetMinLayer=2493
[11/20 16:34:08   117s] (I)       Layer2   numNetMinLayer=0
[11/20 16:34:08   117s] (I)       Layer3   numNetMinLayer=0
[11/20 16:34:08   117s] (I)       Layer4   numNetMinLayer=0
[11/20 16:34:08   117s] (I)       Layer5   numNetMinLayer=0
[11/20 16:34:08   117s] (I)       Layer6   numNetMinLayer=0
[11/20 16:34:08   117s] [NR-eagl] numViaLayers=5
[11/20 16:34:08   117s] (I)       end build via table
[11/20 16:34:08   117s] [NR-eagl] numRoutingBlks=0 numInstBlks=4934 numPGBlocks=13052 numBumpBlks=0 numBoundaryFakeBlks=0
[11/20 16:34:08   117s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[11/20 16:34:08   117s] (I)       num ignored nets =38
[11/20 16:34:08   117s] (I)       readDataFromPlaceDB
[11/20 16:34:08   117s] (I)       Read net information..
[11/20 16:34:08   117s] [NR-eagl] Read numTotalNets=2493  numIgnoredNets=0
[11/20 16:34:08   117s] (I)       Read testcase time = 0.010 seconds
[11/20 16:34:08   117s] 
[11/20 16:34:08   117s] (I)       totalGlobalPin=10425, totalPins=10435
[11/20 16:34:08   117s] (I)       Model blockage into capacity
[11/20 16:34:08   117s] (I)       Read numBlocks=20119  numPreroutedWires=0  numCapScreens=0
[11/20 16:34:08   117s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/20 16:34:08   117s] (I)       blocked area on Layer2 : 1078741590500  (82.48%)
[11/20 16:34:08   117s] (I)       blocked area on Layer3 : 1108357456900  (84.75%)
[11/20 16:34:08   117s] (I)       blocked area on Layer4 : 1091443908500  (83.45%)
[11/20 16:34:08   117s] (I)       blocked area on Layer5 : 1122344596500  (85.82%)
[11/20 16:34:08   117s] (I)       blocked area on Layer6 : 1115660283700  (85.31%)
[11/20 16:34:08   117s] (I)       Modeling time = 0.020 seconds
[11/20 16:34:08   117s] 
[11/20 16:34:08   117s] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[11/20 16:34:08   117s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1856.3 MB
[11/20 16:34:08   117s] (I)       Layer1  viaCost=200.00
[11/20 16:34:08   117s] (I)       Layer2  viaCost=100.00
[11/20 16:34:08   117s] (I)       Layer3  viaCost=100.00
[11/20 16:34:08   117s] (I)       Layer4  viaCost=100.00
[11/20 16:34:08   117s] (I)       Layer5  viaCost=200.00
[11/20 16:34:08   117s] (I)       ---------------------Grid Graph Info--------------------
[11/20 16:34:08   117s] (I)       routing area        :  (0, 0) - (1114000, 1174000)
[11/20 16:34:08   117s] (I)       core area           :  (267120, 267790) - (846920, 902190)
[11/20 16:34:08   117s] (I)       Site Width          :   630  (dbu)
[11/20 16:34:08   117s] (I)       Row Height          :  4880  (dbu)
[11/20 16:34:08   117s] (I)       GCell Width         :  4880  (dbu)
[11/20 16:34:08   117s] (I)       GCell Height        :  4880  (dbu)
[11/20 16:34:08   117s] (I)       grid                :   228   240     6
[11/20 16:34:08   117s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[11/20 16:34:08   117s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[11/20 16:34:08   117s] (I)       Default wire width  :   230   280   280   280   280   440
[11/20 16:34:08   117s] (I)       Default wire space  :   230   280   280   280   280   460
[11/20 16:34:08   117s] (I)       Default pitch size  :   460   630   610   630   610  1260
[11/20 16:34:08   117s] (I)       First Track Coord   :     0   315   610   315   610  1575
[11/20 16:34:08   117s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[11/20 16:34:08   117s] (I)       Total num of tracks :     0  1768  1924  1768  1924   883
[11/20 16:34:08   117s] (I)       Num of masks        :     1     1     1     1     1     1
[11/20 16:34:08   117s] (I)       --------------------------------------------------------
[11/20 16:34:08   117s] 
[11/20 16:34:08   117s] (I)       After initializing earlyGlobalRoute syMemory usage = 1858.5 MB
[11/20 16:34:08   117s] (I)       Loading and dumping file time : 0.06 seconds
[11/20 16:34:08   117s] (I)       ============= Initialization =============
[11/20 16:34:08   117s] [NR-eagl] EstWL : 60795
[11/20 16:34:08   117s] 
[11/20 16:34:09   117s] (I)       total 2D Cap : 539882 = (236406 H, 303476 V)
[11/20 16:34:09   117s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7970
[11/20 16:34:09   117s] (I)       ============  Phase 1a Route ============
[11/20 16:34:09   117s] (I)       Phase 1a runs 0.01 seconds
[11/20 16:34:09   117s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=8
[11/20 16:34:09   117s] [NR-eagl] Usage: 60797 = (28400 H, 32397 V) = (12.01% H, 13.70% V) = (1.386e+05um H, 1.581e+05um V)
[11/20 16:34:09   117s] [NR-eagl] 
[11/20 16:34:09   117s] (I)       ============  Phase 1b Route ============
[11/20 16:34:09   117s] (I)       Phase 1b runs 0.00 seconds
[11/20 16:34:09   117s] [NR-eagl] Usage: 60797 = (28400 H, 32397 V) = (12.01% H, 13.70% V) = (1.386e+05um H, 1.581e+05um V)
[11/20 16:34:09   117s] [NR-eagl] 
[11/20 16:34:09   117s] (I)       [11/20 16:34:09   117s] [NR-eagl] earlyGlobalRoute overflow: 0.19% H + 0.01% V
[11/20 16:34:09   117s] 
============  Phase 1c Route ============
[11/20 16:34:09   117s] (I)       Level2 Grid: 46 x 48
[11/20 16:34:09   117s] (I)       Phase 1c runs 0.00 seconds
[11/20 16:34:09   117s] [NR-eagl] Usage: 60797 = (28400 H, 32397 V) = (12.01% H, 13.70% V) = (1.386e+05um H, 1.581e+05um V)
[11/20 16:34:09   117s] [NR-eagl] 
[11/20 16:34:09   117s] (I)       ============  Phase 1d Route ============
[11/20 16:34:09   117s] (I)       Phase 1d runs 0.00 seconds
[11/20 16:34:09   117s] [NR-eagl] Usage: 60797 = (28400 H, 32397 V) = (12.01% H, 13.70% V) = (1.386e+05um H, 1.581e+05um V)
[11/20 16:34:09   117s] [NR-eagl] 
[11/20 16:34:09   117s] (I)       ============  Phase 1e Route ============
[11/20 16:34:09   117s] (I)       Phase 1e runs 0.00 seconds
[11/20 16:34:09   117s] [NR-eagl] Usage: 60797 = (28400 H, 32397 V) = (12.01% H, 13.70% V) = (1.386e+05um H, 1.581e+05um V)
[11/20 16:34:09   117s] [NR-eagl] 
[11/20 16:34:09   117s] (I)       [11/20 16:34:09   117s] [NR-eagl] earlyGlobalRoute overflow: 0.19% H + 0.01% V
[11/20 16:34:09   117s] 
============  Phase 1l Route ============
[11/20 16:34:09   117s] (I)       dpBasedLA: time=0.02  totalOF=172476  totalVia=22292  totalWL=60797  total(Via+WL)=83089 
[11/20 16:34:09   117s] (I)       Total Global Routing Runtime: 0.07 seconds
[11/20 16:34:09   117s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.15% H + 0.00% V
[11/20 16:34:09   117s] [NR-eagl] Overflow after earlyGlobalRoute 0.16% H + 0.00% V
[11/20 16:34:09   117s] 
[11/20 16:34:09   117s] (I)       ============= track Assignment ============
[11/20 16:34:09   117s] (I)       extract Global 3D Wires
[11/20 16:34:09   117s] (I)       Extract Global WL : time=0.01
[11/20 16:34:09   117s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[11/20 16:34:09   117s] (I)       track assignment initialization runtime=10061 millisecond
[11/20 16:34:09   117s] (I)       #threads=1 for track assignment
[11/20 16:34:09   117s] (I)       track assignment kernel runtime=50051 millisecond
[11/20 16:34:09   117s] (I)       End Greedy Track Assignment
[11/20 16:34:09   117s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 10435
[11/20 16:34:09   117s] [NR-eagl] Layer2(MET2)(V) length: 1.057647e+05um, number of vias: 16229
[11/20 16:34:09   117s] [NR-eagl] Layer3(MET3)(H) length: 1.215758e+05um, number of vias: 1394
[11/20 16:34:09   117s] [NR-eagl] Layer4(MET4)(V) length: 5.136727e+04um, number of vias: 363
[11/20 16:34:09   117s] [NR-eagl] Layer5(MET5)(H) length: 1.912485e+04um, number of vias: 41
[11/20 16:34:09   117s] [NR-eagl] Layer6(METTP)(V) length: 3.063420e+03um, number of vias: 0
[11/20 16:34:09   117s] [NR-eagl] Total length: 3.008960e+05um, number of vias: 28462
[11/20 16:34:09   117s] [NR-eagl] End Peak syMemory usage = 1849.4 MB
[11/20 16:34:09   117s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.24 seconds
[11/20 16:34:09   117s] Extraction called for design 'z80_topzera' of instances=2848 and nets=2542 using extraction engine 'preRoute' .
[11/20 16:34:09   117s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/20 16:34:09   117s] Type 'man IMPEXT-3530' for more detail.
[11/20 16:34:09   117s] PreRoute RC Extraction called for design z80_topzera.
[11/20 16:34:09   117s] RC Extraction called in multi-corner(1) mode.
[11/20 16:34:09   117s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/20 16:34:09   117s] Type 'man IMPEXT-6197' for more detail.
[11/20 16:34:09   117s] RCMode: PreRoute
[11/20 16:34:09   117s]       RC Corner Indexes            0   
[11/20 16:34:09   117s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:34:09   117s] Resistance Scaling Factor    : 1.00000 
[11/20 16:34:09   117s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:34:09   117s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:34:09   117s] Shrink Factor                : 1.00000
[11/20 16:34:09   117s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:34:09   117s] Updating RC grid for preRoute extraction ...
[11/20 16:34:09   117s] Initializing multi-corner resistance tables ...
[11/20 16:34:09   117s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1849.406M)
[11/20 16:34:09   117s] Compute RC Scale Done ...
[11/20 16:34:09   117s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[11/20 16:34:09   117s] 
[11/20 16:34:09   117s] ** np local hotspot detection info verbose **
[11/20 16:34:09   117s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/20 16:34:09   117s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[11/20 16:34:09   117s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[11/20 16:34:09   117s] 
[11/20 16:34:09   117s] #################################################################################
[11/20 16:34:09   117s] # Design Stage: PreRoute
[11/20 16:34:09   117s] # Design Name: z80_topzera
[11/20 16:34:09   117s] # Design Mode: 90nm
[11/20 16:34:09   117s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:34:09   117s] # Parasitics Mode: No SPEF/RCDB
[11/20 16:34:09   117s] # Signoff Settings: SI Off 
[11/20 16:34:09   117s] #################################################################################
[11/20 16:34:09   117s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:34:09   118s] Calculate delays in Single mode...
[11/20 16:34:09   118s] Topological Sorting (CPU = 0:00:00.0, MEM = 1896.6M, InitMEM = 1896.6M)
[11/20 16:34:09   119s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:34:09   119s] End delay calculation. (MEM=2281.06 CPU=0:00:01.6 REAL=0:00:00.0)
[11/20 16:34:09   119s] *** CDM Built up (cpu=0:00:01.9  real=0:00:00.0  mem= 2281.1M) ***
[11/20 16:34:09   119s] Begin: GigaOpt postEco DRV Optimization
[11/20 16:34:09   119s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:34:09   119s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:34:09   119s] Info: 38 io nets excluded
[11/20 16:34:10   119s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:34:10   119s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:34:10   119s] PhyDesignGrid: maxLocalDensity 0.98
[11/20 16:34:10   119s] Core basic site is core
[11/20 16:34:10   120s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:34:11   121s] DEBUG: @coeDRVCandCache::init.
[11/20 16:34:11   121s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:34:11   121s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[11/20 16:34:11   121s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:34:11   121s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/20 16:34:11   121s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:34:11   121s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/20 16:34:11   121s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/20 16:34:11   121s] Info: violation cost 0.970208 (cap = 0.000000, tran = 0.970208, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:34:11   121s] |     6   |    39   |     8   |      8  |     0   |     0   |     0   |     0   | -0.06 |          0|          0|          0|  16.72  |            |           |
[11/20 16:34:11   121s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/20 16:34:11   121s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/20 16:34:11   121s] Info: violation cost 0.970208 (cap = 0.000000, tran = 0.970208, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:34:11   121s] |     6   |    39   |     8   |      8  |     0   |     0   |     0   |     0   | -0.06 |          0|          0|          0|  16.72  |   0:00:00.0|    2578.2M|
[11/20 16:34:11   121s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:34:11   121s] 
[11/20 16:34:11   121s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2578.2M) ***
[11/20 16:34:11   121s] 
[11/20 16:34:11   121s] DEBUG: @coeDRVCandCache::cleanup.
[11/20 16:34:11   121s] End: GigaOpt postEco DRV Optimization
[11/20 16:34:11   121s] GigaOpt: WNS changes after routing: 0.019 -> -0.055 (bump = 0.074)
[11/20 16:34:11   121s] Begin: GigaOpt postEco optimization
[11/20 16:34:11   121s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:34:11   121s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:34:11   121s] Info: 38 io nets excluded
[11/20 16:34:11   121s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:34:11   121s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:34:11   121s] PhyDesignGrid: maxLocalDensity 1.00
[11/20 16:34:11   121s] #spOpts: mergeVia=F 
[11/20 16:34:14   124s] *info: 38 io nets excluded
[11/20 16:34:14   124s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:34:14   124s] *info: 2 clock nets excluded
[11/20 16:34:14   124s] *info: 2 special nets excluded.
[11/20 16:34:14   124s] *info: 1 ideal net excluded from IPO operation.
[11/20 16:34:14   124s] *info: 24 external nets with a tri-state driver excluded.
[11/20 16:34:14   124s] *info: 72 multi-driver nets excluded.
[11/20 16:34:14   124s] *info: 48 no-driver nets excluded.
[11/20 16:34:14   125s] ** GigaOpt Optimizer WNS Slack -0.055 TNS Slack -0.055 Density 16.72
[11/20 16:34:14   125s] Optimizer WNS Pass 0
[11/20 16:34:15   125s] Active Path Group: reg2reg  
[11/20 16:34:15   125s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/20 16:34:15   125s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[11/20 16:34:15   125s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/20 16:34:15   125s] |  -0.055|   -0.055|  -0.055|   -0.055|    16.72%|   0:00:00.0| 2604.4M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[15]/D   |
[11/20 16:34:15   125s] |   0.000|    0.059|   0.000|    0.000|    16.72%|   0:00:00.0| 2608.4M|default_emulate_view|       NA| NA                                                 |
[11/20 16:34:15   125s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/20 16:34:15   125s] 
[11/20 16:34:15   125s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=2608.4M) ***
[11/20 16:34:15   125s] 
[11/20 16:34:15   125s] *** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=2608.4M) ***
[11/20 16:34:15   125s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 16.72
[11/20 16:34:15   126s] *** Starting refinePlace (0:02:06 mem=2624.4M) ***
[11/20 16:34:15   126s] Total net length = 2.590e+05 (1.155e+05 1.435e+05) (ext = 0.000e+00)
[11/20 16:34:15   126s] Starting refinePlace ...
[11/20 16:34:15   126s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:34:15   126s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:34:15   126s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2624.4MB) @(0:02:06 - 0:02:06).
[11/20 16:34:15   126s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:34:15   126s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2624.4MB
[11/20 16:34:15   126s] Statistics of distance of Instance movement in refine placement:
[11/20 16:34:15   126s]   maximum (X+Y) =         0.00 um
[11/20 16:34:15   126s]   mean    (X+Y) =         0.00 um
[11/20 16:34:15   126s] Total instances moved : 0
[11/20 16:34:15   126s] Summary Report:
[11/20 16:34:15   126s] Instances move: 0 (out of 2802 movable)
[11/20 16:34:15   126s] Mean displacement: 0.00 um
[11/20 16:34:15   126s] Max displacement: 0.00 um 
[11/20 16:34:15   126s] Total net length = 2.590e+05 (1.155e+05 1.435e+05) (ext = 0.000e+00)
[11/20 16:34:15   126s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2624.4MB
[11/20 16:34:15   126s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2624.4MB) @(0:02:06 - 0:02:06).
[11/20 16:34:15   126s] *** Finished refinePlace (0:02:06 mem=2624.4M) ***
[11/20 16:34:15   126s] *** maximum move = 0.00 um ***
[11/20 16:34:15   126s] *** Finished re-routing un-routed nets (2624.4M) ***
[11/20 16:34:15   126s] 
[11/20 16:34:15   126s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=2624.4M) ***
[11/20 16:34:15   126s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 16.72
[11/20 16:34:15   126s] 
[11/20 16:34:15   126s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2624.4M) ***
[11/20 16:34:15   126s] 
[11/20 16:34:15   126s] End: GigaOpt postEco optimization
[11/20 16:34:15   126s] **INFO: Flow update: Design timing is met.
[11/20 16:34:15   126s] **INFO: Flow update: Design timing is met.
[11/20 16:34:15   126s] *** Steiner Routed Nets: 1.645%; Threshold: 100; Threshold for Hold: 100
[11/20 16:34:15   126s] Start to check current routing status for nets...
[11/20 16:34:15   126s] Using hname+ instead name for net compare
[11/20 16:34:15   126s] Activating lazyNetListOrdering
[11/20 16:34:15   126s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[11/20 16:34:15   126s] All nets are already routed correctly.
[11/20 16:34:15   126s] End to check current routing status for nets (mem=2407.4M)
[11/20 16:34:15   126s] **INFO: Flow update: Design timing is met.
[11/20 16:34:15   126s] Extraction called for design 'z80_topzera' of instances=2848 and nets=2542 using extraction engine 'preRoute' .
[11/20 16:34:15   126s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/20 16:34:15   126s] Type 'man IMPEXT-3530' for more detail.
[11/20 16:34:15   126s] PreRoute RC Extraction called for design z80_topzera.
[11/20 16:34:15   126s] RC Extraction called in multi-corner(1) mode.
[11/20 16:34:15   126s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/20 16:34:15   126s] Type 'man IMPEXT-6197' for more detail.
[11/20 16:34:15   126s] RCMode: PreRoute
[11/20 16:34:15   126s]       RC Corner Indexes            0   
[11/20 16:34:15   126s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:34:15   126s] Resistance Scaling Factor    : 1.00000 
[11/20 16:34:15   126s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:34:15   126s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:34:15   126s] Shrink Factor                : 1.00000
[11/20 16:34:15   126s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:34:15   126s] Initializing multi-corner resistance tables ...
[11/20 16:34:15   126s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2398.348M)
[11/20 16:34:15   126s] doiPBLastSyncSlave
[11/20 16:34:15   126s] #################################################################################
[11/20 16:34:15   126s] # Design Stage: PreRoute
[11/20 16:34:15   126s] # Design Name: z80_topzera
[11/20 16:34:15   126s] # Design Mode: 90nm
[11/20 16:34:15   126s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:34:15   126s] # Parasitics Mode: No SPEF/RCDB
[11/20 16:34:15   126s] # Signoff Settings: SI Off 
[11/20 16:34:15   126s] #################################################################################
[11/20 16:34:15   126s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:34:15   126s] Calculate delays in Single mode...
[11/20 16:34:15   126s] Topological Sorting (CPU = 0:00:00.0, MEM = 2407.4M, InitMEM = 2407.4M)
[11/20 16:34:16   128s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:34:16   128s] End delay calculation. (MEM=2375.39 CPU=0:00:01.6 REAL=0:00:01.0)
[11/20 16:34:16   128s] *** CDM Built up (cpu=0:00:01.9  real=0:00:01.0  mem= 2375.4M) ***
[11/20 16:34:16   128s] Reported timing to dir ./timingReports
[11/20 16:34:16   128s] **opt_design ... cpu = 0:01:08, real = 0:00:46, mem = 1840.4M, totSessionCpu=0:02:08 **
[11/20 16:34:16   129s] 
[11/20 16:34:16   129s] ------------------------------------------------------------
[11/20 16:34:16   129s]      opt_design Final Summary                             
[11/20 16:34:16   129s] ------------------------------------------------------------
[11/20 16:34:16   129s] 
[11/20 16:34:16   129s] Setup views included:
[11/20 16:34:16   129s]  default_emulate_view 
[11/20 16:34:16   129s] 
[11/20 16:34:16   129s] +--------------------+---------+---------+---------+
[11/20 16:34:16   129s] |     Setup mode     |   all   | reg2reg | default |
[11/20 16:34:16   129s] +--------------------+---------+---------+---------+
[11/20 16:34:16   129s] |           WNS (ns):|  0.059  |  0.059  |  0.000  |
[11/20 16:34:16   129s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/20 16:34:16   129s] |    Violating Paths:|    0    |    0    |    0    |
[11/20 16:34:16   129s] |          All Paths:|  1052   |  1052   |    0    |
[11/20 16:34:16   129s] +--------------------+---------+---------+---------+
[11/20 16:34:16   129s] 
[11/20 16:34:16   129s] +----------------+-------------------------------+------------------+
[11/20 16:34:16   129s] |                |              Real             |       Total      |
[11/20 16:34:16   129s] |    DRVs        +------------------+------------+------------------|
[11/20 16:34:16   129s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:34:16   129s] +----------------+------------------+------------+------------------+
[11/20 16:34:16   129s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:34:16   129s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/20 16:34:16   129s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:34:16   129s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:34:16   129s] +----------------+------------------+------------+------------------+
[11/20 16:34:16   129s] 
[11/20 16:34:16   129s] Density: 16.719%
[11/20 16:34:16   129s] Routing Overflow: 0.16% H and 0.00% V
[11/20 16:34:16   129s] ------------------------------------------------------------
[11/20 16:34:16   129s] **opt_design ... cpu = 0:01:09, real = 0:00:46, mem = 1850.4M, totSessionCpu=0:02:09 **
[11/20 16:34:16   129s] *** Finished opt_design ***
[11/20 16:34:16   129s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:34:16   129s] UM:                                          0.000             0.059  final
[11/20 16:34:17   129s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:34:17   129s] UM:         72.02             49             0.000             0.059  opt_design_prects
[11/20 16:34:17   129s] 
[11/20 16:34:17   129s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:15 real=0:00:50.4)
[11/20 16:34:17   129s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.3 real=0:00:05.3)
[11/20 16:34:17   129s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:06.7 real=0:00:06.7)
[11/20 16:34:17   129s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:26.0 real=0:00:11.5)
[11/20 16:34:17   129s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:11.0 real=0:00:04.6)
[11/20 16:34:17   129s] 	OPT_RUNTIME:                wns (count =  2): (cpu=0:00:16.1 real=0:00:13.1)
[11/20 16:34:17   129s] 	OPT_RUNTIME:             wnsOpt (count =  2): (cpu=0:00:03.6 real=0:00:01.3)
[11/20 16:34:17   129s] 	OPT_RUNTIME:          phyUpdate (count =  3): (cpu=0:00:01.0 real=0:00:00.9)
[11/20 16:34:17   129s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:16.4 real=0:00:11.9)
[11/20 16:34:17   129s] Info: pop threads available for lower-level modules during optimization.
[11/20 16:34:17   129s] **place_opt_design ... cpu = 0:01:45, real = 0:01:09, mem = 1794.8M **
[11/20 16:34:17   129s] *** Finished GigaPlace ***
[11/20 16:34:17   129s] 
[11/20 16:34:17   129s] *** Summary of all messages that are not suppressed in this session:
[11/20 16:34:17   129s] Severity  ID               Count  Summary                                  
[11/20 16:34:17   129s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[11/20 16:34:17   129s] WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
[11/20 16:34:17   129s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[11/20 16:34:17   129s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/20 16:34:17   129s] WARNING   IMPSP-9100           2  Scan chains exist in this design but -ig...
[11/20 16:34:17   129s] WARNING   IMPOPT-7098          2  WARNING: %s is an undriven net with %d f...
[11/20 16:34:17   129s] *** Message Summary: 14 warning(s), 0 error(s)
[11/20 16:34:17   129s] 
[11/20 16:34:17   129s] [DEV]innovus 7> opt_design -pre_cts
opt_design -pre_cts
[11/20 16:34:23   129s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/20 16:34:23   129s] Core basic site is core
[11/20 16:34:23   130s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:34:23   130s] #spOpts: mergeVia=F 
[11/20 16:34:23   130s] Info: 8 threads available for lower-level modules during optimization.
[11/20 16:34:23   130s] GigaOpt running with 8 threads.
[11/20 16:34:23   130s] Summary for sequential cells idenfication: 
[11/20 16:34:23   130s] Identified SBFF number: 128
[11/20 16:34:23   130s] Identified MBFF number: 0
[11/20 16:34:23   130s] Not identified SBFF number: 0
[11/20 16:34:23   130s] Not identified MBFF number: 0
[11/20 16:34:23   130s] Number of sequential cells which are not FFs: 106
[11/20 16:34:23   130s] 
[11/20 16:34:26   132s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1803.8M, totSessionCpu=0:02:12 **
[11/20 16:34:26   132s] *** opt_design -pre_cts ***
[11/20 16:34:26   132s] DRC Margin: user margin 0.0; extra margin 0.2
[11/20 16:34:26   132s] Setup Target Slack: user slack 0; extra slack 0.1
[11/20 16:34:26   132s] Hold Target Slack: user slack 0
[11/20 16:34:26   132s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[11/20 16:34:26   132s] Summary for sequential cells idenfication: 
[11/20 16:34:26   132s] Identified SBFF number: 128
[11/20 16:34:26   132s] Identified MBFF number: 0
[11/20 16:34:26   132s] Not identified SBFF number: 0
[11/20 16:34:26   132s] Not identified MBFF number: 0
[11/20 16:34:26   132s] Number of sequential cells which are not FFs: 106
[11/20 16:34:26   132s] 
[11/20 16:34:26   132s] Start to check current routing status for nets...
[11/20 16:34:26   132s] Using hname+ instead name for net compare
[11/20 16:34:26   132s] Activating lazyNetListOrdering
[11/20 16:34:26   132s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[11/20 16:34:26   132s] All nets are already routed correctly.
[11/20 16:34:26   132s] End to check current routing status for nets (mem=1825.8M)
[11/20 16:34:26   133s] 
[11/20 16:34:26   133s] ------------------------------------------------------------
[11/20 16:34:26   133s]              Initial Summary                             
[11/20 16:34:26   133s] ------------------------------------------------------------
[11/20 16:34:26   133s] 
[11/20 16:34:26   133s] Setup views included:
[11/20 16:34:26   133s]  default_emulate_view 
[11/20 16:34:26   133s] 
[11/20 16:34:26   133s] +--------------------+---------+
[11/20 16:34:26   133s] |     Setup mode     |   all   |
[11/20 16:34:26   133s] +--------------------+---------+
[11/20 16:34:26   133s] |           WNS (ns):|  0.059  |
[11/20 16:34:26   133s] |           TNS (ns):|  0.000  |
[11/20 16:34:26   133s] |    Violating Paths:|    0    |
[11/20 16:34:26   133s] |          All Paths:|  1052   |
[11/20 16:34:26   133s] +--------------------+---------+
[11/20 16:34:26   133s] 
[11/20 16:34:26   133s] +----------------+-------------------------------+------------------+
[11/20 16:34:26   133s] |                |              Real             |       Total      |
[11/20 16:34:26   133s] |    DRVs        +------------------+------------+------------------|
[11/20 16:34:26   133s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:34:26   133s] +----------------+------------------+------------+------------------+
[11/20 16:34:26   133s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:34:26   133s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/20 16:34:26   133s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:34:26   133s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:34:26   133s] +----------------+------------------+------------+------------------+
[11/20 16:34:26   133s] 
[11/20 16:34:26   133s] Density: 16.719%
[11/20 16:34:26   133s] Routing Overflow: 0.16% H and 0.00% V
[11/20 16:34:26   133s] ------------------------------------------------------------
[11/20 16:34:26   133s] **opt_design ... cpu = 0:00:01, real = 0:00:00, mem = 1819.8M, totSessionCpu=0:02:13 **
[11/20 16:34:26   133s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/20 16:34:26   133s] PhyDesignGrid: maxLocalDensity 0.98
[11/20 16:34:26   133s] #spOpts: mergeVia=F 
[11/20 16:34:26   133s] PhyDesignGrid: maxLocalDensity 0.98
[11/20 16:34:26   133s] #spOpts: mergeVia=F 
[11/20 16:34:27   133s] *** Starting optimizing excluded clock nets MEM= 1823.8M) ***
[11/20 16:34:27   133s] *info: No excluded clock nets to be optimized.
[11/20 16:34:27   133s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1823.8M) ***
[11/20 16:34:27   133s] Summary for sequential cells idenfication: 
[11/20 16:34:27   133s] Identified SBFF number: 128
[11/20 16:34:27   133s] Identified MBFF number: 0
[11/20 16:34:27   133s] Not identified SBFF number: 0
[11/20 16:34:27   133s] Not identified MBFF number: 0
[11/20 16:34:27   133s] Number of sequential cells which are not FFs: 106
[11/20 16:34:27   133s] 
[11/20 16:34:27   133s] The useful skew maximum allowed delay is: 0.3
[11/20 16:34:27   134s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:34:27   134s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:34:27   134s] Info: 38 io nets excluded
[11/20 16:34:27   134s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:34:27   134s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:34:29   136s] PhyDesignGrid: maxLocalDensity 0.98
[11/20 16:34:32   139s] 
[11/20 16:34:32   139s] Netlist preparation processing... 
[11/20 16:34:32   139s] Removed 0 instance
[11/20 16:34:32   139s] **WARN: (IMPOPT-7098):	WARNING: w_nMREQ is an undriven net with 1 fanouts.
[11/20 16:34:32   139s] **WARN: (IMPOPT-7098):	WARNING: w_BUSRQ is an undriven net with 1 fanouts.
[11/20 16:34:32   139s] *info: Marking 0 isolation instances dont touch
[11/20 16:34:32   139s] *info: Marking 0 level shifter instances dont touch
[11/20 16:34:32   139s] **opt_design ... cpu = 0:00:07, real = 0:00:06, mem = 1900.2M, totSessionCpu=0:02:19 **
[11/20 16:34:32   139s] Begin: GigaOpt Global Optimization
[11/20 16:34:32   139s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:34:32   139s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:34:32   139s] Info: 38 io nets excluded
[11/20 16:34:32   139s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:34:32   139s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:34:32   139s] PhyDesignGrid: maxLocalDensity 1.20
[11/20 16:34:32   139s] #spOpts: mergeVia=F 
[11/20 16:34:37   144s] *info: 38 io nets excluded
[11/20 16:34:37   144s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:34:37   144s] *info: 2 clock nets excluded
[11/20 16:34:37   144s] *info: 2 special nets excluded.
[11/20 16:34:37   144s] *info: 1 ideal net excluded from IPO operation.
[11/20 16:34:37   144s] *info: 24 external nets with a tri-state driver excluded.
[11/20 16:34:37   144s] *info: 72 multi-driver nets excluded.
[11/20 16:34:37   144s] *info: 48 no-driver nets excluded.
[11/20 16:34:39   146s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/20 16:34:39   146s] +--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/20 16:34:39   146s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[11/20 16:34:39   146s] +--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/20 16:34:39   146s] |   0.000|   0.000|    16.72%|   0:00:00.0| 2632.0M|default_emulate_view|       NA| NA                                                 |
[11/20 16:34:39   146s] +--------+--------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/20 16:34:39   146s] 
[11/20 16:34:39   146s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2632.0M) ***
[11/20 16:34:39   146s] 
[11/20 16:34:39   146s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2632.0M) ***
[11/20 16:34:39   146s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/20 16:34:39   146s] End: GigaOpt Global Optimization
[11/20 16:34:39   146s] **opt_design ... cpu = 0:00:13, real = 0:00:13, mem = 1914.7M, totSessionCpu=0:02:26 **
[11/20 16:34:39   146s] 
[11/20 16:34:39   146s] Active setup views:
[11/20 16:34:39   146s]  default_emulate_view
[11/20 16:34:39   146s]   Dominating endpoints: 0
[11/20 16:34:39   146s]   Dominating TNS: -0.000
[11/20 16:34:39   146s] 
[11/20 16:34:39   146s] *** Timing NOT met, worst failing slack is 0.059
[11/20 16:34:39   146s] *** Check timing (0:00:00.0)
[11/20 16:34:39   146s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:34:39   146s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:34:39   146s] Info: 38 io nets excluded
[11/20 16:34:39   146s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:34:39   146s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:34:39   146s] **opt_design ... cpu = 0:00:14, real = 0:00:13, mem = 1912.7M, totSessionCpu=0:02:26 **
[11/20 16:34:39   146s] **INFO: Flow update: Design is easy to close.
[11/20 16:34:39   146s] setup target slack: 0.1
[11/20 16:34:39   146s] extra slack: 0.1
[11/20 16:34:39   146s] std delay: 0.0364
[11/20 16:34:39   146s] real setup target slack: 0.0364
[11/20 16:34:39   146s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[11/20 16:34:39   146s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[11/20 16:34:39   146s] [PSP] Started earlyGlobalRoute kernel
[11/20 16:34:39   146s] [PSP] Initial Peak syMemory usage = 1912.7 MB
[11/20 16:34:39   146s] (I)       Reading DB...
[11/20 16:34:39   146s] (I)       congestionReportName   : 
[11/20 16:34:39   146s] [NR-eagl] buildTerm2TermWires    : 0
[11/20 16:34:39   146s] [NR-eagl] doTrackAssignment      : 1
[11/20 16:34:39   146s] (I)       dumpBookshelfFiles     : 0
[11/20 16:34:39   146s] [NR-eagl] numThreads             : 1
[11/20 16:34:39   146s] [NR-eagl] honorMsvRouteConstraint: false
[11/20 16:34:39   146s] (I)       honorPin               : false
[11/20 16:34:39   146s] (I)       honorPinGuide          : true
[11/20 16:34:39   146s] (I)       honorPartition         : false
[11/20 16:34:39   146s] (I)       allowPartitionCrossover: false
[11/20 16:34:39   146s] (I)       honorSingleEntry       : true
[11/20 16:34:39   146s] (I)       honorSingleEntryStrong : true
[11/20 16:34:39   146s] (I)       handleViaSpacingRule   : false
[11/20 16:34:39   146s] (I)       PDConstraint           : none
[11/20 16:34:39   146s] [NR-eagl] honorClockSpecNDR      : 0
[11/20 16:34:39   146s] (I)       routingEffortLevel     : 3
[11/20 16:34:39   146s] [NR-eagl] minRouteLayer          : 2
[11/20 16:34:39   146s] [NR-eagl] maxRouteLayer          : 2147483647
[11/20 16:34:39   146s] (I)       numRowsPerGCell        : 1
[11/20 16:34:39   146s] (I)       speedUpLargeDesign     : 0
[11/20 16:34:39   146s] (I)       speedUpBlkViolationClean: 0
[11/20 16:34:39   146s] (I)       autoGCellMerging       : 1
[11/20 16:34:39   146s] (I)       multiThreadingTA       : 0
[11/20 16:34:39   146s] (I)       punchThroughDistance   : -1
[11/20 16:34:39   146s] (I)       blockedPinEscape       : 0
[11/20 16:34:39   146s] (I)       blkAwareLayerSwitching : 0
[11/20 16:34:39   146s] (I)       betterClockWireModeling: 0
[11/20 16:34:39   146s] (I)       scenicBound            : 1.15
[11/20 16:34:39   146s] (I)       maxScenicToAvoidBlk    : 100.00
[11/20 16:34:39   146s] (I)       source-to-sink ratio   : 0.00
[11/20 16:34:39   146s] (I)       targetCongestionRatio  : 1.00
[11/20 16:34:39   146s] (I)       layerCongestionRatio   : 0.70
[11/20 16:34:39   146s] (I)       m1CongestionRatio      : 0.10
[11/20 16:34:39   146s] (I)       m2m3CongestionRatio    : 0.70
[11/20 16:34:39   146s] (I)       pinAccessEffort        : 0.10
[11/20 16:34:39   146s] (I)       localRouteEffort       : 1.00
[11/20 16:34:39   146s] (I)       numSitesBlockedByOneVia: 8.00
[11/20 16:34:39   146s] (I)       supplyScaleFactorH     : 1.00
[11/20 16:34:39   146s] (I)       supplyScaleFactorV     : 1.00
[11/20 16:34:39   146s] (I)       highlight3DOverflowFactor: 0.00
[11/20 16:34:39   146s] (I)       skipTrackCommand             : 
[11/20 16:34:39   146s] (I)       readTROption           : true
[11/20 16:34:39   146s] (I)       extraSpacingBothSide   : false
[11/20 16:34:39   146s] [NR-eagl] numTracksPerClockWire  : 0
[11/20 16:34:39   146s] (I)       routeSelectedNetsOnly  : false
[11/20 16:34:39   146s] (I)       before initializing RouteDB syMemory usage = 1912.7 MB
[11/20 16:34:39   146s] (I)       starting read tracks
[11/20 16:34:39   146s] (I)       build grid graph
[11/20 16:34:39   146s] (I)       build grid graph start
[11/20 16:34:39   146s] (I)       build grid graph end
[11/20 16:34:39   146s] [NR-eagl] Layer1 has no routable track
[11/20 16:34:39   146s] [NR-eagl] Layer2 has single uniform track structure
[11/20 16:34:39   146s] [NR-eagl] Layer3 has single uniform track structure
[11/20 16:34:39   146s] [NR-eagl] Layer4 has single uniform track structure
[11/20 16:34:39   146s] [NR-eagl] Layer5 has single uniform track structure
[11/20 16:34:39   146s] [NR-eagl] Layer6 has single uniform track structure
[11/20 16:34:39   146s] (I)       Layer1   numNetMinLayer=2493
[11/20 16:34:39   146s] (I)       Layer2   numNetMinLayer=0
[11/20 16:34:39   146s] (I)       Layer3   numNetMinLayer=0
[11/20 16:34:39   146s] (I)       Layer4   numNetMinLayer=0
[11/20 16:34:39   146s] (I)       Layer5   numNetMinLayer=0
[11/20 16:34:39   146s] (I)       Layer6   numNetMinLayer=0
[11/20 16:34:39   146s] [NR-eagl] numViaLayers=5
[11/20 16:34:39   146s] (I)       end build via table
[11/20 16:34:39   146s] [NR-eagl] numRoutingBlks=0 numInstBlks=4934 numPGBlocks=13052 numBumpBlks=0 numBoundaryFakeBlks=0
[11/20 16:34:39   146s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[11/20 16:34:39   146s] (I)       num ignored nets =38
[11/20 16:34:39   146s] (I)       readDataFromPlaceDB
[11/20 16:34:39   146s] (I)       Read net information..
[11/20 16:34:39   146s] [NR-eagl] Read numTotalNets=2493  numIgnoredNets=0
[11/20 16:34:39   146s] (I)       Read testcase time = 0.000 seconds
[11/20 16:34:39   146s] 
[11/20 16:34:39   146s] (I)       totalGlobalPin=10425, totalPins=10435
[11/20 16:34:39   146s] (I)       Model blockage into capacity
[11/20 16:34:39   146s] (I)       Read numBlocks=20119  numPreroutedWires=0  numCapScreens=0
[11/20 16:34:39   146s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/20 16:34:39   146s] (I)       blocked area on Layer2 : 1078741590500  (82.48%)
[11/20 16:34:39   146s] (I)       blocked area on Layer3 : 1108357456900  (84.75%)
[11/20 16:34:39   146s] (I)       blocked area on Layer4 : 1091443908500  (83.45%)
[11/20 16:34:39   146s] (I)       blocked area on Layer5 : 1122344596500  (85.82%)
[11/20 16:34:39   146s] (I)       blocked area on Layer6 : 1115660283700  (85.31%)
[11/20 16:34:39   146s] (I)       Modeling time = 0.020 seconds
[11/20 16:34:39   146s] 
[11/20 16:34:39   146s] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[11/20 16:34:39   146s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1912.7 MB
[11/20 16:34:39   146s] (I)       Layer1  viaCost=200.00
[11/20 16:34:39   146s] (I)       Layer2  viaCost=100.00
[11/20 16:34:39   146s] (I)       Layer3  viaCost=100.00
[11/20 16:34:39   146s] (I)       Layer4  viaCost=100.00
[11/20 16:34:39   146s] (I)       Layer5  viaCost=200.00
[11/20 16:34:39   146s] (I)       ---------------------Grid Graph Info--------------------
[11/20 16:34:39   146s] (I)       routing area        :  (0, 0) - (1114000, 1174000)
[11/20 16:34:39   146s] (I)       core area           :  (267120, 267790) - (846920, 902190)
[11/20 16:34:39   146s] (I)       Site Width          :   630  (dbu)
[11/20 16:34:39   146s] (I)       Row Height          :  4880  (dbu)
[11/20 16:34:39   146s] (I)       GCell Width         :  4880  (dbu)
[11/20 16:34:39   146s] (I)       GCell Height        :  4880  (dbu)
[11/20 16:34:39   146s] (I)       grid                :   228   240     6
[11/20 16:34:39   146s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[11/20 16:34:39   146s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[11/20 16:34:39   146s] (I)       Default wire width  :   230   280   280   280   280   440
[11/20 16:34:39   146s] (I)       Default wire space  :   230   280   280   280   280   460
[11/20 16:34:39   146s] (I)       Default pitch size  :   460   630   610   630   610  1260
[11/20 16:34:39   146s] (I)       First Track Coord   :     0   315   610   315   610  1575
[11/20 16:34:39   146s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[11/20 16:34:39   146s] (I)       Total num of tracks :     0  1768  1924  1768  1924   883
[11/20 16:34:39   146s] (I)       Num of masks        :     1     1     1     1     1     1
[11/20 16:34:39   146s] (I)       --------------------------------------------------------
[11/20 16:34:39   146s] 
[11/20 16:34:39   146s] (I)       After initializing earlyGlobalRoute syMemory usage = 1914.9 MB
[11/20 16:34:39   146s] (I)       Loading and dumping file time : 0.07 seconds
[11/20 16:34:39   146s] (I)       ============= Initialization =============
[11/20 16:34:39   146s] [NR-eagl] EstWL : 60796
[11/20 16:34:39   146s] 
[11/20 16:34:39   146s] (I)       total 2D Cap : 539882 = (236406 H, 303476 V)
[11/20 16:34:39   146s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7970
[11/20 16:34:39   146s] (I)       ============  Phase 1a Route ============
[11/20 16:34:39   146s] (I)       Phase 1a runs 0.02 seconds
[11/20 16:34:39   146s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=8
[11/20 16:34:39   146s] [NR-eagl] Usage: 60798 = (28401 H, 32397 V) = (12.01% H, 13.70% V) = (1.386e+05um H, 1.581e+05um V)
[11/20 16:34:39   146s] [NR-eagl] 
[11/20 16:34:39   146s] (I)       ============  Phase 1b Route ============
[11/20 16:34:39   146s] (I)       Phase 1b runs 0.01 seconds
[11/20 16:34:39   146s] [NR-eagl] Usage: 60798 = (28401 H, 32397 V) = (12.01% H, 13.70% V) = (1.386e+05um H, 1.581e+05um V)
[11/20 16:34:39   146s] [NR-eagl] 
[11/20 16:34:39   146s] (I)       ============  Phase 1c Route ============
[11/20 16:34:39   146s] (I)       Level2 Grid: 46 x 48
[11/20 16:34:39   146s] (I)       Phase 1c runs 0.00 seconds
[11/20 16:34:39   146s] [NR-eagl] Usage: 60798 = (28401 H, 32397 V) = (12.01% H, 13.70% V) = (1.386e+05um H, 1.581e+05um V)
[11/20 16:34:39   146s] [NR-eagl] 
[11/20 16:34:39   146s] (I)       ============  Phase 1d Route ============
[11/20 16:34:39   146s] (I)       Phase 1d runs 0.00 seconds
[11/20 16:34:39   146s] [NR-eagl] Usage: 60798 = (28401 H, 32397 V) = (12.01% H, 13.70% V) = (1.386e+05um H, 1.581e+05um V)
[11/20 16:34:39   146s] [NR-eagl] 
[11/20 16:34:39   146s] (I)       ============  Phase 1e Route ============
[11/20 16:34:39   146s] (I)       Phase 1e runs 0.00 seconds
[11/20 16:34:39   146s] [NR-eagl] Usage: 60798 = (28401 H, 32397 V) = (12.01% H, 13.70% V) = (1.386e+05um H, 1.581e+05um V)
[11/20 16:34:39   146s] [NR-eagl] 
[11/20 16:34:39   146s] (I)       ============  Phase 1l Route ============
[11/20 16:34:39   146s] (I)       dpBasedLA: time=0.02  totalOF=170496  totalVia=22293  totalWL=60798  total(Via+WL)=83091 
[11/20 16:34:39   146s] (I)       Total Global Routing Runtime: 0.08 seconds
[11/20 16:34:39   146s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.15% H + 0.00% V
[11/20 16:34:39   146s] [NR-eagl] Overflow after earlyGlobalRoute 0.16% H + 0.00% V
[11/20 16:34:39   146s] 
[11/20 16:34:39   146s] [NR-eagl] End Peak syMemory usage = 1914.9 MB
[11/20 16:34:39   146s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.15 seconds
[11/20 16:34:39   146s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[11/20 16:34:39   146s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0[11/20 16:34:39   146s] 
[11/20 16:34:39   146s] ** np local hotspot detection info verbose **
.00 (area is in unit of 4 std-cell row bins)
[11/20 16:34:39   146s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[11/20 16:34:39   146s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[11/20 16:34:39   146s] 
[11/20 16:34:39   146s] Apply auto density screen in post-place stage.
[11/20 16:34:39   146s] Auto density screen increases utilization from 0.167 to 0.167
[11/20 16:34:39   146s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1914.9M
[11/20 16:34:39   146s] Total net length = 2.590e+05 (1.155e+05 1.435e+05) (ext = 0.000e+00)
[11/20 16:34:39   146s] *** Starting refinePlace (0:02:26 mem=1914.9M) ***
[11/20 16:34:39   146s] default core: bins with density >  0.75 =    0 % ( 0 / 156 )
[11/20 16:34:39   146s] Density distribution unevenness ratio = 29.881%
[11/20 16:34:39   146s] RPlace IncrNP: Rollback Lev = -5
[11/20 16:34:39   146s] RPlace: Density =0.571429, incremental np is triggered.
[11/20 16:34:39   146s] nrCritNet: 0.00% ( 0 / 2496 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[11/20 16:34:39   146s] incrNP running in 8 threads.
[11/20 16:34:39   146s] Congestion driven padding in post-place stage.
[11/20 16:34:40   146s] Congestion driven padding increases utilization from 0.625 to 0.621
[11/20 16:34:40   146s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:01.0 mem = 1914.9M
[11/20 16:34:42   154s] default core: bins with density >  0.75 =    0 % ( 0 / 156 )
[11/20 16:34:42   154s] Density distribution unevenness ratio = 28.32[11/20 16:34:42   154s] RPlace postIncrNP: Density = 0.571429 -> 0.551948.
2%
[11/20 16:34:42   154s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[11/20 16:34:42   154s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[11/20 16:34:42   154s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[11/20 16:34:42   154s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[11/20 16:34:42   154s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[11/20 16:34:42   154s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[11/20 16:34:42   154s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[11/20 16:34:42   154s] [CPU] RefinePlace/IncrNP (cpu=0:00:07.6, real=0:00:03.0, mem=1914.9MB) @(0:02:26 - 0:02:34).
[11/20 16:34:42   154s] Move report: incrNP moves 2779 insts, mean move: 13.97 um, max move: 65.04 um
[11/20 16:34:42   154s] 	Max move on inst (Z80_INST/execute__g143288): (541.80, 438.59) --> (592.20, 453.23)
[11/20 16:34:42   154s] Move report: Timing Driven Placement moves 2779 insts, mean move: 13.97 um, max move: 65.04 um
[11/20 16:34:42   154s] 	Max move on inst (Z80_INST/execute__g143288): (541.80, 438.59) --> (592.20, 453.23)
[11/20 16:34:42   154s] 	Runtime: CPU: 0:00:07.6 REAL: 0:00:03.0 MEM: 1914.9MB
[11/20 16:34:42   154s] default core: bins with density >  0.75 =    0 % ( 0 / 156 )
[11/20 16:34:42   154s] Density distribution unevenness ratio = 28.322%
[11/20 16:34:42   154s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 16:34:42   154s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1914.9MB) @(0:02:34 - 0:02:34).
[11/20 16:34:42   154s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:34:42   154s] wireLenOptFixPriorityInst 0 inst fixed
[11/20 16:34:42   154s] tweakage running in 8 threads.
[11/20 16:34:42   154s] Placement tweakage begins.
[11/20 16:34:42   154s] wire length = 3.093e+05
[11/20 16:34:42   154s] wire length = 3.050e+05
[11/20 16:34:42   154s] Placement tweakage ends.
[11/20 16:34:42   154s] Move report: tweak moves 108 insts, mean move: 12.71 um, max move: 25.20 um
[11/20 16:34:42   154s] 	Max move on inst (Z80_INST/execute__g143254): (337.68, 555.71) --> (312.48, 555.71)
[11/20 16:34:42   154s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=1914.9MB) @(0:02:34 - 0:02:34).
[11/20 16:34:42   154s] Move report: legalization moves 2 insts, mean move: 0.63 um, max move: 0.63 um
[11/20 16:34:42   154s] 	Max move on inst (Z80_INST/reg_file__b2v_latch_hl2_hi_latch_reg[4]): (785.61, 789.95) --> (786.24, 789.95)
[11/20 16:34:42   154s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1914.9MB) @(0:02:34 - 0:02:34).
[11/20 16:34:42   154s] Move report: Detail placement moves 110 insts, mean move: 12.49 um, max move: 25.20 um
[11/20 16:34:42   154s] 	Max move on inst (Z80_INST/execute__g143254): (337.68, 555.71) --> (312.48, 555.71)
[11/20 16:34:42   154s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1914.9MB
[11/20 16:34:42   154s] Statistics of distance of Instance movement in refine placement:
[11/20 16:34:42   154s]   maximum (X+Y) =        65.04 um
[11/20 16:34:42   154s]   inst (Z80_INST/execute__g143288) with max move: (541.8, 438.59) -> (592.2, 453.23)
[11/20 16:34:42   154s]   mean    (X+Y) =        14.13 um
[11/20 16:34:42   154s] Total instances flipped for WireLenOpt: 311
[11/20 16:34:42   154s] Total instances flipped, including legalization: 7
[11/20 16:34:42   154s] Summary Report:
[11/20 16:34:42   154s] Instances move: 2780 (out of 2[11/20 16:34:42   154s] Total instances moved : 2780
802 movable)
[11/20 16:34:42   154s] Mean displacement: 14.13 um
[11/20 16:34:42   154s] Max displacement: 65.04 um (Instance: Z80_INST/execute__g143288) (541.8, 438.59) -> (592.2, 453.23)
[11/20 16:34:42   154s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: AND2X1
[11/20 16:34:42   154s] Total net length = 2.501e+05 (1.134e+05 1.367e+05) (ext = 0.000e+00)
[11/20 16:34:42   154s] Runtime: CPU: 0[11/20 16:34:42   154s] [CPU] RefinePlace/total (cpu=0:00:08.0, real=0:00:03.0, mem=1914.9MB) @(0:02:26 - 0:02:34).
:00:08.0 REAL: 0:00:03.0 MEM: 1914.9MB
[11/20 16:34:42   154s] *** Finished refinePlace (0:02:34 mem=1914.9M) ***
[11/20 16:34:42   154s] Total net length = 2.500e+05 (1.129e+05 1.371e+05) (ext = 0.000e+00)
[11/20 16:34:42   154s] default core: bins with density >  0.75 =    0 % ( 0 / 156 )
[11/20 16:34:42   154s] Density distribution unevenness ratio = 28.322%
[11/20 16:34:42   154s] Trial Route Overflow 0(H) 0(V)
[11/20 16:34:42   155s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[11/20 16:34:42   155s] Starting congestion repair ...
[11/20 16:34:42   155s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[11/20 16:34:42   155s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[11/20 16:34:42   155s] (I)       Reading DB...
[11/20 16:34:42   155s] (I)       congestionReportName   : 
[11/20 16:34:42   155s] [NR-eagl] buildTerm2TermWires    : 1
[11/20 16:34:42   155s] [NR-eagl] doTrackAssignment      : 1
[11/20 16:34:42   155s] (I)       dumpBookshelfFiles     : 0
[11/20 16:34:42   155s] [NR-eagl] numThreads             : 1
[11/20 16:34:42   155s] [NR-eagl] honorMsvRouteConstraint: false
[11/20 16:34:42   155s] (I)       honorPin               : false
[11/20 16:34:42   155s] (I)       honorPinGuide          : true
[11/20 16:34:42   155s] (I)       honorPartition         : false
[11/20 16:34:42   155s] (I)       allowPartitionCrossover: false
[11/20 16:34:42   155s] (I)       honorSingleEntry       : true
[11/20 16:34:42   155s] (I)       honorSingleEntryStrong : true
[11/20 16:34:42   155s] (I)       handleViaSpacingRule   : false
[11/20 16:34:42   155s] (I)       PDConstraint           : none
[11/20 16:34:42   155s] [NR-eagl] honorClockSpecNDR      : 0
[11/20 16:34:42   155s] (I)       routingEffortLevel     : 3
[11/20 16:34:42   155s] [NR-eagl] minRouteLayer          : 2
[11/20 16:34:42   155s] [NR-eagl] maxRouteLayer          : 2147483647
[11/20 16:34:42   155s] (I)       numRowsPerGCell        : 1
[11/20 16:34:42   155s] (I)       speedUpLargeDesign     : 0
[11/20 16:34:42   155s] (I)       speedUpBlkViolationClean: 0
[11/20 16:34:42   155s] (I)       autoGCellMerging       : 1
[11/20 16:34:42   155s] (I)       multiThreadingTA       : 0
[11/20 16:34:42   155s] (I)       punchThroughDistance   : -1
[11/20 16:34:42   155s] (I)       blockedPinEscape       : 0
[11/20 16:34:42   155s] (I)       blkAwareLayerSwitching : 0
[11/20 16:34:42   155s] (I)       betterClockWireModeling: 0
[11/20 16:34:42   155s] (I)       scenicBound            : 1.15
[11/20 16:34:42   155s] (I)       maxScenicToAvoidBlk    : 100.00
[11/20 16:34:42   155s] (I)       source-to-sink ratio   : 0.00
[11/20 16:34:42   155s] (I)       targetCongestionRatio  : 1.00
[11/20 16:34:42   155s] (I)       layerCongestionRatio   : 0.70
[11/20 16:34:42   155s] (I)       m1CongestionRatio      : 0.10
[11/20 16:34:42   155s] (I)       m2m3CongestionRatio    : 0.70
[11/20 16:34:42   155s] (I)       pinAccessEffort        : 0.10
[11/20 16:34:42   155s] (I)       localRouteEffort       : 1.00
[11/20 16:34:42   155s] (I)       numSitesBlockedByOneVia: 8.00
[11/20 16:34:42   155s] (I)       supplyScaleFactorH     : 1.00
[11/20 16:34:42   155s] (I)       supplyScaleFactorV     : 1.00
[11/20 16:34:42   155s] (I)       highlight3DOverflowFactor: 0.00
[11/20 16:34:42   155s] (I)       skipTrackCommand             : 
[11/20 16:34:42   155s] (I)       readTROption           : true
[11/20 16:34:42   155s] (I)       extraSpacingBothSide   : false
[11/20 16:34:42   155s] [NR-eagl] numTracksPerClockWire  : 0
[11/20 16:34:42   155s] (I)       routeSelectedNetsOnly  : false
[11/20 16:34:42   155s] (I)       before initializing RouteDB syMemory usage = 1914.9 MB
[11/20 16:34:42   155s] (I)       starting read tracks
[11/20 16:34:42   155s] (I)       build grid graph
[11/20 16:34:42   155s] (I)       build grid graph start
[11/20 16:34:42   155s] [NR-eagl] Layer1 has no routable track
[11/20 16:34:42   155s] [NR-eagl] Layer2 has single uniform track structure
[11/20 16:34:42   155s] [NR-eagl] Layer3 has single uniform track structure
[11/20 16:34:42   155s] [NR-eagl] L[11/20 16:34:42   155s] (I)       ayer4 has single uniform track structure
[11/20 16:34:42   155s] [NR-eagl] Layer5 has single uniform track structure
[11/20 16:34:42   155s] [NR-eagl] Layer6 has single uniform track structure
build grid graph end
[11/20 16:34:42   155s] (I)       Layer1   numNetMinLayer=2493
[11/20 16:34:42   155s] (I)       Layer2   numNetMinLayer=0
[11/20 16:34:42   155s] (I)       Layer3   numNetMinLayer=0
[11/20 16:34:42   155s] (I)       Layer4   numNetMinLayer=0
[11/20 16:34:42   155s] (I)       Layer5   numNetMinLayer=0
[11/20 16:34:42   155s] (I)       Layer6   numNetMinLayer=0
[11/20 16:34:42   155s] [NR-eagl] numViaLayers=5
[11/20 16:34:42   155s] (I)       end build via table
[11/20 16:34:42   155s] [NR-eagl] numRoutingBlks=0 numInstBlks=4934 numPGBlocks=13052 numBumpBlks=0 numBoundaryFakeBlks=0
[11/20 16:34:42   155s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[11/20 16:34:42   155s] (I)       num ignored nets =38
[11/20 16:34:42   155s] (I)       readDataFromPlaceDB
[11/20 16:34:42   155s] (I)       Read net information..
[11/20 16:34:42   155s] [NR-eagl] Read numTotalNets=2493  numIgnoredNets=0
[11/20 16:34:42   155s] (I)       Read testcase time = 0.000 seconds
[11/20 16:34:42   155s] 
[11/20 16:34:42   155s] (I)       totalGlobalPin=10429, totalPins=10435
[11/20 16:34:42   155s] (I)       Model blockage into capacity
[11/20 16:34:42   155s] (I)       Read numBlocks=20119  numPreroutedWires=0  numCapScreens=0
[11/20 16:34:42   155s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/20 16:34:42   155s] (I)       blocked area on Layer2 : 1078741590500  (82.48%)
[11/20 16:34:42   155s] (I)       blocked area on Layer3 : 1108357456900  (84.75%)
[11/20 16:34:42   155s] (I)       blocked area on Layer4 : 1091443908500  (83.45%)
[11/20 16:34:42   155s] (I)       blocked area on Layer5 : 1122344596500  (85.82%)
[11/20 16:34:42   155s] (I)       blocked area on Layer6 : 1115660283700  (85.31%)
[11/20 16:34:42   155s] (I)       Modeling time = 0.020 seconds
[11/20 16:34:42   155s] 
[11/20 16:34:42   155s] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[11/20 16:34:42   155s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1914.9 MB
[11/20 16:34:42   155s] (I)       Layer1  viaCost=200.00
[11/20 16:34:42   155s] (I)       Layer2  viaCost=100.00
[11/20 16:34:42   155s] (I)       Layer3  viaCost=100.00
[11/20 16:34:42   155s] (I)       Layer4  viaCost=100.00
[11/20 16:34:42   155s] (I)       Layer5  viaCost=200.00
[11/20 16:34:42   155s] (I)       ---------------------Grid Graph Info--------------------
[11/20 16:34:42   155s] (I)       routing area        :  (0, 0) - (1114000, 1174000)
[11/20 16:34:42   155s] (I)       core area           :  (267120, 267790) - (846920, 902190)
[11/20 16:34:42   155s] (I)       Site Width          :   630  (dbu)
[11/20 16:34:42   155s] (I)       Row Height          :  4880  (dbu)
[11/20 16:34:42   155s] (I)       GCell Width         :  4880  (dbu)
[11/20 16:34:42   155s] (I)       GCell Height        :  4880  (dbu)
[11/20 16:34:42   155s] (I)       grid                :   228   240     6
[11/20 16:34:42   155s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[11/20 16:34:42   155s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[11/20 16:34:42   155s] (I)       Default wire width  :   230   280   280   280   280   440
[11/20 16:34:42   155s] (I)       Default wire space  :   230   280   280   280   280   460
[11/20 16:34:42   155s] (I)       Default pitch size  :   460   630   610   630   610  1260
[11/20 16:34:42   155s] (I)       First Track Coord   :     0   315   610   315   610  1575
[11/20 16:34:42   155s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[11/20 16:34:42   155s] (I)       Total num of tracks :     0  1768  1924  1768  1924   883
[11/20 16:34:42   155s] (I)       Num of masks        :     1     1     1     1     1     1
[11/20 16:34:42   155s] (I)       --------------------------------------------------------
[11/20 16:34:42   155s] 
[11/20 16:34:42   155s] (I)       After initializing earlyGlobalRoute syMemory usage = 1914.9 MB
[11/20 16:34:42   155s] (I)       Loading and dumping file time : 0.06 seconds
[11/20 16:34:42   155s] (I)       ============= Initialization =============
[11/20 16:34:42   155s] [NR-eagl] EstWL : 59503
[11/20 16:34:42   155s] 
[11/20 16:34:42   155s] (I)       total 2D Cap : 539882 = (236406 H, 303476 V)
[11/20 16:34:42   155s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7974
[11/20 16:34:42   155s] (I)       ============  Phase 1a Route ============
[11/20 16:34:42   155s] (I)       Phase 1a runs 0.02 seconds
[11/20 16:34:42   155s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=8
[11/20 16:34:42   155s] [NR-eagl] Usage: 59501 = (27930 H, 31571 V) = (11.81% H, 13.35% V) = (1.363e+05um H, 1.541e+05um V)
[11/20 16:34:42   155s] [NR-eagl] 
[11/20 16:34:42   155s] (I)       ============  Phase 1b Route ============
[11/20 16:34:42   155s] (I)       Phase 1b runs 0.00 seconds
[11/20 16:34:42   155s] [NR-eagl] Usage: 59501 = (27930 H, 31571 V) = (11.81% H, 13.35% V) = (1.363e+05um H, 1.541e+05um V)
[11/20 16:34:42   155s] [NR-eagl] 
[11/20 16:34:42   155s] (I)       [11/20 16:34:42   155s] [NR-eagl] earlyGlobalRoute overflow: 0.16% H + 0.01% V
[11/20 16:34:42   155s] 
============  Phase 1c Route ============
[11/20 16:34:42   155s] (I)       Level2 Grid: 46 x 48
[11/20 16:34:42   155s] (I)       Phase 1c runs 0.00 seconds
[11/20 16:34:42   155s] [NR-eagl] Usage: 59501 = (27930 H, 31571 V) = (11.81% H, 13.35% V) = (1.363e+05um H, 1.541e+05um V)
[11/20 16:34:42   155s] [NR-eagl] 
[11/20 16:34:42   155s] (I)       ============  Phase 1d Route ============
[11/20 16:34:42   155s] (I)       Phase 1d runs 0.01 seconds
[11/20 16:34:42   155s] [NR-eagl] Usage: 59501 = (27930 H, 31571 V) = (11.81% H, 13.35% V) = (1.363e+05um H, 1.541e+05um V)
[11/20 16:34:42   155s] [NR-eagl] 
[11/20 16:34:42   155s] (I)       ============  Phase 1e Route ============
[11/20 16:34:42   155s] (I)       Phase 1e runs 0.00 seconds
[11/20 16:34:42   155s] [NR-eagl] Usage: 59501 = (27930 H, 31571 V) = (11.81% H, 13.35% V) = (1.363e+05um H, 1.541e+05um V)
[11/20 16:34:42   155s] [NR-eagl] 
[11/20 16:34:42   155s] (I)       [11/20 16:34:42   155s] [NR-eagl] earlyGlobalRoute overflow: 0.16% H + 0.01% V
[11/20 16:34:42   155s] 
============  Phase 1l Route ============
[11/20 16:34:42   155s] (I)       dpBasedLA: time=0.01  totalOF=152436  totalVia=22217  totalWL=59501  total(Via+WL)=81718 
[11/20 16:34:42   155s] (I)       Total Global Routing Runtime: 0.08 seconds
[11/20 16:34:42   155s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.12% H + 0.00% V
[11/20 16:34:42   155s] [NR-eagl] Overflow after earlyGlobalRoute 0.12% H + 0.00% V
[11/20 16:34:42   155s] 
[11/20 16:34:42   155s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[11/20 16:34:42   155s] 
[11/20 16:34:42   155s] ** np local hotspot detection info verbose **
[11/20 16:34:42   155s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/20 16:34:42   155s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[11/20 16:34:42   155s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[11/20 16:34:42   155s] 
[11/20 16:34:42   155s] describeCongestion: hCong = 0.00 vCong = 0.00
[11/20 16:34:42   155s] Skipped repairing congestion.
[11/20 16:34:42   155s] (I)       ============= track Assignment ============
[11/20 16:34:42   155s] (I)       extract Global 3D Wires
[11/20 16:34:42   155s] (I)       Extract Global WL : time=0.00
[11/20 16:34:42   155s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[11/20 16:34:42   155s] (I)       track assignment initialization runtime=11237 millisecond
[11/20 16:34:42   155s] (I)       #threads=1 for track assignment
[11/20 16:34:42   155s] (I)       track assignment kernel runtime=51472 millisecond
[11/20 16:34:42   155s] (I)       End Greedy Track Assignment
[11/20 16:34:42   155s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 10435
[11/20 16:34:42   155s] [NR-eagl] Layer2(MET2)(V) length: 1.055451e+05um, number of vias: 16206
[11/20 16:34:42   155s] [NR-eagl] Layer3(MET3)(H) length: 1.194171e+05um, number of vias: 1330
[11/20 16:34:42   155s] [NR-eagl] Layer4(MET4)(V) length: 4.827292e+04um, number of vias: 348
[11/20 16:34:42   155s] [NR-eagl] Layer5(MET5)(H) length: 1.913938e+04um, number of vias: 28
[11/20 16:34:42   155s] [NR-eagl] Layer6(METTP)(V) length: 2.413770e+03um, number of vias: 0
[11/20 16:34:42   155s] [NR-eagl] Total length: 2.947883e+05um, number of vias: 28347
[11/20 16:34:42   155s] End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
[11/20 16:34:42   155s] Start to check current routing status for nets...
[11/20 16:34:42   155s] Using hname+ instead name for net compare
[11/20 16:34:42   155s] Activating lazyNetListOrdering
[11/20 16:34:42   155s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[11/20 16:34:42   155s] All nets are already routed correctly.
[11/20 16:34:42   155s] End to check current routing status for nets (mem=1902.6M)
[11/20 16:34:42   155s] Extraction called for design 'z80_topzera' of instances=2848 and nets=2542 using extraction engine 'preRoute' .
[11/20 16:34:42   155s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/20 16:34:42   155s] Type 'man IMPEXT-3530' for more detail.
[11/20 16:34:42   155s] PreRoute RC Extraction called for design z80_topzera.
[11/20 16:34:42   155s] RC Extraction called in multi-corner(1) mode.
[11/20 16:34:42   155s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/20 16:34:42   155s] Type 'man IMPEXT-6197' for more detail.
[11/20 16:34:42   155s] RCMode: PreRoute
[11/20 16:34:42   155s]       RC Corner Indexes            0   
[11/20 16:34:42   155s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:34:42   155s] Resistance Scaling Factor    : 1.00000 
[11/20 16:34:42   155s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:34:42   155s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:34:42   155s] Shrink Factor                : 1.00000
[11/20 16:34:42   155s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:34:42   155s] Updating RC grid for preRoute extraction ...
[11/20 16:34:42   155s] Initializing multi-corner resistance tables ...
[11/20 16:34:42   155s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1902.566M)
[11/20 16:34:42   155s] Compute RC Scale Done ...
[11/20 16:34:43   155s] #################################################################################
[11/20 16:34:43   155s] # Design Stage: PreRoute
[11/20 16:34:43   155s] # Design Name: z80_topzera
[11/20 16:34:43   155s] # Design Mode: 90nm
[11/20 16:34:43   155s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:34:43   155s] # Parasitics Mode: No SPEF/RCDB
[11/20 16:34:43   155s] # Signoff Settings: SI Off 
[11/20 16:34:43   155s] #################################################################################
[11/20 16:34:43   155s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:34:43   156s] Calculate delays in Single mode...
[11/20 16:34:43   156s] Topological Sorting (CPU = 0:00:00.0, MEM = 1899.6M, InitMEM = 1899.6M)
[11/20 16:34:43   157s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:34:43   157s] End delay calculation. (MEM=2327.45 CPU=0:00:01.5 REAL=0:00:00.0)
[11/20 16:34:43   157s] *** CDM Built up (cpu=0:00:01.8  real=0:00:00.0  mem= 2327.4M) ***
[11/20 16:34:43   157s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:00.0 totSessionCpu=0:02:37 mem=2327.4M)
[11/20 16:34:43   157s] 
[11/20 16:34:43   157s] ------------------------------------------------------------
[11/20 16:34:43   157s]      Summary (cpu=0.15min real=0.05min mem=1850.6M)                             
[11/20 16:34:43   157s] ------------------------------------------------------------
[11/20 16:34:43   157s] 
[11/20 16:34:43   157s] Setup views included:
[11/20 16:34:43   157s]  default_emulate_view 
[11/20 16:34:43   157s] 
[11/20 16:34:43   157s] +--------------------+---------+
[11/20 16:34:43   157s] |     Setup mode     |   all   |
[11/20 16:34:43   157s] +--------------------+---------+
[11/20 16:34:43   157s] |           WNS (ns):| -0.071  |
[11/20 16:34:43   157s] |           TNS (ns):| -0.071  |
[11/20 16:34:43   157s] |    Violating Paths:|    1    |
[11/20 16:34:43   157s] |          All Paths:|  1052   |
[11/20 16:34:43   157s] +--------------------+---------+
[11/20 16:34:43   157s] 
[11/20 16:34:43   157s] +----------------+-------------------------------+------------------+
[11/20 16:34:43   157s] |                |              Real             |       Total      |
[11/20 16:34:43   157s] |    DRVs        +------------------+------------+------------------|
[11/20 16:34:43   157s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:34:43   157s] +----------------+------------------+------------+------------------+
[11/20 16:34:43   157s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:34:43   157s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/20 16:34:43   157s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:34:43   157s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:34:43   157s] +----------------+------------------+------------+------------------+
[11/20 16:34:43   157s] 
[11/20 16:34:43   157s] Density: 16.719%
[11/20 16:34:43   157s] ------------------------------------------------------------
[11/20 16:34:43   157s] **opt_design ... cpu = 0:00:25, real = 0:00:17, mem = 1879.1M, totSessionCpu=0:02:37 **
[11/20 16:34:43   157s] *** Timing NOT met, worst failing slack is -0.071
[11/20 16:34:43   157s] *** Check timing (0:00:00.0)
[11/20 16:34:43   158s] Begin: GigaOpt Optimization in WNS mode
[11/20 16:34:43   158s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:34:43   158s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:34:43   158s] Info: 38 io nets excluded
[11/20 16:34:43   158s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:34:43   158s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:34:43   158s] PhyDesignGrid: maxLocalDensity 1.00
[11/20 16:34:49   163s] *info: 38 io nets excluded
[11/20 16:34:49   163s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:34:49   163s] *info: 2 clock nets excluded
[11/20 16:34:49   163s] *info: 2 special nets excluded.
[11/20 16:34:49   163s] *info: 1 ideal net excluded from IPO operation.
[11/20 16:34:49   163s] *info: 24 external nets with a tri-state driver excluded.
[11/20 16:34:49   163s] *info: 72 multi-driver nets excluded.
[11/20 16:34:49   163s] *info: 48 no-driver nets excluded.
[11/20 16:34:49   163s] Effort level <high> specified for reg2reg path_group
[11/20 16:34:49   164s] ** GigaOpt Optimizer WNS Slack -0.071 TNS Slack -0.071 Density 16.72
[11/20 16:34:49   164s] Optimizer WNS Pass 0
[11/20 16:34:49   164s] Active Path Group: reg2reg  
[11/20 16:34:49   164s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/20 16:34:49   164s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[11/20 16:34:49   164s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/20 16:34:49   164s] |  -0.071|   -0.071|  -0.071|   -0.071|    16.72%|   0:00:00.0| 2623.6M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[5]/D    |
[11/20 16:34:50   165s] |   0.007|    0.007|   0.000|    0.000|    16.72%|   0:00:01.0| 2662.5M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[15]/D   |
[11/20 16:34:50   165s] |   0.055|    0.218|   0.000|    0.000|    16.72%|   0:00:00.0| 2662.5M|                  NA|       NA| NA                                                 |
[11/20 16:34:50   165s] |   0.055|    0.218|   0.000|    0.000|    16.72%|   0:00:00.0| 2662.5M|default_emulate_view|       NA| NA                                                 |
[11/20 16:34:50   165s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/20 16:34:50   165s] 
[11/20 16:34:50   165s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=2662.5M) ***
[11/20 16:34:50   165s] 
[11/20 16:34:50   165s] *** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:01.0 mem=2662.5M) ***
[11/20 16:34:50   165s] ** GigaOpt Optimizer WNS Slack 0.055 TNS Slack 0.000 Density 16.72
[11/20 16:34:50   165s] *** Starting refinePlace (0:02:45 mem=2698.5M) ***
[11/20 16:34:50   165s] Total net length = 2.525e+05 (1.139e+05 1.386e+05) (ext = 0.000e+00)
[11/20 16:34:50   165s] default core: bins with density >  0.75 =    0 % ( 0 / 156 )
[11/20 16:34:50   165s] Density distribution unevenness ratio = 28.[11/20 16:34:50   165s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2698.5MB) @(0:02:45 - 0:02:45).
312%
[11/20 16:34:50   165s] Starting refinePlace ...
[11/20 16:34:50   165s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:34:50   165s] default core: bins with density >  0.75 =    0 % ( 0 / 156 )
[11/20 16:34:50   165s] Density distribution unevenness ratio = 28.312%
[11/20 16:34:50   165s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 16:34:50   165s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2698.5MB) @(0:02:45 - 0:02:45).
[11/20 16:34:50   165s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:34:50   165s] wireLenOptFixPriorityInst 0 inst fixed
[11/20 16:34:50   165s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:34:50   165s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2698.5MB) @(0:02:45 - 0:02:45).
[11/20 16:34:50   165s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:34:50   165s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2698.5MB
[11/20 16:34:50   165s] Statistics of distance of Instance movement in refine placement:
[11/20 16:34:50   165s]   maximum (X+Y) =         0.00 um
[11/20 16:34:50   165s]   mean    (X+Y) =         0.00 um
[11/20 16:34:50   165s] Total instances moved : 0
[11/20 16:34:50   165s] Summary Report:
[11/20 16:34:50   165s] Instances move: 0 (out of 2802 movable)
[11/20 16:34:50   165s] Mean displacement: 0.00 um
[11/20 16:34:50   165s] Max displacement: 0.00 um 
[11/20 16:34:50   165s] Total net length = 2.525e+05 (1.139e+05 1.386e+05) (ext = 0.000e+00)
[11/20 16:34:50   165s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2698.5MB) @(0:02:45 - 0:02:45).
[11/20 16:34:50   165s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2698.5MB
[11/20 16:34:50   165s] *** Finished refinePlace (0:02:45 mem=2698.5M) ***
[11/20 16:34:50   165s] *** maximum move = 0.00 um ***
[11/20 16:34:50   165s] *** Finished re-routing un-routed nets (2698.5M) ***
[11/20 16:34:50   165s] 
[11/20 16:34:50   165s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=2698.5M) ***
[11/20 16:34:50   166s] ** GigaOpt Optimizer WNS Slack 0.055 TNS Slack 0.000 Density 16.72
[11/20 16:34:50   166s] 
[11/20 16:34:50   166s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.3 real=0:00:01.0 mem=2698.5M) ***
[11/20 16:34:50   166s] 
[11/20 16:34:50   166s] End: GigaOpt Optimization in WNS mode
[11/20 16:34:51   166s] 
[11/20 16:34:51   166s] ------------------------------------------------------------
[11/20 16:34:51   166s]      Summary (cpu=0.13min real=0.12min mem=1946.0M)                             
[11/20 16:34:51   166s] ------------------------------------------------------------
[11/20 16:34:51   166s] 
[11/20 16:34:51   166s] Setup views included:
[11/20 16:34:51   166s]  default_emulate_view 
[11/20 16:34:51   166s] 
[11/20 16:34:51   166s] +--------------------+---------+---------+---------+
[11/20 16:34:51   166s] |     Setup mode     |   all   | reg2reg | default |
[11/20 16:34:51   166s] +--------------------+---------+---------+---------+
[11/20 16:34:51   166s] |           WNS (ns):|  0.218  |  0.218  |  0.000  |
[11/20 16:34:51   166s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/20 16:34:51   166s] |    Violating Paths:|    0    |    0    |    0    |
[11/20 16:34:51   166s] |          All Paths:|  1052   |  1052   |    0    |
[11/20 16:34:51   166s] +--------------------+---------+---------+---------+
[11/20 16:34:51   166s] 
[11/20 16:34:51   166s] +----------------+-------------------------------+------------------+
[11/20 16:34:51   166s] |                |              Real             |       Total      |
[11/20 16:34:51   166s] |    DRVs        +------------------+------------+------------------|
[11/20 16:34:51   166s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:34:51   166s] +----------------+------------------+------------+------------------+
[11/20 16:34:51   166s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:34:51   166s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/20 16:34:51   166s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:34:51   166s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:34:51   166s] +----------------+------------------+------------+------------------+
[11/20 16:34:51   166s] 
[11/20 16:34:51   166s] Density: 16.722%
[11/20 16:34:51   166s] Routing Overflow: 0.12% H and 0.00% V
[11/20 16:34:51   166s] ------------------------------------------------------------
[11/20 16:34:51   166s] **opt_design ... cpu = 0:00:34, real = 0:00:25, mem = 1944.0M, totSessionCpu=0:02:46 **
[11/20 16:34:51   166s] *** Timing Is met
[11/20 16:34:51   166s] *** Check timing (0:00:00.0)
[11/20 16:34:51   166s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:34:51   166s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:34:51   166s] Info: 38 io nets excluded
[11/20 16:34:51   166s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:34:51   166s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:34:51   166s] Begin: Area Reclaim Optimization
[11/20 16:34:51   166s] PhyDesignGrid: maxLocalDensity 0.98
[11/20 16:34:51   166s] #spOpts: mergeVia=F 
[11/20 16:34:51   166s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 16.72
[11/20 16:34:51   166s] +----------+---------+--------+--------+------------+--------+
[11/20 16:34:51   166s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/20 16:34:51   166s] +----------+---------+--------+--------+------------+--------+
[11/20 16:34:51   166s] |    16.72%|        -|   0.000|   0.000|   0:00:00.0| 2670.1M|
[11/20 16:34:51   166s] |    16.72%|        0|   0.000|   0.000|   0:00:00.0| 2670.1M|
[11/20 16:34:51   168s] |    16.70%|       15|   0.000|   0.000|   0:00:00.0| 2670.1M|
[11/20 16:34:51   168s] |    16.70%|        0|   0.000|   0.000|   0:00:00.0| 2670.1M|
[11/20 16:34:51   168s] +----------+---------+--------+--------+------------+--------+
[11/20 16:34:51   168s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 16.70
[11/20 16:34:51   168s] 
[11/20 16:34:51   168s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 15 **
[11/20 16:34:51   168s] --------------------------------------------------------------
[11/20 16:34:51   168s] |                                   | Total     | Sequential |
[11/20 16:34:51   168s] --------------------------------------------------------------
[11/20 16:34:51   168s] | Num insts resized                 |      15  |       7    |
[11/20 16:34:51   168s] | Num insts undone                  |       0  |       0    |
[11/20 16:34:51   168s] | Num insts Downsized               |      15  |       7    |
[11/20 16:34:51   168s] | Num insts Samesized               |       0  |       0    |
[11/20 16:34:51   168s] | Num insts Upsized                 |       0  |       0    |
[11/20 16:34:51   168s] | Num multiple commits+uncommits    |       0  |       -    |
[11/20 16:34:51   168s] --------------------------------------------------------------
[11/20 16:34:51   168s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:00.0) **
[11/20 16:34:52   168s] *** Starting refinePlace (0:02:48 mem=2686.1M) ***
[11/20 16:34:52   168s] Total net length = 2.525e+05 (1.139e+05 1.386e+05) (ext = 0.000e+00)
[11/20 16:34:52   168s] Starting refinePlace ...
[11/20 16:34:52   168s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:34:52   168s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:34:52   168s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2686.1MB) @(0:02:48 - 0:02:48).
[11/20 16:34:52   168s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:34:52   168s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2686.1MB
[11/20 16:34:52   168s] Statistics of distance of Instance movement in refine placement:
[11/20 16:34:52   168s]   maximum (X+Y) =         0.00 um
[11/20 16:34:52   168s]   mean    (X+Y) =         0.00 um
[11/20 16:34:52   168s] Total instances moved : 0
[11/20 16:34:52   168s] Summary Report:
[11/20 16:34:52   168s] Instances move: 0 (out of 2802 movable)
[11/20 16:34:52   168s] Mean displacement: 0.00 um
[11/20 16:34:52   168s] Max displacement: 0.00 um 
[11/20 16:34:52   168s] Total net length = 2.525[11/20 16:34:52   168s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2686.1MB) @(0:02:48 - 0:02:48).
e+05 (1.139e+05 1.386e+05) (ext = 0.000e+00)
[11/20 16:34:52   168s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2686.1MB
[11/20 16:34:52   168s] *** Finished refinePlace (0:02:48 mem=2686.1M) ***
[11/20 16:34:52   168s] *** maximum move = 0.00 um ***
[11/20 16:34:52   168s] *** Finished re-routing un-routed nets (2686.1M) ***
[11/20 16:34:52   168s] 
[11/20 16:34:52   168s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=2686.1M) ***
[11/20 16:34:52   168s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1962.27M, totSessionCpu=0:02:48).
[11/20 16:34:52   168s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[11/20 16:34:52   168s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[11/20 16:34:52   168s] [PSP] Started earlyGlobalRoute kernel
[11/20 16:34:52   168s] [PSP] Initial Peak syMemory usage = 1962.3 MB
[11/20 16:34:52   168s] (I)       Reading DB...
[11/20 16:34:52   168s] (I)       congestionReportName   : 
[11/20 16:34:52   168s] [NR-eagl] buildTerm2TermWires    : 1
[11/20 16:34:52   168s] [NR-eagl] doTrackAssignment      : 1
[11/20 16:34:52   168s] (I)       dumpBookshelfFiles     : 0
[11/20 16:34:52   168s] [NR-eagl] numThreads             : 1
[11/20 16:34:52   168s] [NR-eagl] honorMsvRouteConstraint: false
[11/20 16:34:52   168s] (I)       honorPin               : false
[11/20 16:34:52   168s] (I)       honorPinGuide          : true
[11/20 16:34:52   168s] (I)       honorPartition         : false
[11/20 16:34:52   168s] (I)       allowPartitionCrossover: false
[11/20 16:34:52   168s] (I)       honorSingleEntry       : true
[11/20 16:34:52   168s] (I)       honorSingleEntryStrong : true
[11/20 16:34:52   168s] (I)       handleViaSpacingRule   : false
[11/20 16:34:52   168s] (I)       PDConstraint           : none
[11/20 16:34:52   168s] [NR-eagl] honorClockSpecNDR      : 0
[11/20 16:34:52   168s] (I)       routingEffortLevel     : 3
[11/20 16:34:52   168s] [NR-eagl] minRouteLayer          : 2
[11/20 16:34:52   168s] [NR-eagl] maxRouteLayer          : 2147483647
[11/20 16:34:52   168s] (I)       numRowsPerGCell        : 1
[11/20 16:34:52   168s] (I)       speedUpLargeDesign     : 0
[11/20 16:34:52   168s] (I)       speedUpBlkViolationClean: 0
[11/20 16:34:52   168s] (I)       autoGCellMerging       : 1
[11/20 16:34:52   168s] (I)       multiThreadingTA       : 0
[11/20 16:34:52   168s] (I)       punchThroughDistance   : -1
[11/20 16:34:52   168s] (I)       blockedPinEscape       : 0
[11/20 16:34:52   168s] (I)       blkAwareLayerSwitching : 0
[11/20 16:34:52   168s] (I)       betterClockWireModeling: 0
[11/20 16:34:52   168s] (I)       scenicBound            : 1.15
[11/20 16:34:52   168s] (I)       maxScenicToAvoidBlk    : 100.00
[11/20 16:34:52   168s] (I)       source-to-sink ratio   : 0.00
[11/20 16:34:52   168s] (I)       targetCongestionRatio  : 1.00
[11/20 16:34:52   168s] (I)       layerCongestionRatio   : 0.70
[11/20 16:34:52   168s] (I)       m1CongestionRatio      : 0.10
[11/20 16:34:52   168s] (I)       m2m3CongestionRatio    : 0.70
[11/20 16:34:52   168s] (I)       pinAccessEffort        : 0.10
[11/20 16:34:52   168s] (I)       localRouteEffort       : 1.00
[11/20 16:34:52   168s] (I)       numSitesBlockedByOneVia: 8.00
[11/20 16:34:52   168s] (I)       supplyScaleFactorH     : 1.00
[11/20 16:34:52   168s] (I)       supplyScaleFactorV     : 1.00
[11/20 16:34:52   168s] (I)       highlight3DOverflowFactor: 0.00
[11/20 16:34:52   168s] (I)       skipTrackCommand             : 
[11/20 16:34:52   168s] (I)       readTROption           : true
[11/20 16:34:52   168s] (I)       extraSpacingBothSide   : false
[11/20 16:34:52   168s] [NR-eagl] numTracksPerClockWire  : 0
[11/20 16:34:52   168s] (I)       routeSelectedNetsOnly  : false
[11/20 16:34:52   168s] (I)       before initializing RouteDB syMemory usage = 1962.3 MB
[11/20 16:34:52   168s] (I)       starting read tracks
[11/20 16:34:52   168s] (I)       build grid graph
[11/20 16:34:52   168s] (I)       build grid graph start
[11/20 16:34:52   168s] (I)       [11/20 16:34:52   168s] [NR-eagl] Layer1 has no routable track
[11/20 16:34:52   168s] [NR-eagl] Layer2 has single uniform track structure
[11/20 16:34:52   168s] [NR-eagl] build grid graph end
Layer3 has single uniform track structure
[11/20 16:34:52   168s] [NR-eagl] Layer4 has single uniform track structure
[11/20 16:34:52   168s] [NR-eagl] Layer5 has single uniform track structure
[11/20 16:34:52   168s] [NR-eagl] Layer6 has single uniform track structure
[11/20 16:34:52   168s] (I)       Layer1   numNetMinLayer=2493
[11/20 16:34:52   168s] (I)       Layer2   numNetMinLayer=0
[11/20 16:34:52   168s] (I)       Layer3   numNetMinLayer=0
[11/20 16:34:52   168s] (I)       Layer4   numNetMinLayer=0
[11/20 16:34:52   168s] (I)       Layer5   numNetMinLayer=0
[11/20 16:34:52   168s] (I)       Layer6   numNetMinLayer=0
[11/20 16:34:52   168s] [NR-eagl] numViaLayers=5
[11/20 16:34:52   168s] (I)       end build via table
[11/20 16:34:52   168s] [NR-eagl] numRoutingBlks=0 numInstBlks=4934 numPGBlocks=13052 numBumpBlks=0 numBoundaryFakeBlks=0
[11/20 16:34:52   168s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[11/20 16:34:52   168s] (I)       num ignored nets =38
[11/20 16:34:52   168s] (I)       readDataFromPlaceDB
[11/20 16:34:52   168s] (I)       Read net information..
[11/20 16:34:52   168s] [NR-eagl] Read numTotalNets=2493  numIgnoredNets=0
[11/20 16:34:52   168s] (I)       Read testcase time = 0.000 seconds
[11/20 16:34:52   168s] 
[11/20 16:34:52   168s] (I)       totalGlobalPin=10429, totalPins=10435
[11/20 16:34:52   168s] (I)       Model blockage into capacity
[11/20 16:34:52   168s] (I)       Read numBlocks=20119  numPreroutedWires=0  numCapScreens=0
[11/20 16:34:52   168s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/20 16:34:52   168s] (I)       blocked area on Layer2 : 1078741590500  (82.48%)
[11/20 16:34:52   168s] (I)       blocked area on Layer3 : 1108357456900  (84.75%)
[11/20 16:34:52   168s] (I)       blocked area on Layer4 : 1091443908500  (83.45%)
[11/20 16:34:52   168s] (I)       blocked area on Layer5 : 1122344596500  (85.82%)
[11/20 16:34:52   168s] (I)       blocked area on Layer6 : 1115660283700  (85.31%)
[11/20 16:34:52   168s] (I)       Modeling time = 0.010 seconds
[11/20 16:34:52   168s] 
[11/20 16:34:52   168s] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[11/20 16:34:52   168s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1962.3 MB
[11/20 16:34:52   168s] (I)       Layer1  viaCost=200.00
[11/20 16:34:52   168s] (I)       Layer2  viaCost=100.00
[11/20 16:34:52   168s] (I)       Layer3  viaCost=100.00
[11/20 16:34:52   168s] (I)       Layer4  viaCost=100.00
[11/20 16:34:52   168s] (I)       Layer5  viaCost=200.00
[11/20 16:34:52   168s] (I)       ---------------------Grid Graph Info--------------------
[11/20 16:34:52   168s] (I)       routing area        :  (0, 0) - (1114000, 1174000)
[11/20 16:34:52   168s] (I)       core area           :  (267120, 267790) - (846920, 902190)
[11/20 16:34:52   168s] (I)       Site Width          :   630  (dbu)
[11/20 16:34:52   168s] (I)       Row Height          :  4880  (dbu)
[11/20 16:34:52   168s] (I)       GCell Width         :  4880  (dbu)
[11/20 16:34:52   168s] (I)       GCell Height        :  4880  (dbu)
[11/20 16:34:52   168s] (I)       grid                :   228   240     6
[11/20 16:34:52   168s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[11/20 16:34:52   168s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[11/20 16:34:52   168s] (I)       Default wire width  :   230   280   280   280   280   440
[11/20 16:34:52   168s] (I)       Default wire space  :   230   280   280   280   280   460
[11/20 16:34:52   168s] (I)       Default pitch size  :   460   630   610   630   610  1260
[11/20 16:34:52   168s] (I)       First Track Coord   :     0   315   610   315   610  1575
[11/20 16:34:52   168s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[11/20 16:34:52   168s] (I)       Total num of tracks :     0  1768  1924  1768  1924   883
[11/20 16:34:52   168s] (I)       Num of masks        :     1     1     1     1     1     1
[11/20 16:34:52   168s] (I)       --------------------------------------------------------
[11/20 16:34:52   168s] 
[11/20 16:34:52   168s] (I)       After initializing earlyGlobalRoute syMemory usage = 1964.5 MB
[11/20 16:34:52   168s] (I)       Loading and dumping file time : 0.06 seconds
[11/20 16:34:52   168s] (I)       ============= Initialization =============
[11/20 16:34:52   168s] [NR-eagl] EstWL : 59507
[11/20 16:34:52   168s] 
[11/20 16:34:52   168s] (I)       total 2D Cap : 539882 = (236406 H, 303476 V)
[11/20 16:34:52   168s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7974
[11/20 16:34:52   168s] (I)       ============  Phase 1a Route ============
[11/20 16:34:52   168s] (I)       Phase 1a runs 0.01 seconds
[11/20 16:34:52   168s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=8
[11/20 16:34:52   168s] [NR-eagl] Usage: 59506 = (27933 H, 31573 V) = (11.82% H, 13.36% V) = (1.363e+05um H, 1.541e+05um V)
[11/20 16:34:52   168s] [NR-eagl] 
[11/20 16:34:52   168s] (I)       ============  Phase 1b Route ============
[11/20 16:34:52   168s] (I)       Phase 1b runs 0.00 seconds
[11/20 16:34:52   168s] [NR-eagl] Usage: 59506 = (27933 H, 31573 V) = (11.82% H, 13.36% V) = (1.363e+05um H, 1.541e+05um V)
[11/20 16:34:52   168s] [NR-eagl] 
[11/20 16:34:52   168s] (I)       ============  Phase 1c Route ============
[11/20 16:34:52   168s] [NR-eagl] earlyGlobalRoute overflow: 0.16% H + 0.01% V
[11/20 16:34:52   168s] 
[11/20 16:34:52   168s] (I)       Level2 Grid: 46 x 48
[11/20 16:34:52   168s] (I)       Phase 1c runs 0.00 seconds
[11/20 16:34:52   168s] [NR-eagl] Usage: 59506 = (27933 H, 31573 V) = (11.82% H, 13.36% V) = (1.363e+05um H, 1.541e+05um V)
[11/20 16:34:52   168s] [NR-eagl] 
[11/20 16:34:52   168s] (I)       ============  Phase 1d Route ============
[11/20 16:34:52   168s] (I)       Phase 1d runs 0.00 seconds
[11/20 16:34:52   168s] [NR-eagl] Usage: 59506 = (27933 H, 31573 V) = (11.82% H, 13.36% V) = (1.363e+05um H, 1.541e+05um V)
[11/20 16:34:52   168s] [NR-eagl] 
[11/20 16:34:52   168s] (I)       ============  Phase 1e Route ============
[11/20 16:34:52   168s] (I)       Phase 1e runs 0.01 seconds
[11/20 16:34:52   168s] [NR-eagl] Usage: 59506 = (27933 H, 31573 V) = (11.82% H, 13.36% V) = (1.363e+05um H, 1.541e+05um V)
[11/20 16:34:52   168s] [NR-eagl] 
[11/20 16:34:52   168s] (I)       [11/20 16:34:52   168s] [NR-eagl] earlyGlobalRoute overflow: 0.16% H + 0.01% V
[11/20 16:34:52   168s] 
[11/20 16:34:52   168s] (I)       dpBasedLA: time=0.02  totalOF=158057  totalVia=22213  totalWL=59506  total(Via+WL)=81719 
[11/20 16:34:52   168s] (I)       Total Global Routing Runtime: 0.07 seconds
[11/20 16:34:52   168s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.12% H + 0.00% V
[11/20 16:34:52   168s] [NR-eagl] Overflow after earlyGlobalRoute 0.12% H + 0.00% V
[11/20 16:34:52   168s] 
[11/20 16:34:52   168s] (I)       ============= track Assignment ============
[11/20 16:34:52   168s] (I)       extract Global 3D Wires
[11/20 16:34:52   168s] (I)       Extract Global WL : time=0.00
[11/20 16:34:52   168s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[11/20 16:34:52   168s] (I)       track assignment initialization runtime=10209 millisecond
[11/20 16:34:52   168s] (I)       #threads=1 for track assignment
[11/20 16:34:52   168s] (I)       track assignment kernel runtime=48643 millisecond
[11/20 16:34:52   168s] (I)       End Greedy Track Assignment
[11/20 16:34:52   168s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 10435
[11/20 16:34:52   168s] [NR-eagl] Layer2(MET2)(V) length: 1.059364e+05um, number of vias: 16223
[11/20 16:34:52   168s] [NR-eagl] Layer3(MET3)(H) length: 1.194663e+05um, number of vias: 1325
[11/20 16:34:52   168s] [NR-eagl] Layer4(MET4)(V) length: 4.788129e+04um, number of vias: 346
[11/20 16:34:52   168s] [NR-eagl] Layer5(MET5)(H) length: 1.909813e+04um, number of vias: 28
[11/20 16:34:52   168s] [NR-eagl] Layer6(METTP)(V) length: 2.413770e+03um, number of vias: 0
[11/20 16:34:52   168s] [NR-eagl] Total length: 2.947958e+05um, number of vias: 28357
[11/20 16:34:52   168s] [NR-eagl] End Peak syMemory usage = 1955.4 MB
[11/20 16:34:52   168s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.24 seconds
[11/20 16:34:52   168s] Extraction called for design 'z80_topzera' of instances=2848 and nets=2542 using extraction engine 'preRoute' .
[11/20 16:34:52   168s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/20 16:34:52   168s] Type 'man IMPEXT-3530' for more detail.
[11/20 16:34:52   168s] PreRoute RC Extraction called for design z80_topzera.
[11/20 16:34:52   168s] RC Extraction called in multi-corner(1) mode.
[11/20 16:34:52   168s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/20 16:34:52   168s] Type 'man IMPEXT-6197' for more detail.
[11/20 16:34:52   168s] RCMode: PreRoute
[11/20 16:34:52   168s]       RC Corner Indexes            0   
[11/20 16:34:52   168s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:34:52   168s] Resistance Scaling Factor    : 1.00000 
[11/20 16:34:52   168s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:34:52   168s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:34:52   168s] Shrink Factor                : 1.00000
[11/20 16:34:52   168s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:34:52   168s] Updating RC grid for preRoute extraction ...
[11/20 16:34:52   168s] Initializing multi-corner resistance tables ...
[11/20 16:34:52   168s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1955.422M)
[11/20 16:34:52   169s] Compute RC Scale Done ...
[11/20 16:34:52   169s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[11/20 16:34:52   169s] Local HotSpot Analysis: normalized max congestion hotspot area = 0[11/20 16:34:52   169s] 
[11/20 16:34:52   169s] ** np local hotspot detection info verbose **
.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/20 16:34:52   169s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[11/20 16:34:52   169s] 
[11/20 16:34:52   169s] #################################################################################
[11/20 16:34:52   169s] # Design Stage: PreRoute
[11/20 16:34:52   169s] # Design Name: z80_topzera
[11/20 16:34:52   169s] # Design Mode: 90nm
[11/20 16:34:52   169s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:34:52   169s] # Parasitics Mode: No SPEF/RCDB
[11/20 16:34:52   169s] # Signoff Settings: SI Off 
[11/20 16:34:52   169s] #################################################################################
[11/20 16:34:52   169s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:34:52   169s] Calculate delays in Single mode...
[11/20 16:34:52   169s] Topological Sorting (CPU = 0:00:00.0, MEM = 2021.7M, InitMEM = 2021.7M)
[11/20 16:34:53   170s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:34:53   170s] End delay calculation. (MEM=2387.07 CPU=0:00:01.5 REAL=0:00:01.0)
[11/20 16:34:53   170s] *** CDM Built up (cpu=0:00:01.9  real=0:00:01.0  mem= 2387.1M) ***
[11/20 16:34:53   171s] Begin: GigaOpt postEco DRV Optimization
[11/20 16:34:53   171s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:34:53   171s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:34:53   171s] Info: 38 io nets excluded
[11/20 16:34:53   171s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:34:53   171s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:34:53   171s] PhyDesignGrid: maxLocalDensity 0.98
[11/20 16:34:53   171s] Core basic site is core
[11/20 16:34:53   171s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:34:54   172s] DEBUG: @coeDRVCandCache::init.
[11/20 16:34:54   172s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/20 16:34:54   172s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/20 16:34:54   172s] Info: violation cost 3.729875 (cap = 0.000000, tran = 3.729875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:34:54   172s] |     7   |    46   |     8   |      8  |     0   |     0   |     0   |     0   | -3.62 |          0|          0|          0|  16.70  |            |           |
[11/20 16:34:54   173s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/20 16:34:54   173s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/20 16:34:54   173s] Info: violation cost 3.729875 (cap = 0.000000, tran = 3.729875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:34:54   173s] |     7   |    46   |     8   |      8  |     0   |     0   |     0   |     0   | -3.62 |          0|          0|          0|  16.70  |   0:00:00.0|    2684.3M|
[11/20 16:34:54   173s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:34:54   173s] 
[11/20 16:34:54   173s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2684.3M) ***
[11/20 16:34:54   173s] 
[11/20 16:34:54   173s] DEBUG: @coeDRVCandCache::cleanup.
[11/20 16:34:54   173s] End: GigaOpt postEco DRV Optimization
[11/20 16:34:54   173s] GigaOpt: WNS changes after routing: 0.005 -> -3.622 (bump = 3.627)
[11/20 16:34:54   173s] Begin: GigaOpt postEco optimization
[11/20 16:34:54   173s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:34:54   173s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:34:54   173s] Info: 38 io nets excluded
[11/20 16:34:54   173s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:34:54   173s] Info: 2 clock nets excluded from IPO operation.
[11/20 16:34:54   173s] PhyDesignGrid: maxLocalDensity 1.00
[11/20 16:34:54   173s] #spOpts: mergeVia=F 
[11/20 16:34:57   175s] *info: 38 io nets excluded
[11/20 16:34:57   175s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:34:57   175s] *info: 2 clock nets excluded
[11/20 16:34:57   175s] *info: 2 special nets excluded.
[11/20 16:34:57   175s] *info: 1 ideal net excluded from IPO operation.
[11/20 16:34:57   175s] *info: 24 external nets with a tri-state driver excluded.
[11/20 16:34:57   175s] *info: 72 multi-driver nets excluded.
[11/20 16:34:57   175s] *info: 48 no-driver nets excluded.
[11/20 16:34:58   176s] ** GigaOpt Optimizer WNS Slack -3.622 TNS Slack -27.269 Density 16.70
[11/20 16:34:58   176s] Optimizer WNS Pass 0
[11/20 16:34:58   176s] Active Path Group: reg2reg  
[11/20 16:34:58   176s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/20 16:34:58   176s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[11/20 16:34:58   176s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/20 16:34:58   176s] |  -3.622|   -3.622| -27.269|  -27.269|    16.70%|   0:00:00.0| 2686.1M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:34:58   177s] |  -3.584|   -3.584| -26.690|  -26.690|    16.70%|   0:00:00.0| 2692.1M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:34:59   180s] |  -3.523|   -3.523| -25.852|  -25.852|    16.70%|   0:00:01.0| 2713.1M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:34:59   181s] |  -2.751|   -2.751| -16.474|  -16.474|    16.70%|   0:00:00.0| 2713.1M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:34:59   182s] |  -2.393|   -2.393| -16.115|  -16.115|    16.70%|   0:00:00.0| 2732.4M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:35:00   182s] |  -2.187|   -2.187| -14.239|  -14.239|    16.70%|   0:00:01.0| 2732.3M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:35:00   183s] |  -2.152|   -2.152| -13.833|  -13.833|    16.70%|   0:00:00.0| 2732.3M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[13]/D   |
[11/20 16:35:00   183s] |  -1.781|   -1.781| -13.408|  -13.408|    16.71%|   0:00:00.0| 2732.3M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:35:00   184s] |  -1.727|   -1.727| -13.239|  -13.239|    16.71%|   0:00:00.0| 2732.3M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[13]/D   |
[11/20 16:35:01   184s] |  -1.619|   -1.619| -12.402|  -12.402|    16.71%|   0:00:01.0| 2732.3M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[11]/D   |
[11/20 16:35:01   185s] |  -1.477|   -1.477| -10.608|  -10.608|    16.71%|   0:00:00.0| 2732.3M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:35:01   185s] |  -1.379|   -1.379|  -9.630|   -9.630|    16.71%|   0:00:00.0| 2732.4M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:35:01   186s] |  -1.311|   -1.311|  -9.005|   -9.005|    16.72%|   0:00:00.0| 2732.4M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:35:02   188s] |  -1.201|   -1.201|  -8.103|   -8.103|    16.72%|   0:00:01.0| 2732.3M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:35:02   188s] |  -1.123|   -1.123|  -7.269|   -7.269|    16.72%|   0:00:00.0| 2732.4M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:35:02   189s] |  -1.056|   -1.056|  -6.589|   -6.589|    16.73%|   0:00:00.0| 2732.3M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:35:02   189s] |  -0.988|   -0.988|  -5.973|   -5.973|    16.73%|   0:00:00.0| 2732.4M|default_emulate_view|  reg2reg| Z80_INST/alu_/op2_high_reg[2]/D                    |
[11/20 16:35:02   189s] |  -0.935|   -0.935|  -4.885|   -4.885|    16.73%|   0:00:00.0| 2732.4M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:35:02   190s] |  -0.718|   -0.718|  -2.975|   -2.975|    16.73%|   0:00:00.0| 2732.4M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:35:02   190s] |  -0.654|   -0.654|  -2.588|   -2.588|    16.74%|   0:00:00.0| 2732.4M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:35:02   191s] |  -0.600|   -0.600|  -2.267|   -2.267|    16.74%|   0:00:00.0| 2732.4M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:35:02   191s] |  -0.532|   -0.532|  -1.856|   -1.856|    16.74%|   0:00:00.0| 2732.4M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:35:03   191s] |  -0.408|   -0.408|  -1.116|   -1.116|    16.74%|   0:00:01.0| 2732.4M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:35:03   192s] |  -0.242|   -0.242|  -0.427|   -0.427|    16.74%|   0:00:00.0| 2732.4M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:35:03   193s] |  -0.189|   -0.189|  -0.348|   -0.348|    16.75%|   0:00:00.0| 2732.4M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:35:03   194s] |  -0.159|   -0.159|  -0.247|   -0.247|    16.75%|   0:00:00.0| 2732.4M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[13]/D   |
[11/20 16:35:03   194s] |  -0.088|   -0.088|  -0.099|   -0.099|    16.75%|   0:00:00.0| 2732.4M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[3]/D    |
[11/20 16:35:03   194s] |  -0.012|   -0.012|  -0.012|   -0.012|    16.75%|   0:00:00.0| 2732.4M|default_emulate_view|  reg2reg| Z80_INST/address_pins__DFFE_apin_latch_reg[13]/D   |
[11/20 16:35:04   195s] |   0.000|    0.035|   0.000|    0.000|    16.75%|   0:00:01.0| 2702.4M|                  NA|       NA| NA                                                 |
[11/20 16:35:04   195s] |   0.000|    0.035|   0.000|    0.000|    16.75%|   0:00:00.0| 2702.4M|default_emulate_view|       NA| NA                                                 |
[11/20 16:35:04   195s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/20 16:35:04   195s] 
[11/20 16:35:04   195s] *** Finish Core Optimize Step (cpu=0:00:19.2 real=0:00:06.0 mem=2702.4M) ***
[11/20 16:35:04   195s] 
[11/20 16:35:04   195s] *** Finished Optimize Step Cumulative (cpu=0:00:19.2 real=0:00:06.0 mem=2702.4M) ***
[11/20 16:35:04   195s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 16.75
[11/20 16:35:04   196s] *** Starting refinePlace (0:03:16 mem=2718.4M) ***
[11/20 16:35:04   196s] Total net length = 2.526e+05 (1.139e+05 1.387e+05) (ext = 0.000e+00)
[11/20 16:35:04   196s] Starting refinePlace ...
[11/20 16:35:04   196s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:35:04   196s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:35:04   196s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2718.4MB) @(0:03:16 - 0:03:16).
[11/20 16:35:04   196s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:35:04   196s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2718.4MB
[11/20 16:35:04   196s] Statistics of distance of Instance movement in refine placement:
[11/20 16:35:04   196s]   maximum (X+Y) =         0.00 um
[11/20 16:35:04   196s]   mean    (X+Y) =         0.00 um
[11/20 16:35:04   196s] Summary Report:
[11/20 16:35:04   196s] Instances move: 0 (out of 2802 movable)
[11/20 16:35:04   196s] M[11/20 16:35:04   196s] Total instances moved : 0
ean displacement: 0.00 um
[11/20 16:35:04   196s] Max displacement: 0.00 um 
[11/20 16:35:04   196s] Total net length = 2.526e+05 (1.139e+05 1.387e+05) (ext = 0.000e+00)
[11/20 16:35:04   196s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2718.4MB
[11/20 16:35:04   196s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2718.4MB) @(0:03:16 - 0:03:16).
[11/20 16:35:04   196s] *** Finished refinePlace (0:03:16 mem=2718.4M) ***
[11/20 16:35:04   196s] *** maximum move = 0.00 um ***
[11/20 16:35:04   196s] *** Finished re-routing un-routed nets (2718.4M) ***
[11/20 16:35:04   196s] 
[11/20 16:35:04   196s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=2718.4M) ***
[11/20 16:35:04   196s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 16.75
[11/20 16:35:04   196s] 
[11/20 16:35:04   196s] *** Finish pre-CTS Setup Fixing (cpu=0:00:19.8 real=0:00:06.0 mem=2718.4M) ***
[11/20 16:35:04   196s] 
[11/20 16:35:04   196s] End: GigaOpt postEco optimization
[11/20 16:35:04   196s] **INFO: Flow update: Design timing is met.
[11/20 16:35:04   196s] **INFO: Flow update: Design timing is met.
[11/20 16:35:04   196s] *** Steiner Routed Nets: 1.765%; Threshold: 100; Threshold for Hold: 100
[11/20 16:35:04   196s] Start to check current routing status for nets...
[11/20 16:35:04   196s] Using hname+ instead name for net compare
[11/20 16:35:04   196s] Activating lazyNetListOrdering
[11/20 16:35:04   196s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[11/20 16:35:04   196s] All nets are already routed correctly.
[11/20 16:35:04   196s] End to check current routing status for nets (mem=2506.5M)
[11/20 16:35:04   196s] **INFO: Flow update: Design timing is met.
[11/20 16:35:04   196s] Extraction called for design 'z80_topzera' of instances=2848 and nets=2542 using extraction engine 'preRoute' .
[11/20 16:35:04   196s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/20 16:35:04   196s] Type 'man IMPEXT-3530' for more detail.
[11/20 16:35:04   196s] PreRoute RC Extraction called for design z80_topzera.
[11/20 16:35:04   196s] RC Extraction called in multi-corner(1) mode.
[11/20 16:35:04   196s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/20 16:35:04   196s] Type 'man IMPEXT-6197' for more detail.
[11/20 16:35:04   196s] RCMode: PreRoute
[11/20 16:35:04   196s]       RC Corner Indexes            0   
[11/20 16:35:04   196s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:35:04   196s] Resistance Scaling Factor    : 1.00000 
[11/20 16:35:04   196s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:35:04   196s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:35:04   196s] Shrink Factor                : 1.00000
[11/20 16:35:04   196s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:35:04   196s] Initializing multi-corner resistance tables ...
[11/20 16:35:04   196s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2497.418M)
[11/20 16:35:04   196s] doiPBLastSyncSlave
[11/20 16:35:04   196s] #################################################################################
[11/20 16:35:04   196s] # Design Stage: PreRoute
[11/20 16:35:04   196s] # Design Name: z80_topzera
[11/20 16:35:04   196s] # Design Mode: 90nm
[11/20 16:35:04   196s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:35:04   196s] # Parasitics Mode: No SPEF/RCDB
[11/20 16:35:04   196s] # Signoff Settings: SI Off 
[11/20 16:35:04   196s] #################################################################################
[11/20 16:35:04   196s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:35:04   196s] Calculate delays in Single mode...
[11/20 16:35:04   196s] Topological Sorting (CPU = 0:00:00.0, MEM = 2506.5M, InitMEM = 2506.5M)
[11/20 16:35:05   198s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:35:05   198s] End delay calculation. (MEM=2474.46 CPU=0:00:01.5 REAL=0:00:01.0)
[11/20 16:35:05   198s] *** CDM Built up (cpu=0:00:01.9  real=0:00:01.0  mem= 2474.5M) ***
[11/20 16:35:05   198s] Reported timing to dir ./timingReports
[11/20 16:35:05   198s] **opt_design ... cpu = 0:01:06, real = 0:00:39, mem = 1946.8M, totSessionCpu=0:03:18 **
[11/20 16:35:05   199s] 
[11/20 16:35:05   199s] ------------------------------------------------------------
[11/20 16:35:05   199s]      opt_design Final Summary                             
[11/20 16:35:05   199s] ------------------------------------------------------------
[11/20 16:35:05   199s] 
[11/20 16:35:05   199s] Setup views included:
[11/20 16:35:05   199s]  default_emulate_view 
[11/20 16:35:05   199s] 
[11/20 16:35:05   199s] +--------------------+---------+---------+---------+
[11/20 16:35:05   199s] |     Setup mode     |   all   | reg2reg | default |
[11/20 16:35:05   199s] +--------------------+---------+---------+---------+
[11/20 16:35:05   199s] |           WNS (ns):|  0.789  |  0.789  |  0.000  |
[11/20 16:35:05   199s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/20 16:35:05   199s] |    Violating Paths:|    0    |    0    |    0    |
[11/20 16:35:05   199s] |          All Paths:|  1052   |  1052   |    0    |
[11/20 16:35:05   199s] +--------------------+---------+---------+---------+
[11/20 16:35:05   199s] 
[11/20 16:35:05   199s] +----------------+-------------------------------+------------------+
[11/20 16:35:05   199s] |                |              Real             |       Total      |
[11/20 16:35:05   199s] |    DRVs        +------------------+------------+------------------|
[11/20 16:35:05   199s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:35:05   199s] +----------------+------------------+------------+------------------+
[11/20 16:35:05   199s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:35:05   199s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/20 16:35:05   199s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:35:05   199s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:35:05   199s] +----------------+------------------+------------+------------------+
[11/20 16:35:05   199s] 
[11/20 16:35:05   199s] Density: 16.754%
[11/20 16:35:05   199s] Routing Overflow: 0.12% H and 0.00% V
[11/20 16:35:05   199s] ------------------------------------------------------------
[11/20 16:35:05   199s] **opt_design ... cpu = 0:01:07, real = 0:00:39, mem = 1956.9M, totSessionCpu=0:03:19 **
[11/20 16:35:05   199s] *** Finished opt_design ***
[11/20 16:35:05   199s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:35:05   199s] UM:                                          0.000             0.789  final
[11/20 16:35:06   199s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:35:06   199s] UM:         69.92             49             0.000             0.789  opt_design_prects
[11/20 16:35:06   199s] 
[11/20 16:35:06   199s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:11 real=0:00:43.2)
[11/20 16:35:06   199s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.2 real=0:00:05.2)
[11/20 16:35:06   199s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:06.8 real=0:00:06.8)
[11/20 16:35:06   199s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:04.1 real=0:00:02.3)
[11/20 16:35:06   199s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:11.4 real=0:00:04.2)
[11/20 16:35:06   199s] 	OPT_RUNTIME:                wns (count =  2): (cpu=0:00:14.2 real=0:00:12.7)
[11/20 16:35:06   199s] 	OPT_RUNTIME:             wnsOpt (count =  2): (cpu=0:00:20.8 real=0:00:06.8)
[11/20 16:35:06   199s] 	OPT_RUNTIME:          phyUpdate (count =  3): (cpu=0:00:00.9 real=0:00:00.9)
[11/20 16:35:06   199s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:34.9 real=0:00:17.2)
[11/20 16:35:06   199s] Info: pop threads available for lower-level modules during optimization.
[11/20 16:35:06   199s] 0
[11/20 16:35:06   199s] [DEV]innovus 8>time_design -pre_cts -report_dir logs/timing/1_pre_cts -expanded_views
 time_design -pre_cts -report_dir logs/timing/1_pre_cts -expanded_views
[11/20 16:35:06   199s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/20 16:35:06   199s] Type 'man IMPEXT-3493' for more detail.
[11/20 16:35:06   199s] Start to check current routing status for nets...
[11/20 16:35:06   199s] Using hname+ instead name for net compare
[11/20 16:35:06   199s] Activating lazyNetListOrdering
[11/20 16:35:06   199s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[11/20 16:35:06   199s] All nets are already routed correctly.
[11/20 16:35:06   199s] End to check current routing status for nets (mem=1924.8M)
[11/20 16:35:06   199s] Extraction called for design 'z80_topzera' of instances=2848 and nets=2542 using extraction engine 'preRoute' .
[11/20 16:35:06   199s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/20 16:35:06   199s] Type 'man IMPEXT-3530' for more detail.
[11/20 16:35:06   199s] PreRoute RC Extraction called for design z80_topzera.
[11/20 16:35:06   199s] RC Extraction called in multi-corner(1) mode.
[11/20 16:35:06   199s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/20 16:35:06   199s] Type 'man IMPEXT-6197' for more detail.
[11/20 16:35:06   199s] RCMode: PreRoute
[11/20 16:35:06   199s]       RC Corner Indexes            0   
[11/20 16:35:06   199s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:35:06   199s] Resistance Scaling Factor    : 1.00000 
[11/20 16:35:06   199s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:35:06   199s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:35:06   199s] Shrink Factor                : 1.00000
[11/20 16:35:06   199s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:35:06   199s] Initializing multi-corner resistance tables ...
[11/20 16:35:06   199s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1924.848M)
[11/20 16:35:06   199s] Effort level <high> specified for reg2reg path_group
[11/20 16:35:06   199s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:35:06   200s] #################################################################################
[11/20 16:35:06   200s] # Design Stage: PreRoute
[11/20 16:35:06   200s] # Design Name: z80_topzera
[11/20 16:35:06   200s] # Design Mode: 90nm
[11/20 16:35:06   200s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:35:06   200s] # Parasitics Mode: No SPEF/RCDB
[11/20 16:35:06   200s] # Signoff Settings: SI Off 
[11/20 16:35:06   200s] #################################################################################
[11/20 16:35:06   200s] Calculate delays in Single mode...
[11/20 16:35:06   200s] Topological Sorting (CPU = 0:00:00.0, MEM = 1902.8M, InitMEM = 1902.8M)
[11/20 16:35:07   201s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:35:07   201s] End delay calculation. (MEM=2328.62 CPU=0:00:01.5 REAL=0:00:01.0)
[11/20 16:35:07   201s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 2328.6M) ***
[11/20 16:35:07   201s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:03:22 mem=2328.6M)
[11/20 16:35:07   202s] 
[11/20 16:35:07   202s] ------------------------------------------------------------
[11/20 16:35:07   202s]          time_design Summary                             
[11/20 16:35:07   202s] ------------------------------------------------------------
[11/20 16:35:07   202s] 
[11/20 16:35:07   202s] Setup views included:
[11/20 16:35:07   202s]  default_emulate_view 
[11/20 16:35:07   202s] 
[11/20 16:35:07   202s] +--------------------+---------+---------+---------+
[11/20 16:35:07   202s] |     Setup mode     |   all   | reg2reg | default |
[11/20 16:35:07   202s] +--------------------+---------+---------+---------+
[11/20 16:35:07   202s] |           WNS (ns):|  0.789  |  0.789  |  0.000  |
[11/20 16:35:07   202s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/20 16:35:07   202s] |    Violating Paths:|    0    |    0    |    0    |
[11/20 16:35:07   202s] |          All Paths:|  1052   |  1052   |    0    |
[11/20 16:35:07   202s] +--------------------+---------+---------+---------+
[11/20 16:35:07   202s] |default_emulate_view|  0.789  |  0.789  |  0.000  |
[11/20 16:35:07   202s] |                    |  0.000  |  0.000  |  0.000  |
[11/20 16:35:07   202s] |                    |    0    |    0    |    0    |
[11/20 16:35:07   202s] |                    |  1052   |  1052   |    0    |
[11/20 16:35:07   202s] +--------------------+---------+---------+---------+
[11/20 16:35:07   202s] 
[11/20 16:35:07   202s] +----------------+-------------------------------+------------------+
[11/20 16:35:07   202s] |                |              Real             |       Total      |
[11/20 16:35:07   202s] |    DRVs        +------------------+------------+------------------|
[11/20 16:35:07   202s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:35:07   202s] +----------------+------------------+------------+------------------+
[11/20 16:35:07   202s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:35:07   202s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/20 16:35:07   202s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:35:07   202s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:35:07   202s] +----------------+------------------+------------+------------------+
[11/20 16:35:07   202s] 
[11/20 16:35:07   202s] Density: 16.754%
[11/20 16:35:07   202s] Routing Overflow: 0.12% H and 0.00% V
[11/20 16:35:07   202s] ------------------------------------------------------------
[11/20 16:35:07   202s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:35:07   202s] UM:          3.24              1             0.000             0.789  time_design
[11/20 16:35:07   202s] Reported timing to dir logs/timing/1_pre_cts
[11/20 16:35:07   202s] Total CPU time: 3.17 sec
[11/20 16:35:07   202s] Total Real time: 1.0 sec
[11/20 16:35:07   202s] Total Memory Usage: 1867.75 Mbytes

[11/20 16:35:07   202s] [DEV]innovus 9> 
[11/20 16:35:07   202s] [DEV]innovus 9> #CTS
#CTS
[11/20 16:35:07   202s] [DEV]innovus 10> eval_legacy { create_ccopt_clock_tree_spec -file physical/ccopt.spec }
eval_legacy { create_ccopt_clock_tree_spec -file physical/ccopt.spec }
[11/20 16:35:07   202s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[11/20 16:35:07   202s] cts_extract_clock_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/20 16:35:07   203s] Summary for sequential cells idenfication: 
[11/20 16:35:07   203s] Identified SBFF number: 128
[11/20 16:35:07   203s] Identified MBFF number: 0
[11/20 16:35:07   203s] Not identified SBFF number: 0
[11/20 16:35:07   203s] Not identified MBFF number: 0
[11/20 16:35:07   203s] Number of sequential cells which are not FFs: 106
[11/20 16:35:07   203s] 
[11/20 16:35:08   203s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:35:08   203s] Analyzing clock structure... 
[11/20 16:35:08   203s] Analyzing clock structure done.
[11/20 16:35:08   203s] Wrote: physical/ccopt.spec
[11/20 16:35:08   203s] [DEV]innovus 11> eval_legacy { source physical/ccopt.spec }gui_fit
[11/20 16:36:15   204s] gui_fit
eval_legacy { source physical/ccopt.spec }eval_legacy { source physical/ccopt.spec }
[11/20 16:37:00   205s] extra characters after close-brace
[11/20 16:37:00   205s] [DEV]innovus 12> eval_legacy { source physical/ccopt.spec }
Extracting original clock gating for clock... 
[11/20 16:37:02   205s]   clock_tree clock contains 1 sinks and 0 clock gates.
[11/20 16:37:02   205s]   Extraction for clock complete.
[11/20 16:37:02   205s] Extracting original clock gating for clock done.
[11/20 16:37:02   205s] Extracting original clock gating for clock<1>... 
[11/20 16:37:02   205s]   clock_tree clock<1> contains 359 sinks and 0 clock gates.
[11/20 16:37:02   205s]   Extraction for clock<1> complete.
[11/20 16:37:02   205s] Extracting original clock gating for clock<1> done.
[11/20 16:37:02   205s] Found 1 generator input for clock tree clock<1>.
[11/20 16:37:02   205s] Checking clock tree convergence... 
[11/20 16:37:02   205s] Checking clock tree convergence done.
[11/20 16:37:02   205s] [DEV]innovus 13> ccopt_design

[11/20 16:37:06   205s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/20 16:37:06   205s] Preferred extra space for top nets is 0
[11/20 16:37:06   205s] Preferred extra space for trunk nets is 1
[11/20 16:37:06   205s] Preferred extra space for leaf nets is 1
[11/20 16:37:06   205s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property cts_change_fences_to_guides has been set to false.
[11/20 16:37:06   205s] Set place::cacheFPlanSiteMark to 1
[11/20 16:37:06   205s] #spOpts: no_cmu 
[11/20 16:37:06   205s] Core basic site is core
[11/20 16:37:06   205s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:37:06   205s] Begin checking placement ... (start mem=2009.7M, init mem=2009.7M)
[11/20 16:37:06   205s] *info: Placed = 2802          
[11/20 16:37:06   205s] *info: Unplaced = 0           
[11/20 16:37:06   205s] Placement Density:16.75%(61605/367698)
[11/20 16:37:06   205s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=2009.7M)
[11/20 16:37:06   205s] Validating CTS configuration... 
[11/20 16:37:06   205s]   Non-default CCOpt properties:
[11/20 16:37:06   205s]   preferred_extra_space is set for at least one key
[11/20 16:37:06   205s]   route_type is set for at least one key
[11/20 16:37:06   205s]   source_output_max_trans is set for at least one key
[11/20 16:37:06   205s]   target_max_trans_sdc is set for at least one key
[11/20 16:37:06   205s] setPlaceMode -congEffort high -ignoreScan false -reorderScan false
[11/20 16:37:06   205s] Core basic site is core
[11/20 16:37:06   206s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:37:06   206s]   Route type trimming info:
[11/20 16:37:06   206s]     No route type modifications were made.
[11/20 16:37:06   206s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[11/20 16:37:06   206s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:37:09   208s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[11/20 16:37:09   208s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.000.
[11/20 16:37:09   208s] Type 'man IMPCCOPT-1041' for more detail.
[11/20 16:37:09   208s]   Clock tree balancer configuration for clock_trees clock<1> clock:
[11/20 16:37:09   208s]   Non-default CCOpt properties for clock tree clock<1>:
[11/20 16:37:09   208s]     route_type (leaf): default_route_type_leaf (default: default)
[11/20 16:37:09   208s]     route_type (trunk): default_route_type_nonleaf (default: default)
[11/20 16:37:09   208s]     route_type (top): default_route_type_nonleaf (default: default)
[11/20 16:37:09   208s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[11/20 16:37:09   208s]   For power_domain auto-default and effective power_domain auto-default:
[11/20 16:37:09   208s]     Buffers:     BUX20 BUX16 BUX12 BUX8 BUX6 BUX4 BUX3 BUX2 BUX1 BUX0 
[11/20 16:37:09   208s]     Inverters:   INX20 INX16 INX12 INCX20 INX8 INCX16 INCX12 INX6 INX4 INX3 INX2 INX1 INX0 
[11/20 16:37:09   208s]     Clock gates: 
[11/20 16:37:09   208s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 431211.671um^2
[11/20 16:37:09   208s]   Top Routing info:
[11/20 16:37:09   208s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[11/20 16:37:09   208s]     Unshielded; Mask Constraint: 0.
[11/20 16:37:09   208s]   Trunk Routing info:
[11/20 16:37:09   208s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[11/20 16:37:09   208s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[11/20 16:37:09   208s]   Leaf Routing info:
[11/20 16:37:09   208s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[11/20 16:37:09   208s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[11/20 16:37:09   208s]   For timing_corner default_emulate_delay_corner:setup, late:
[11/20 16:37:09   208s]     Slew time target (leaf):    0.500ns
[11/20 16:37:09   208s]     Slew time target (trunk):   0.500ns
[11/20 16:37:09   208s]     Slew time target (top):     0.500ns
[11/20 16:37:09   208s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.112ns
[11/20 16:37:09   208s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2558.730um
[11/20 16:37:09   208s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[11/20 16:37:09   208s]     Buffer    : {lib_cell:BUX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2094.587um, maxSlew=0.325ns, speed=7293.130um per ns, cellArea=46.969um^2 per 1000um}
[11/20 16:37:09   208s]     Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1364.112um, maxSlew=0.244ns, speed=7480.735um per ns, cellArea=22.538um^2 per 1000um}
[11/20 16:37:09   208s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.000.
[11/20 16:37:09   208s] Type 'man IMPCCOPT-1041' for more detail.
[11/20 16:37:09   208s]   Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
[11/20 16:37:09   208s]     Sources:                     pin CLK
[11/20 16:37:09   208s]     Total number of sinks:       359
[11/20 16:37:09   208s]     Delay constrained sinks:     359
[11/20 16:37:09   208s]     Non-leaf sinks:              0
[11/20 16:37:09   208s]     Ignore pins:                 0
[11/20 16:37:09   208s]    Timing corner default_emulate_delay_corner:setup.late:
[11/20 16:37:09   208s]     Skew target:                 0.112ns
[11/20 16:37:09   208s]   
[11/20 16:37:09   208s]   Via Selection for Estimated Routes (rule default):
[11/20 16:37:09   208s]   
[11/20 16:37:09   208s]   ---------------------------------------------------------------
[11/20 16:37:09   208s]   Layer    Via Cell      Res.      Cap.     RC       Top of Stack
[11/20 16:37:09   208s]   Range                  (Ohm)     (fF)     (fs)     Only
[11/20 16:37:09   208s]   ---------------------------------------------------------------
[11/20 16:37:09   208s]   M1-M2    VIA1_Y        20.000    0.000    0.000    false
[11/20 16:37:09   208s]   M2-M3    VIA2_small    20.000    0.000    0.000    false
[11/20 16:37:09   208s]   M2-M3    VIA2_south    20.000    0.000    0.000    true
[11/20 16:37:09   208s]   M3-M4    VIA3_small    20.000    0.000    0.000    false
[11/20 16:37:09   208s]   M3-M4    VIA3_west     20.000    0.000    0.000    true
[11/20 16:37:09   208s]   M4-M5    VIA4_small    20.000    0.000    0.000    false
[11/20 16:37:09   208s]   M4-M5    VIA4_south    20.000    0.000    0.000    true
[11/20 16:37:09   208s]   M5-M6    VIATP_X       13.000    0.000    0.000    false
[11/20 16:37:09   208s]   ---------------------------------------------------------------
[11/20 16:37:09   208s]   
[11/20 16:37:09   208s] Validating CTS configuration done.
[11/20 16:37:09   208s] Innovus will update I/O latencies
[11/20 16:37:09   208s] All good
[11/20 16:37:09   208s] Executing ccopt post-processing.
[11/20 16:37:09   208s] Synthesizing clock trees with CCOpt...
[11/20 16:37:09   208s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/20 16:37:09   208s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[11/20 16:37:09   208s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[11/20 16:37:09   208s] [PSP] Started earlyGlobalRoute kernel
[11/20 16:37:09   208s] [PSP] Initial Peak syMemory usage = 2077.6 MB
[11/20 16:37:09   208s] (I)       Reading DB...
[11/20 16:37:09   208s] (I)       congestionReportName   : 
[11/20 16:37:09   208s] [NR-eagl] buildTerm2TermWires    : 1
[11/20 16:37:09   208s] [NR-eagl] doTrackAssignment      : 1
[11/20 16:37:09   208s] (I)       dumpBookshelfFiles     : 0
[11/20 16:37:09   208s] [NR-eagl] numThreads             : 1
[11/20 16:37:09   208s] [NR-eagl] honorMsvRouteConstraint: false
[11/20 16:37:09   208s] (I)       honorPin               : false
[11/20 16:37:09   208s] (I)       honorPinGuide          : true
[11/20 16:37:09   208s] (I)       honorPartition         : false
[11/20 16:37:09   208s] (I)       allowPartitionCrossover: false
[11/20 16:37:09   208s] (I)       honorSingleEntry       : true
[11/20 16:37:09   208s] (I)       honorSingleEntryStrong : true
[11/20 16:37:09   208s] (I)       handleViaSpacingRule   : false
[11/20 16:37:09   208s] (I)       PDConstraint           : none
[11/20 16:37:09   208s] [NR-eagl] honorClockSpecNDR      : 0
[11/20 16:37:09   208s] (I)       routingEffortLevel     : 3
[11/20 16:37:09   208s] [NR-eagl] minRouteLayer          : 2
[11/20 16:37:09   208s] [NR-eagl] maxRouteLayer          : 2147483647
[11/20 16:37:09   208s] (I)       numRowsPerGCell        : 1
[11/20 16:37:09   208s] (I)       speedUpLargeDesign     : 0
[11/20 16:37:09   208s] (I)       speedUpBlkViolationClean: 0
[11/20 16:37:09   208s] (I)       autoGCellMerging       : 1
[11/20 16:37:09   208s] (I)       multiThreadingTA       : 0
[11/20 16:37:09   208s] (I)       punchThroughDistance   : -1
[11/20 16:37:09   208s] (I)       blockedPinEscape       : 0
[11/20 16:37:09   208s] (I)       blkAwareLayerSwitching : 0
[11/20 16:37:09   208s] (I)       betterClockWireModeling: 0
[11/20 16:37:09   208s] (I)       scenicBound            : 1.15
[11/20 16:37:09   208s] (I)       maxScenicToAvoidBlk    : 100.00
[11/20 16:37:09   208s] (I)       source-to-sink ratio   : 0.00
[11/20 16:37:09   208s] (I)       targetCongestionRatio  : 1.00
[11/20 16:37:09   208s] (I)       layerCongestionRatio   : 0.70
[11/20 16:37:09   208s] (I)       m1CongestionRatio      : 0.10
[11/20 16:37:09   208s] (I)       m2m3CongestionRatio    : 0.70
[11/20 16:37:09   208s] (I)       pinAccessEffort        : 0.10
[11/20 16:37:09   208s] (I)       localRouteEffort       : 1.00
[11/20 16:37:09   208s] (I)       numSitesBlockedByOneVia: 8.00
[11/20 16:37:09   208s] (I)       supplyScaleFactorH     : 1.00
[11/20 16:37:09   208s] (I)       supplyScaleFactorV     : 1.00
[11/20 16:37:09   208s] (I)       highlight3DOverflowFactor: 0.00
[11/20 16:37:09   208s] (I)       skipTrackCommand             : 
[11/20 16:37:09   208s] (I)       readTROption           : true
[11/20 16:37:09   208s] (I)       extraSpacingBothSide   : false
[11/20 16:37:09   208s] [NR-eagl] numTracksPerClockWire  : 0
[11/20 16:37:09   208s] (I)       routeSelectedNetsOnly  : false
[11/20 16:37:09   208s] (I)       before initializing RouteDB syMemory usage = 2077.6 MB
[11/20 16:37:09   208s] (I)       starting read tracks
[11/20 16:37:09   208s] (I)       build grid graph
[11/20 16:37:09   208s] (I)       build grid graph start
[11/20 16:37:09   208s] (I)       build grid graph end
[11/20 16:37:09   208s] [NR-eagl] Layer1 has no routable track
[11/20 16:37:09   208s] [NR-eagl] Layer2 has single uniform track structure
[11/20 16:37:09   208s] [NR-eagl] Layer3 has single uniform track structure
[11/20 16:37:09   208s] [NR-eagl] Layer4 has single uniform track structure
[11/20 16:37:09   208s] [NR-eagl] Layer5 has single uniform track structure
[11/20 16:37:09   208s] [NR-eagl] Layer6 has single uniform track structure
[11/20 16:37:09   208s] (I)       Layer1   numNetMinLayer=2493
[11/20 16:37:09   208s] (I)       Layer2   numNetMinLayer=0
[11/20 16:37:09   208s] (I)       Layer3   numNetMinLayer=0
[11/20 16:37:09   208s] (I)       Layer4   numNetMinLayer=0
[11/20 16:37:09   208s] (I)       Layer5   numNetMinLayer=0
[11/20 16:37:09   208s] (I)       Layer6   numNetMinLayer=0
[11/20 16:37:09   208s] [NR-eagl] numViaLayers=5
[11/20 16:37:09   208s] (I)       end build via table
[11/20 16:37:09   208s] [NR-eagl] numRoutingBlks=0 numInstBlks=4934 numPGBlocks=13052 numBumpBlks=0 numBoundaryFakeBlks=0
[11/20 16:37:09   208s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[11/20 16:37:09   208s] (I)       num ignored nets =38
[11/20 16:37:09   208s] (I)       readDataFromPlaceDB
[11/20 16:37:09   208s] (I)       Read net information..
[11/20 16:37:09   208s] [NR-eagl] Read numTotalNets=2493  numIgnoredNets=0
[11/20 16:37:09   208s] (I)       Read testcase time = 0.000 seconds
[11/20 16:37:09   208s] 
[11/20 16:37:09   208s] (I)       totalGlobalPin=10429, totalPins=10435
[11/20 16:37:09   208s] (I)       Model blockage into capacity
[11/20 16:37:09   208s] (I)       Read numBlocks=20119  numPreroutedWires=0  numCapScreens=0
[11/20 16:37:09   208s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/20 16:37:09   208s] (I)       blocked area on Layer2 : 1078741590500  (82.48%)
[11/20 16:37:09   208s] (I)       blocked area on Layer3 : 1108357456900  (84.75%)
[11/20 16:37:09   208s] (I)       blocked area on Layer4 : 1091443908500  (83.45%)
[11/20 16:37:09   208s] (I)       blocked area on Layer5 : 1122344596500  (85.82%)
[11/20 16:37:09   208s] (I)       blocked area on Layer6 : 1115660283700  (85.31%)
[11/20 16:37:09   208s] (I)       Modeling time = 0.020 seconds
[11/20 16:37:09   208s] 
[11/20 16:37:09   208s] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[11/20 16:37:09   208s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2077.6 MB
[11/20 16:37:09   208s] (I)       Layer1  viaCost=200.00
[11/20 16:37:09   208s] (I)       Layer2  viaCost=100.00
[11/20 16:37:09   208s] (I)       Layer3  viaCost=100.00
[11/20 16:37:09   208s] (I)       Layer4  viaCost=100.00
[11/20 16:37:09   208s] (I)       Layer5  viaCost=200.00
[11/20 16:37:09   208s] (I)       ---------------------Grid Graph Info--------------------
[11/20 16:37:09   208s] (I)       routing area        :  (0, 0) - (1114000, 1174000)
[11/20 16:37:09   208s] (I)       core area           :  (267120, 267790) - (846920, 902190)
[11/20 16:37:09   208s] (I)       Site Width          :   630  (dbu)
[11/20 16:37:09   208s] (I)       Row Height          :  4880  (dbu)
[11/20 16:37:09   208s] (I)       GCell Width         :  4880  (dbu)
[11/20 16:37:09   208s] (I)       GCell Height        :  4880  (dbu)
[11/20 16:37:09   208s] (I)       grid                :   228   240     6
[11/20 16:37:09   208s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[11/20 16:37:09   208s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[11/20 16:37:09   208s] (I)       Default wire width  :   230   280   280   280   280   440
[11/20 16:37:09   208s] (I)       Default wire space  :   230   280   280   280   280   460
[11/20 16:37:09   208s] (I)       Default pitch size  :   460   630   610   630   610  1260
[11/20 16:37:09   208s] (I)       First Track Coord   :     0   315   610   315   610  1575
[11/20 16:37:09   208s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[11/20 16:37:09   208s] (I)       Total num of tracks :     0  1768  1924  1768  1924   883
[11/20 16:37:09   208s] (I)       Num of masks        :     1     1     1     1     1     1
[11/20 16:37:09   208s] (I)       --------------------------------------------------------
[11/20 16:37:09   208s] 
[11/20 16:37:09   208s] (I)       After initializing earlyGlobalRoute syMemory usage = 2077.6 MB
[11/20 16:37:09   208s] (I)       Loading and dumping file time : 0.07 seconds
[11/20 16:37:09   208s] (I)       ============= Initialization =============
[11/20 16:37:09   208s] [NR-eagl] EstWL : 59512
[11/20 16:37:09   208s] 
[11/20 16:37:09   208s] (I)       total 2D Cap : 539882 = (236406 H, 303476 V)
[11/20 16:37:09   208s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7974
[11/20 16:37:09   208s] (I)       ============  Phase 1a Route ============
[11/20 16:37:09   208s] (I)       Phase 1a runs 0.02 seconds
[11/20 16:37:09   208s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=8
[11/20 16:37:09   208s] [NR-eagl] Usage: 59510 = (27935 H, 31575 V) = (11.82% H, 13.36% V) = (1.363e+05um H, 1.541e+05um V)
[11/20 16:37:09   208s] [NR-eagl] 
[11/20 16:37:09   208s] (I)       ============  Phase 1b Route ============
[11/20 16:37:09   208s] (I)       Phase 1b runs 0.00 seconds
[11/20 16:37:09   208s] [NR-eagl] Usage: 59510 = (27935 H, 31575 V) = (11.82% H, 13.36% V) = (1.363e+05um H, 1.541e+05um V)
[11/20 16:37:09   208s] [NR-eagl] 
[11/20 16:37:09   208s] (I)       ============  Phase 1c Route ============
[11/20 16:37:09   208s] [NR-eagl] earlyGlobalRoute overflow: 0.16% H + 0.01% V
[11/20 16:37:09   208s] 
[11/20 16:37:09   208s] (I)       Level2 Grid: 46 x 48
[11/20 16:37:09   208s] (I)       Phase 1c runs 0.00 seconds
[11/20 16:37:09   208s] [NR-eagl] Usage: 59510 = (27935 H, 31575 V) = (11.82% H, 13.36% V) = (1.363e+05um H, 1.541e+05um V)
[11/20 16:37:09   208s] [NR-eagl] 
[11/20 16:37:09   208s] (I)       ============  Phase 1d Route ============
[11/20 16:37:09   208s] (I)       Phase 1d runs 0.01 seconds
[11/20 16:37:09   208s] [NR-eagl] Usage: 59510 = (27935 H, 31575 V) = (11.82% H, 13.36% V) = (1.363e+05um H, 1.541e+05um V)
[11/20 16:37:09   208s] [NR-eagl] 
[11/20 16:37:09   208s] (I)       ============  Phase 1e Route ============
[11/20 16:37:09   208s] (I)       Phase 1e runs 0.00 seconds
[11/20 16:37:09   208s] [NR-eagl] Usage: 59510 = (27935 H, 31575 V) = (11.82% H, 13.36% V) = (1.363e+05um H, 1.541e+05um V)
[11/20 16:37:09   208s] [NR-eagl] 
[11/20 16:37:09   208s] [NR-eagl] earlyGlobalRoute overflow: 0.16% H + 0.01% V
[11/20 16:37:09   208s] 
[11/20 16:37:09   208s] (I)       ============  Phase 1l Route ============
[11/20 16:37:09   208s] (I)       dpBasedLA: time=0.01  totalOF=156912  totalVia=22211  totalWL=59510  total(Via+WL)=81721 
[11/20 16:37:09   208s] (I)       Total Global Routing Runtime: 0.07 seconds
[11/20 16:37:09   208s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.12% H + 0.00% V
[11/20 16:37:09   208s] [NR-eagl] Overflow after earlyGlobalRoute 0.12% H + 0.00% V
[11/20 16:37:09   208s] 
[11/20 16:37:09   208s] (I)       ============= track Assignment ============
[11/20 16:37:09   208s] (I)       extract Global 3D Wires
[11/20 16:37:09   208s] (I)       Extract Global WL : time=0.00
[11/20 16:37:09   208s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[11/20 16:37:09   208s] (I)       track assignment initialization runtime=10119 millisecond
[11/20 16:37:09   208s] (I)       #threads=1 for track assignment
[11/20 16:37:09   208s] (I)       track assignment kernel runtime=47714 millisecond
[11/20 16:37:09   208s] (I)       End Greedy Track Assignment
[11/20 16:37:09   208s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 10435
[11/20 16:37:09   208s] [NR-eagl] Layer2(MET2)(V) length: 1.060947e+05um, number of vias: 16202
[11/20 16:37:09   208s] [NR-eagl] Layer3(MET3)(H) length: 1.195630e+05um, number of vias: 1325
[11/20 16:37:09   208s] [NR-eagl] Layer4(MET4)(V) length: 4.786971e+04um, number of vias: 344
[11/20 16:37:09   208s] [NR-eagl] Layer5(MET5)(H) length: 1.901838e+04um, number of vias: 26
[11/20 16:37:09   208s] [NR-eagl] Layer6(METTP)(V) length: 2.253950e+03um, number of vias: 0
[11/20 16:37:09   208s] [NR-eagl] Total length: 2.947997e+05um, number of vias: 28332
[11/20 16:37:09   208s] [NR-eagl] End Peak syMemory usage = 2077.6 MB
[11/20 16:37:09   208s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.23 seconds
[11/20 16:37:09   208s] setPlaceMode -congEffort high -ignoreScan false -reorderScan false
[11/20 16:37:09   209s] Core basic site is core
[11/20 16:37:09   209s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:37:09   209s] Validating CTS configuration... 
[11/20 16:37:09   209s]   Non-default CCOpt properties:
[11/20 16:37:09   209s]   cts_merge_clock_gates is set for at least one key
[11/20 16:37:09   209s]   cts_merge_clock_logic is set for at least one key
[11/20 16:37:09   209s]   preferred_extra_space is set for at least one key
[11/20 16:37:09   209s]   route_type is set for at least one key
[11/20 16:37:09   209s]   source_output_max_trans is set for at least one key
[11/20 16:37:09   209s]   target_max_trans_sdc is set for at least one key
[11/20 16:37:09   209s]   Route type trimming info:
[11/20 16:37:09   209s]     No route type modifications were made.
[11/20 16:37:09   209s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[11/20 16:37:09   209s] Updating RC grid for preRoute extraction ...
[11/20 16:37:09   209s] Initializing multi-corner resistance tables ...
[11/20 16:37:12   211s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[11/20 16:37:12   211s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.000.
[11/20 16:37:12   211s] Type 'man IMPCCOPT-1041' for more detail.
[11/20 16:37:12   211s]   Clock tree balancer configuration for clock_trees clock<1> clock:
[11/20 16:37:12   211s]   Non-default CCOpt properties for clock tree clock<1>:
[11/20 16:37:12   211s]     cts_merge_clock_gates: true (default: false)
[11/20 16:37:12   211s]     cts_merge_clock_logic: true (default: false)
[11/20 16:37:12   211s]     route_type (leaf): default_route_type_leaf (default: default)
[11/20 16:37:12   211s]     route_type (trunk): default_route_type_nonleaf (default: default)
[11/20 16:37:12   211s]     route_type (top): default_route_type_nonleaf (default: default)
[11/20 16:37:12   211s] **WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clock<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the cts_clock_gating_cells property.
[11/20 16:37:12   211s]   For power_domain auto-default and effective power_domain auto-default:
[11/20 16:37:12   211s]     Buffers:     BUX20 BUX16 BUX12 BUX8 BUX6 BUX4 BUX3 BUX2 BUX1 BUX0 
[11/20 16:37:12   211s]     Inverters:   INX20 INX16 INX12 INCX20 INX8 INCX16 INCX12 INX6 INX4 INX3 INX2 INX1 INX0 
[11/20 16:37:12   211s]     Clock gates: 
[11/20 16:37:12   211s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 431211.671um^2
[11/20 16:37:12   211s]   Top Routing info:
[11/20 16:37:12   211s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[11/20 16:37:12   211s]     Unshielded; Mask Constraint: 0.
[11/20 16:37:12   211s]   Trunk Routing info:
[11/20 16:37:12   211s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[11/20 16:37:12   211s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[11/20 16:37:12   211s]   Leaf Routing info:
[11/20 16:37:12   211s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[11/20 16:37:12   211s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[11/20 16:37:12   211s]   For timing_corner default_emulate_delay_corner:setup, late:
[11/20 16:37:12   211s]     Slew time target (leaf):    0.500ns
[11/20 16:37:12   211s]     Slew time target (trunk):   0.500ns
[11/20 16:37:12   211s]     Slew time target (top):     0.500ns
[11/20 16:37:12   211s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.112ns
[11/20 16:37:12   211s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 2558.730um
[11/20 16:37:12   211s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[11/20 16:37:12   211s]     Buffer    : {lib_cell:BUX20, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=2094.587um, maxSlew=0.325ns, speed=7293.130um per ns, cellArea=46.969um^2 per 1000um}
[11/20 16:37:12   211s]     Inverter  : {lib_cell:INX8, fastest_considered_half_corner=default_emulate_delay_corner:setup.late, maxDistance=1364.112um, maxSlew=0.244ns, speed=7480.735um per ns, cellArea=22.538um^2 per 1000um}
[11/20 16:37:12   211s] **WARN: (IMPCCOPT-1041):	The cts_source_output_max_transition_time is set for clock_tree clock, but cts_source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.000.
[11/20 16:37:12   211s] Type 'man IMPCCOPT-1041' for more detail.
[11/20 16:37:12   211s]   Clock tree balancer configuration for skew_group clock/default_emulate_constraint_mode:
[11/20 16:37:12   211s]     Sources:                     pin CLK
[11/20 16:37:12   211s]     Total number of sinks:       359
[11/20 16:37:12   211s]     Delay constrained sinks:     359
[11/20 16:37:12   211s]     Non-leaf sinks:              0
[11/20 16:37:12   211s]     Ignore pins:                 0
[11/20 16:37:12   211s]    Timing corner default_emulate_delay_corner:setup.late:
[11/20 16:37:12   211s]     Skew target:                 0.112ns
[11/20 16:37:12   211s]   
[11/20 16:37:12   211s]   Via Selection for Estimated Routes (rule default):
[11/20 16:37:12   211s]   
[11/20 16:37:12   211s]   ---------------------------------------------------------------
[11/20 16:37:12   211s]   Layer    Via Cell      Res.      Cap.     RC       Top of Stack
[11/20 16:37:12   211s]   Range                  (Ohm)     (fF)     (fs)     Only
[11/20 16:37:12   211s]   ---------------------------------------------------------------
[11/20 16:37:12   211s]   M1-M2    VIA1_Y        20.000    0.000    0.000    false
[11/20 16:37:12   211s]   M2-M3    VIA2_small    20.000    0.000    0.000    false
[11/20 16:37:12   211s]   M2-M3    VIA2_south    20.000    0.000    0.000    true
[11/20 16:37:12   211s]   M3-M4    VIA3_small    20.000    0.000    0.000    false
[11/20 16:37:12   211s]   M3-M4    VIA3_west     20.000    0.000    0.000    true
[11/20 16:37:12   211s]   M4-M5    VIA4_small    20.000    0.000    0.000    false
[11/20 16:37:12   211s]   M4-M5    VIA4_south    20.000    0.000    0.000    true
[11/20 16:37:12   211s]   M5-M6    VIATP_X       13.000    0.000    0.000    false
[11/20 16:37:12   211s]   ---------------------------------------------------------------
[11/20 16:37:12   211s]   
[11/20 16:37:12   211s] Validating CTS configuration done.
[11/20 16:37:12   211s] Adding driver cell for primary IO roots...
[11/20 16:37:12   211s] Maximizing clock DAG abstraction... 
[11/20 16:37:12   211s] Maximizing clock DAG abstraction done.
[11/20 16:37:12   211s] Synthesizing clock trees... 
[11/20 16:37:12   211s]   Merging duplicate siblings in DAG... 
[11/20 16:37:12   211s]     Resynthesising clock tree into netlist... 
[11/20 16:37:12   211s]     Resynthesising clock tree into netlist done.
[11/20 16:37:12   211s]     Summary of the merge of duplicate siblings
[11/20 16:37:12   211s]     
[11/20 16:37:12   211s]     ----------------------------------------------------------
[11/20 16:37:12   211s]     Description                          Number of occurrences
[11/20 16:37:12   211s]     ----------------------------------------------------------
[11/20 16:37:12   211s]     Total clock gates                              0
[11/20 16:37:12   211s]     Globally unique enables                        0
[11/20 16:37:12   211s]     Potentially mergeable clock gates              0
[11/20 16:37:12   211s]     Actually merged                                0
[11/20 16:37:12   211s]     ----------------------------------------------------------
[11/20 16:37:12   211s]     
[11/20 16:37:12   211s]     
[11/20 16:37:12   211s]     Disconnecting clock tree from netlist... 
[11/20 16:37:12   211s]     Disconnecting clock tree from netlist done.
[11/20 16:37:12   211s]   Merging duplicate siblings in DAG done.
[11/20 16:37:12   211s]   Clustering... 
[11/20 16:37:12   211s]     Clock DAG stats before clustering:
[11/20 16:37:12   211s]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[11/20 16:37:12   211s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/20 16:37:12   211s]     Clustering clock_tree clock... 
[11/20 16:37:12   211s]       Clustering clock_tree clock<1>... 
[11/20 16:37:13   212s]       Clustering clock_tree clock<1> done.
[11/20 16:37:13   212s]     Clustering clock_tree clock done.
[11/20 16:37:13   212s]     Clock DAG stats after bottom-up phase:
[11/20 16:37:13   212s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:13   212s]       cell areas     : b=491.904um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=491.904um^2
[11/20 16:37:13   212s]     Legalizing clock trees... 
[11/20 16:37:13   212s]       Resynthesising clock tree into netlist... 
[11/20 16:37:13   212s]       Resynthesising clock tree into netlist done.
[11/20 16:37:13   212s] *** Starting refinePlace (0:03:32 mem=2077.6M) ***
[11/20 16:37:13   212s] Total net length = 2.540e+05 (1.145e+05 1.395e+05) (ext = 0.000e+00)
[11/20 16:37:13   212s] Starting refinePlace ...
[11/20 16:37:13   212s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:37:13   212s] default core: bins with density >  0.75 =    0 % ( 0 / 156 )
[11/20 16:37:13   212s] Density distribution unevenness ratio = 28.049%
[11/20 16:37:13   212s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 16:37:13   212s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2077.6MB) @(0:03:32 - 0:03:32).
[11/20 16:37:13   212s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:37:13   212s] wireLenOptFixPriorityInst 359 inst fixed
[11/20 16:37:13   212s] Move report: legalization moves 3 insts, mean move: 3.46 um, max move: 4.88 um
[11/20 16:37:13   212s] 	Max move on inst (Z80_INST/execute__g143375): (638.19, 555.71) --> (638.19, 560.59)
[11/20 16:37:13   212s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2077.6MB) @(0:03:32 - 0:03:32).
[11/20 16:37:13   212s] Move report: Detail placement moves 3 insts, mean move: 3.46 um, max move: 4.88 um
[11/20 16:37:13   212s] 	Max move on inst (Z80_INST/execute__g143375): (638.19, 555.71) --> (638.19, 560.59)
[11/20 16:37:13   212s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2077.6MB
[11/20 16:37:13   212s] Statistics of distance of Instance movement in refine placement:
[11/20 16:37:13   212s]   maximum (X+Y) =         4.88 um
[11/20 16:37:13   212s]   inst (Z80_INST/execute__g143375) with max move: (638.19, 555.71) -> (638.19, 560.59)
[11/20 16:37:13   212s]   mean    (X+Y) =         3.46 um
[11/20 16:37:13   212s] Summary Report:
[11/20 16:37:13   212s] Instances move: 3 (out of 2807 movable)
[11/20 16:37:13   212s] Mean displacement: 3.46 um
[11/20 16:37:13   212s] Max displacement: 4.88 um (Instance: Z80_INST/execute__g143375) (638.19, 555.71) -> (638.19, 560.59)
[11/20 16:37:13   212s] 	Length: 5 sites, height: 1 rows, site name: core, cell type: AO21X0
[11/20 16:37:13   212s] Total net length = 2.540e+05 (1.145e+05 1.395e+05) (ext = 0.000e+00)
[11/20 16:37:13   212s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2077.6MB
[11/20 16:37:13   212s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2077.6MB) @(0:03:32 - 0:03:32).
[11/20 16:37:13   212s] *** Finished refinePlace (0:03:32 mem=2077.6M) ***
[11/20 16:37:13   212s]       Disconnecting clock tree from netlist... 
[11/20 16:37:13   212s]       Disconnecting clock tree from netlist done.
[11/20 16:37:13   213s]       
[11/20 16:37:13   213s]       Clock tree legalization - Histogram:
[11/20 16:37:13   213s]       ====================================
[11/20 16:37:13   213s]       
[11/20 16:37:13   213s]       --------------------------------
[11/20 16:37:13   213s]       Movement (um)    Number of cells
[11/20 16:37:13   213s]       --------------------------------
[11/20 16:37:13   213s]       [0,0)                   5
[11/20 16:37:13   213s]       --------------------------------
[11/20 16:37:13   213s]       
[11/20 16:37:13   213s]       
[11/20 16:37:13   213s]       Clock tree legalization - There are no Movements:
[11/20 16:37:13   213s]       =================================================
[11/20 16:37:13   213s]       
[11/20 16:37:13   213s]       ---------------------------------------------
[11/20 16:37:13   213s]       Movement (um)    Desired     Achieved    Node
[11/20 16:37:13   213s]                        location    location    
[11/20 16:37:13   213s]       ---------------------------------------------
[11/20 16:37:13   213s]         (empty table)
[11/20 16:37:13   213s]       ---------------------------------------------
[11/20 16:37:13   213s]       
[11/20 16:37:13   213s]     Legalizing clock trees done.
[11/20 16:37:13   213s]     Clock DAG stats after 'Clustering':
[11/20 16:37:13   213s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:13   213s]       cell areas     : b=491.904um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=491.904um^2
[11/20 16:37:13   213s]       wire lengths   : top=0.000um, trunk=467.980um, leaf=6077.701um, total=6545.681um
[11/20 16:37:13   213s]       capacitance    : wire=0.911pF, gate=0.959pF, total=1.870pF
[11/20 16:37:13   213s]       net violations : underSlew={6,0.369ns} average 0.329ns std.dev 0.034ns
[11/20 16:37:13   213s]     Clock tree state after 'Clustering':
[11/20 16:37:13   213s]       clock_tree clock: worst slew is leaf(0.210),trunk(0.500),top(nil), margined worst slew is leaf(0.210),trunk(0.500),top(nil)
[11/20 16:37:13   213s]       clock_tree clock<1>: worst slew is leaf(0.210),trunk(0.165),top(nil), margined worst slew is leaf(0.210),trunk(0.165),top(nil)
[11/20 16:37:13   213s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.532, max=0.632, avg=0.591, sd=0.022], skew [0.100 vs 0.112, 98.9% {0.538, 0.594, 0.632}] (wid=0.135 ws=0.094) (gid=0.497 gs=0.006)
[11/20 16:37:13   213s]     Clock network insertion delays are now [0.532ns, 0.632ns] average 0.591ns std.dev 0.022ns
[11/20 16:37:13   213s]   Clustering done.
[11/20 16:37:13   213s]   Resynthesising clock tree into netlist... 
[11/20 16:37:13   213s]   Resynthesising clock tree into netlist done.
[11/20 16:37:13   213s]   Updating congestion map to accurately time the clock tree... 
[11/20 16:37:13   213s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'z80_topzera' of instances=2853 and nets=2747 using extraction engine 'preRoute' .
[11/20 16:37:13   213s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/20 16:37:13   213s] Type 'man IMPEXT-3530' for more detail.
[11/20 16:37:13   213s] PreRoute RC Extraction called for design z80_topzera.
[11/20 16:37:13   213s] RC Extraction called in multi-corner(1) mode.
[11/20 16:37:13   213s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/20 16:37:13   213s] Type 'man IMPEXT-6197' for more detail.
[11/20 16:37:13   213s] RCMode: PreRoute
[11/20 16:37:13   213s]       RC Corner Indexes            0   
[11/20 16:37:13   213s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:37:13   213s] Resistance Scaling Factor    : 1.00000 
[11/20 16:37:13   213s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:37:13   213s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:37:13   213s] Shrink Factor                : 1.00000
[11/20 16:37:13   213s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:37:13   213s] Updating RC grid for preRoute extraction ...
[11/20 16:37:13   213s] Initializing multi-corner resistance tables ...
[11/20 16:37:13   213s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2020.398M)
[11/20 16:37:13   213s] 
[11/20 16:37:13   213s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[11/20 16:37:13   213s]   Updating congestion map to accurately time the clock tree done.
[11/20 16:37:13   213s]   Disconnecting clock tree from netlist... 
[11/20 16:37:13   213s]   Disconnecting clock tree from netlist done.
[11/20 16:37:13   213s]   Clock DAG stats After congestion update:
[11/20 16:37:13   213s]     cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:13   213s]     cell areas     : b=491.904um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=491.904um^2
[11/20 16:37:13   213s]     wire lengths   : top=0.000um, trunk=467.980um, leaf=6077.701um, total=6545.681um
[11/20 16:37:13   213s]     capacitance    : wire=0.913pF, gate=0.959pF, total=1.872pF
[11/20 16:37:13   213s]     net violations : underSlew={6,0.368ns} average 0.329ns std.dev 0.034ns
[11/20 16:37:13   213s]   Clock tree state After congestion update:
[11/20 16:37:13   213s]     clock_tree clock: worst slew is leaf(0.211),trunk(0.500),top(nil), margined worst slew is leaf(0.211),trunk(0.500),top(nil)
[11/20 16:37:13   213s]     clock_tree clock<1>: worst slew is leaf(0.211),trunk(0.165),top(nil), margined worst slew is leaf(0.211),trunk(0.165),top(nil)
[11/20 16:37:13   213s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.532, max=0.632, avg=0.592, sd=0.023], skew [0.100 vs 0.112, 98.9% {0.538, 0.594, 0.632}] (wid=0.135 ws=0.094) (gid=0.498 gs=0.006)
[11/20 16:37:13   213s]   Clock network insertion delays are now [0.532ns, 0.632ns] average 0.592ns std.dev 0.023ns
[11/20 16:37:13   213s]   Fixing clock tree slew time and max cap violations... 
[11/20 16:37:13   213s]     Fixing clock tree overload: 
[11/20 16:37:13   213s]     Fixing clock tree overload: ..
[11/20 16:37:13   213s]     Fixing clock tree overload: ... 20% 
[11/20 16:37:13   213s]     Fixing clock tree overload: ... 20% ...
[11/20 16:37:13   213s]     Fixing clock tree overload: ... 20% ... 40% ..
[11/20 16:37:13   213s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[11/20 16:37:13   213s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[11/20 16:37:13   213s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[11/20 16:37:13   213s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[11/20 16:37:13   213s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[11/20 16:37:13   213s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/20 16:37:13   213s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:13   213s]       cell areas     : b=491.904um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=491.904um^2
[11/20 16:37:13   213s]       wire lengths   : top=0.000um, trunk=467.980um, leaf=6077.701um, total=6545.681um
[11/20 16:37:13   213s]       capacitance    : wire=0.913pF, gate=0.959pF, total=1.872pF
[11/20 16:37:13   213s]       net violations : underSlew={6,0.368ns} average 0.329ns std.dev 0.034ns
[11/20 16:37:13   213s]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[11/20 16:37:13   213s]       clock_tree clock: worst slew is leaf(0.211),trunk(0.500),top(nil), margined worst slew is leaf(0.211),trunk(0.500),top(nil)
[11/20 16:37:13   213s]       clock_tree clock<1>: worst slew is leaf(0.211),trunk(0.165),top(nil), margined worst slew is leaf(0.211),trunk(0.165),top(nil)
[11/20 16:37:13   213s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.532, max=0.632, avg=0.592, sd=0.023], skew [0.100 vs 0.112, 98.9% {0.538, 0.594, 0.632}] (wid=0.135 ws=0.094) (gid=0.498 gs=0.006)
[11/20 16:37:13   213s]     Clock network insertion delays are now [0.532ns, 0.632ns] average 0.592ns std.dev 0.023ns
[11/20 16:37:13   213s]   Fixing clock tree slew time and max cap violations done.
[11/20 16:37:13   213s]   Fixing clock tree slew time and max cap violations - detailed pass... 
[11/20 16:37:13   213s]     Fixing clock tree overload: 
[11/20 16:37:13   213s]     Fixing clock tree overload: ..
[11/20 16:37:13   213s]     Fixing clock tree overload: ... 20% 
[11/20 16:37:13   213s]     Fixing clock tree overload: ... 20% ...
[11/20 16:37:13   213s]     Fixing clock tree overload: ... 20% ... 40% ..
[11/20 16:37:13   213s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[11/20 16:37:13   213s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[11/20 16:37:13   213s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[11/20 16:37:13   213s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[11/20 16:37:13   213s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[11/20 16:37:13   213s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/20 16:37:13   213s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:13   213s]       cell areas     : b=491.904um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=491.904um^2
[11/20 16:37:13   213s]       wire lengths   : top=0.000um, trunk=467.980um, leaf=6077.701um, total=6545.681um
[11/20 16:37:13   213s]       capacitance    : wire=0.913pF, gate=0.959pF, total=1.872pF
[11/20 16:37:13   213s]       net violations : underSlew={6,0.368ns} average 0.329ns std.dev 0.034ns
[11/20 16:37:13   213s]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/20 16:37:13   213s]       clock_tree clock: worst slew is leaf(0.211),trunk(0.500),top(nil), margined worst slew is leaf(0.211),trunk(0.500),top(nil)
[11/20 16:37:13   213s]       clock_tree clock<1>: worst slew is leaf(0.211),trunk(0.165),top(nil), margined worst slew is leaf(0.211),trunk(0.165),top(nil)
[11/20 16:37:13   213s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.532, max=0.632, avg=0.592, sd=0.023], skew [0.100 vs 0.112, 98.9% {0.538, 0.594, 0.632}] (wid=0.135 ws=0.094) (gid=0.498 gs=0.006)
[11/20 16:37:13   213s]     Clock network insertion delays are now [0.532ns, 0.632ns] average 0.592ns std.dev 0.023ns
[11/20 16:37:13   213s]   Fixing clock tree slew time and max cap violations - detailed pass done.
[11/20 16:37:13   213s]   Removing unnecessary root buffering... 
[11/20 16:37:13   213s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/20 16:37:13   213s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:13   213s]       cell areas     : b=491.904um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=491.904um^2
[11/20 16:37:13   213s]       wire lengths   : top=0.000um, trunk=467.980um, leaf=6077.701um, total=6545.681um
[11/20 16:37:13   213s]       capacitance    : wire=0.913pF, gate=0.959pF, total=1.872pF
[11/20 16:37:13   213s]       net violations : underSlew={6,0.368ns} average 0.329ns std.dev 0.034ns
[11/20 16:37:13   213s]     Clock tree state after 'Removing unnecessary root buffering':
[11/20 16:37:13   213s]       clock_tree clock: worst slew is leaf(0.211),trunk(0.500),top(nil), margined worst slew is leaf(0.211),trunk(0.500),top(nil)
[11/20 16:37:13   213s]       clock_tree clock<1>: worst slew is leaf(0.211),trunk(0.165),top(nil), margined worst slew is leaf(0.211),trunk(0.165),top(nil)
[11/20 16:37:13   213s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.532, max=0.632, avg=0.592, sd=0.023], skew [0.100 vs 0.112, 98.9% {0.538, 0.594, 0.632}] (wid=0.135 ws=0.094) (gid=0.498 gs=0.006)
[11/20 16:37:13   213s]     Clock network insertion delays are now [0.532ns, 0.632ns] average 0.592ns std.dev 0.023ns
[11/20 16:37:13   213s]   Removing unnecessary root buffering done.
[11/20 16:37:13   213s]   Equalizing net lengths... 
[11/20 16:37:13   213s]     Clock DAG stats after 'Equalizing net lengths':
[11/20 16:37:13   213s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:13   213s]       cell areas     : b=491.904um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=491.904um^2
[11/20 16:37:13   213s]       wire lengths   : top=0.000um, trunk=467.980um, leaf=6077.701um, total=6545.681um
[11/20 16:37:13   213s]       capacitance    : wire=0.913pF, gate=0.959pF, total=1.872pF
[11/20 16:37:13   213s]       net violations : underSlew={6,0.368ns} average 0.329ns std.dev 0.034ns
[11/20 16:37:13   213s]     Clock tree state after 'Equalizing net lengths':
[11/20 16:37:13   213s]       clock_tree clock: worst slew is leaf(0.211),trunk(0.500),top(nil), margined worst slew is leaf(0.211),trunk(0.500),top(nil)
[11/20 16:37:13   213s]       clock_tree clock<1>: worst slew is leaf(0.211),trunk(0.165),top(nil), margined worst slew is leaf(0.211),trunk(0.165),top(nil)
[11/20 16:37:13   213s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.532, max=0.632, avg=0.592, sd=0.023], skew [0.100 vs 0.112, 98.9% {0.538, 0.594, 0.632}] (wid=0.135 ws=0.094) (gid=0.498 gs=0.006)
[11/20 16:37:13   213s]     Clock network insertion delays are now [0.532ns, 0.632ns] average 0.592ns std.dev 0.023ns
[11/20 16:37:13   213s]   Equalizing net lengths done.
[11/20 16:37:13   213s]   Reducing insertion delay 1... 
[11/20 16:37:14   213s]     Clock DAG stats after 'Reducing insertion delay 1':
[11/20 16:37:14   213s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:14   213s]       cell areas     : b=491.904um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=491.904um^2
[11/20 16:37:14   213s]       wire lengths   : top=0.000um, trunk=467.980um, leaf=6077.701um, total=6545.681um
[11/20 16:37:14   213s]       capacitance    : wire=0.913pF, gate=0.959pF, total=1.872pF
[11/20 16:37:14   213s]       net violations : underSlew={6,0.368ns} average 0.329ns std.dev 0.034ns
[11/20 16:37:14   213s]     Clock tree state after 'Reducing insertion delay 1':
[11/20 16:37:14   213s]       clock_tree clock: worst slew is leaf(0.211),trunk(0.500),top(nil), margined worst slew is leaf(0.211),trunk(0.500),top(nil)
[11/20 16:37:14   213s]       clock_tree clock<1>: worst slew is leaf(0.211),trunk(0.165),top(nil), margined worst slew is leaf(0.211),trunk(0.165),top(nil)
[11/20 16:37:14   213s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.532, max=0.632, avg=0.592, sd=0.023], skew [0.100 vs 0.112, 98.9% {0.538, 0.594, 0.632}] (wid=0.135 ws=0.094) (gid=0.498 gs=0.006)
[11/20 16:37:14   213s]     Clock network insertion delays are now [0.532ns, 0.632ns] average 0.592ns std.dev 0.023ns
[11/20 16:37:14   213s]   Reducing insertion delay 1 done.
[11/20 16:37:14   213s]   Removing longest path buffering... 
[11/20 16:37:14   213s]     Clock DAG stats after removing longest path buffering:
[11/20 16:37:14   213s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:14   213s]       cell areas     : b=491.904um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=491.904um^2
[11/20 16:37:14   213s]       wire lengths   : top=0.000um, trunk=467.980um, leaf=6077.701um, total=6545.681um
[11/20 16:37:14   213s]       capacitance    : wire=0.913pF, gate=0.959pF, total=1.872pF
[11/20 16:37:14   213s]       net violations : underSlew={6,0.368ns} average 0.329ns std.dev 0.034ns
[11/20 16:37:14   213s]     Clock tree state after removing longest path buffering:
[11/20 16:37:14   213s]       clock_tree clock: worst slew is leaf(0.211),trunk(0.500),top(nil), margined worst slew is leaf(0.211),trunk(0.500),top(nil)
[11/20 16:37:14   213s]       clock_tree clock<1>: worst slew is leaf(0.211),trunk(0.165),top(nil), margined worst slew is leaf(0.211),trunk(0.165),top(nil)
[11/20 16:37:14   213s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.532, max=0.632, avg=0.592, sd=0.023], skew [0.100 vs 0.112, 98.9% {0.538, 0.594, 0.632}] (wid=0.135 ws=0.094) (gid=0.498 gs=0.006)
[11/20 16:37:14   213s]     Clock network insertion delays are now [0.532ns, 0.632ns] average 0.592ns std.dev 0.023ns
[11/20 16:37:14   213s]     Clock DAG stats after 'Removing longest path buffering':
[11/20 16:37:14   213s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:14   213s]       cell areas     : b=491.904um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=491.904um^2
[11/20 16:37:14   213s]       wire lengths   : top=0.000um, trunk=467.980um, leaf=6077.701um, total=6545.681um
[11/20 16:37:14   213s]       capacitance    : wire=0.913pF, gate=0.959pF, total=1.872pF
[11/20 16:37:14   213s]       net violations : underSlew={6,0.368ns} average 0.329ns std.dev 0.034ns
[11/20 16:37:14   213s]     Clock tree state after 'Removing longest path buffering':
[11/20 16:37:14   213s]       clock_tree clock: worst slew is leaf(0.211),trunk(0.500),top(nil), margined worst slew is leaf(0.211),trunk(0.500),top(nil)
[11/20 16:37:14   213s]       clock_tree clock<1>: worst slew is leaf(0.211),trunk(0.165),top(nil), margined worst slew is leaf(0.211),trunk(0.165),top(nil)
[11/20 16:37:14   213s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.532, max=0.632, avg=0.592, sd=0.023], skew [0.100 vs 0.112, 98.9% {0.538, 0.594, 0.632}] (wid=0.135 ws=0.094) (gid=0.498 gs=0.006)
[11/20 16:37:14   213s]     Clock network insertion delays are now [0.532ns, 0.632ns] average 0.592ns std.dev 0.023ns
[11/20 16:37:14   213s]   Removing longest path buffering done.
[11/20 16:37:14   213s]   Reducing insertion delay 2... 
[11/20 16:37:16   216s]     Path optimization required 233 stage delay updates 
[11/20 16:37:16   216s]     Clock DAG stats after 'Reducing insertion delay 2':
[11/20 16:37:16   216s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:16   216s]       cell areas     : b=491.904um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=491.904um^2
[11/20 16:37:16   216s]       wire lengths   : top=0.000um, trunk=469.417um, leaf=5896.784um, total=6366.201um
[11/20 16:37:16   216s]       capacitance    : wire=0.888pF, gate=0.959pF, total=1.847pF
[11/20 16:37:16   216s]       net violations : underSlew={6,0.368ns} average 0.340ns std.dev 0.025ns
[11/20 16:37:16   216s]     Clock tree state after 'Reducing insertion delay 2':
[11/20 16:37:16   216s]       clock_tree clock: worst slew is leaf(0.197),trunk(0.500),top(nil), margined worst slew is leaf(0.197),trunk(0.500),top(nil)
[11/20 16:37:16   216s]       clock_tree clock<1>: worst slew is leaf(0.197),trunk(0.163),top(nil), margined worst slew is leaf(0.197),trunk(0.163),top(nil)
[11/20 16:37:16   216s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.533, max=0.608, avg=0.586, sd=0.018], skew [0.075 vs 0.112, 98.9% {0.537, 0.592, 0.608}] (wid=0.113 ws=0.072) (gid=0.509 gs=0.017)
[11/20 16:37:16   216s]     Clock network insertion delays are now [0.533ns, 0.608ns] average 0.586ns std.dev 0.018ns
[11/20 16:37:16   216s]   Reducing insertion delay 2 done.
[11/20 16:37:16   216s]   Reducing clock tree power 1... 
[11/20 16:37:16   216s]     Resizing gates: 
[11/20 16:37:16   216s]     Resizing gates: ..
[11/20 16:37:16   216s]     Resizing gates: ... 20% 
[11/20 16:37:16   216s]     Resizing gates: ... 20% ..
[11/20 16:37:16   216s]     Resizing gates: ... 20% ... 40% 
[11/20 16:37:16   216s]     Resizing gates: ... 20% ... 40% ...
[11/20 16:37:16   216s]     Resizing gates: ... 20% ... 40% ... 60% .
[11/20 16:37:16   216s]     Resizing gates: ... 20% ... 40% ... 60% ...
[11/20 16:37:16   216s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[11/20 16:37:16   216s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[11/20 16:37:16   216s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[11/20 16:37:16   216s]     Clock DAG stats after 'Reducing clock tree power 1':
[11/20 16:37:16   216s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:16   216s]       cell areas     : b=252.101um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=252.101um^2
[11/20 16:37:16   216s]       wire lengths   : top=0.000um, trunk=462.672um, leaf=5922.126um, total=6384.798um
[11/20 16:37:16   216s]       capacitance    : wire=0.891pF, gate=0.831pF, total=1.722pF
[11/20 16:37:16   216s]       net violations : underSlew={6,0.392ns} average 0.292ns std.dev 0.051ns
[11/20 16:37:16   216s]     Clock tree state after 'Reducing clock tree power 1':
[11/20 16:37:16   216s]       clock_tree clock: worst slew is leaf(0.247),trunk(0.500),top(nil), margined worst slew is leaf(0.247),trunk(0.500),top(nil)
[11/20 16:37:16   216s]       clock_tree clock<1>: worst slew is leaf(0.247),trunk(0.108),top(nil), margined worst slew is leaf(0.247),trunk(0.108),top(nil)
[11/20 16:37:16   216s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.525, max=0.603, avg=0.583, sd=0.017], skew [0.078 vs 0.112, 98.6% {0.531, 0.587, 0.603}] (wid=0.110 ws=0.079) (gid=0.544 gs=0.055)
[11/20 16:37:16   216s]     Clock network insertion delays are now [0.525ns, 0.603ns] average 0.583ns std.dev 0.017ns
[11/20 16:37:16   216s]   Reducing clock tree power 1 done.
[11/20 16:37:16   216s]   Reducing clock tree power 2... 
[11/20 16:37:16   216s]     Path optimization required 0 stage delay updates 
[11/20 16:37:16   216s]     Clock DAG stats after 'Reducing clock tree power 2':
[11/20 16:37:16   216s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:16   216s]       cell areas     : b=252.101um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=252.101um^2
[11/20 16:37:16   216s]       wire lengths   : top=0.000um, trunk=462.672um, leaf=5922.126um, total=6384.798um
[11/20 16:37:16   216s]       capacitance    : wire=0.891pF, gate=0.831pF, total=1.722pF
[11/20 16:37:16   216s]       net violations : underSlew={6,0.392ns} average 0.292ns std.dev 0.051ns
[11/20 16:37:16   216s]     Clock tree state after 'Reducing clock tree power 2':
[11/20 16:37:16   216s]       clock_tree clock: worst slew is leaf(0.247),trunk(0.500),top(nil), margined worst slew is leaf(0.247),trunk(0.500),top(nil)
[11/20 16:37:16   216s]       clock_tree clock<1>: worst slew is leaf(0.247),trunk(0.108),top(nil), margined worst slew is leaf(0.247),trunk(0.108),top(nil)
[11/20 16:37:16   216s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.525, max=0.603, avg=0.583, sd=0.017], skew [0.078 vs 0.112, 98.6% {0.531, 0.587, 0.603}] (wid=0.110 ws=0.079) (gid=0.544 gs=0.055)
[11/20 16:37:16   216s]     Clock network insertion delays are now [0.525ns, 0.603ns] average 0.583ns std.dev 0.017ns
[11/20 16:37:16   216s]   Reducing clock tree power 2 done.
[11/20 16:37:16   216s]   Approximately balancing fragments step... 
[11/20 16:37:16   216s]     Resolving skew group constraints... 
[11/20 16:37:16   216s]       Solving LP: 1 skew groups; 4 fragments, 4 fraglets and 5 vertices; 33 variables and 90 constraints; tolerance 1
[11/20 16:37:16   216s]     Resolving skew group constraints done.
[11/20 16:37:16   216s]     Approximately balancing fragments... 
[11/20 16:37:16   216s]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[11/20 16:37:16   216s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/20 16:37:16   216s]           cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:16   216s]           cell areas     : b=252.101um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=252.101um^2
[11/20 16:37:16   216s]           wire lengths   : top=0.000um, trunk=462.672um, leaf=5922.126um, total=6384.798um
[11/20 16:37:16   216s]           capacitance    : wire=0.891pF, gate=0.831pF, total=1.722pF
[11/20 16:37:16   216s]           net violations : underSlew={6,0.392ns} average 0.292ns std.dev 0.051ns
[11/20 16:37:16   216s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[11/20 16:37:16   216s]     Approximately balancing fragments done.
[11/20 16:37:16   216s]     Clock DAG stats after 'Approximately balancing fragments step':
[11/20 16:37:16   216s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:16   216s]       cell areas     : b=252.101um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=252.101um^2
[11/20 16:37:16   216s]       wire lengths   : top=0.000um, trunk=462.672um, leaf=5922.126um, total=6384.798um
[11/20 16:37:16   216s]       capacitance    : wire=0.891pF, gate=0.831pF, total=1.722pF
[11/20 16:37:16   216s]       net violations : underSlew={6,0.392ns} average 0.292ns std.dev 0.051ns
[11/20 16:37:16   216s]     Clock tree state after 'Approximately balancing fragments step':
[11/20 16:37:16   216s]       clock_tree clock: worst slew is leaf(0.247),trunk(0.500),top(nil), margined worst slew is leaf(0.247),trunk(0.500),top(nil)
[11/20 16:37:16   216s]       clock_tree clock<1>: worst slew is leaf(0.247),trunk(0.108),top(nil), margined worst slew is leaf(0.247),trunk(0.108),top(nil)
[11/20 16:37:16   216s]     Clock network insertion delays are now [0.525ns, 0.603ns] average 0.583ns std.dev 0.017ns
[11/20 16:37:16   216s]   Approximately balancing fragments step done.
[11/20 16:37:16   216s]   Clock DAG stats after Approximately balancing fragments:
[11/20 16:37:16   216s]     cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:16   216s]     cell areas     : b=252.101um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=252.101um^2
[11/20 16:37:16   216s]     wire lengths   : top=0.000um, trunk=462.672um, leaf=5922.126um, total=6384.798um
[11/20 16:37:16   216s]     capacitance    : wire=0.891pF, gate=0.831pF, total=1.722pF
[11/20 16:37:16   216s]     net violations : underSlew={6,0.392ns} average 0.292ns std.dev 0.051ns
[11/20 16:37:16   216s]   Clock tree state after Approximately balancing fragments:
[11/20 16:37:16   216s]     clock_tree clock: worst slew is leaf(0.247),trunk(0.500),top(nil), margined worst slew is leaf(0.247),trunk(0.500),top(nil)
[11/20 16:37:16   216s]     clock_tree clock<1>: worst slew is leaf(0.247),trunk(0.108),top(nil), margined worst slew is leaf(0.247),trunk(0.108),top(nil)
[11/20 16:37:16   216s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.525, max=0.603, avg=0.583, sd=0.017], skew [0.078 vs 0.112, 98.6% {0.531, 0.587, 0.603}] (wid=0.110 ws=0.079) (gid=0.544 gs=0.055)
[11/20 16:37:16   216s]   Clock network insertion delays are now [0.525ns, 0.603ns] average 0.583ns std.dev 0.017ns
[11/20 16:37:16   216s]   Improving fragments clock skew... 
[11/20 16:37:16   216s]     Clock DAG stats after 'Improving fragments clock skew':
[11/20 16:37:16   216s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:16   216s]       cell areas     : b=252.101um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=252.101um^2
[11/20 16:37:16   216s]       wire lengths   : top=0.000um, trunk=462.672um, leaf=5922.126um, total=6384.798um
[11/20 16:37:16   216s]       capacitance    : wire=0.891pF, gate=0.831pF, total=1.722pF
[11/20 16:37:16   216s]       net violations : underSlew={6,0.392ns} average 0.292ns std.dev 0.051ns
[11/20 16:37:16   216s]     Clock tree state after 'Improving fragments clock skew':
[11/20 16:37:16   216s]       clock_tree clock: worst slew is leaf(0.247),trunk(0.500),top(nil), margined worst slew is leaf(0.247),trunk(0.500),top(nil)
[11/20 16:37:16   216s]       clock_tree clock<1>: worst slew is leaf(0.247),trunk(0.108),top(nil), margined worst slew is leaf(0.247),trunk(0.108),top(nil)
[11/20 16:37:16   216s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.525, max=0.603, avg=0.583, sd=0.017], skew [0.078 vs 0.112, 98.6% {0.531, 0.587, 0.603}] (wid=0.110 ws=0.079) (gid=0.544 gs=0.055)
[11/20 16:37:16   216s]     Clock network insertion delays are now [0.525ns, 0.603ns] average 0.583ns std.dev 0.017ns
[11/20 16:37:16   216s]   Improving fragments clock skew done.
[11/20 16:37:16   216s]   Approximately balancing step... 
[11/20 16:37:16   216s]     Resolving skew group constraints... 
[11/20 16:37:16   216s]       Solving LP: 1 skew groups; 4 fragments, 4 fraglets and 5 vertices; 33 variables and 90 constraints; tolerance 1
[11/20 16:37:16   216s]     Resolving skew group constraints done.
[11/20 16:37:16   216s]     Approximately balancing... 
[11/20 16:37:16   216s]       Approximately balancing, wire and cell delays, iteration 1... 
[11/20 16:37:16   216s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[11/20 16:37:16   216s]           cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:16   216s]           cell areas     : b=252.101um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=252.101um^2
[11/20 16:37:16   216s]           wire lengths   : top=0.000um, trunk=462.672um, leaf=5922.126um, total=6384.798um
[11/20 16:37:16   216s]           capacitance    : wire=0.891pF, gate=0.831pF, total=1.722pF
[11/20 16:37:16   216s]           net violations : underSlew={6,0.392ns} average 0.292ns std.dev 0.051ns
[11/20 16:37:16   216s]       Approximately balancing, wire and cell delays, iteration 1 done.
[11/20 16:37:16   216s]     Approximately balancing done.
[11/20 16:37:16   216s]     Clock DAG stats after 'Approximately balancing step':
[11/20 16:37:16   216s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:16   216s]       cell areas     : b=252.101um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=252.101um^2
[11/20 16:37:16   216s]       wire lengths   : top=0.000um, trunk=462.672um, leaf=5922.126um, total=6384.798um
[11/20 16:37:16   216s]       capacitance    : wire=0.891pF, gate=0.831pF, total=1.722pF
[11/20 16:37:16   216s]       net violations : underSlew={6,0.392ns} average 0.292ns std.dev 0.051ns
[11/20 16:37:16   216s]     Clock tree state after 'Approximately balancing step':
[11/20 16:37:16   216s]       clock_tree clock: worst slew is leaf(0.247),trunk(0.500),top(nil), margined worst slew is leaf(0.247),trunk(0.500),top(nil)
[11/20 16:37:16   216s]       clock_tree clock<1>: worst slew is leaf(0.247),trunk(0.108),top(nil), margined worst slew is leaf(0.247),trunk(0.108),top(nil)
[11/20 16:37:16   216s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.525, max=0.603, avg=0.583, sd=0.017], skew [0.078 vs 0.112, 98.6% {0.531, 0.587, 0.603}] (wid=0.110 ws=0.079) (gid=0.544 gs=0.055)
[11/20 16:37:17   216s]     Clock network insertion delays are now [0.525ns, 0.603ns] average 0.583ns std.dev 0.017ns
[11/20 16:37:17   216s]   Approximately balancing step done.
[11/20 16:37:17   216s]   Fixing clock tree overload... 
[11/20 16:37:17   216s]     Fixing clock tree overload: 
[11/20 16:37:17   216s]     Fixing clock tree overload: ..
[11/20 16:37:17   216s]     Fixing clock tree overload: ... 20% 
[11/20 16:37:17   216s]     Fixing clock tree overload: ... 20% ...
[11/20 16:37:17   216s]     Fixing clock tree overload: ... 20% ... 40% ..
[11/20 16:37:17   216s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[11/20 16:37:17   216s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[11/20 16:37:17   216s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[11/20 16:37:17   216s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[11/20 16:37:17   216s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[11/20 16:37:17   216s]     Clock DAG stats after 'Fixing clock tree overload':
[11/20 16:37:17   216s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:17   216s]       cell areas     : b=252.101um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=252.101um^2
[11/20 16:37:17   216s]       wire lengths   : top=0.000um, trunk=462.672um, leaf=5922.126um, total=6384.798um
[11/20 16:37:17   216s]       capacitance    : wire=0.891pF, gate=0.831pF, total=1.722pF
[11/20 16:37:17   216s]       net violations : underSlew={6,0.392ns} average 0.292ns std.dev 0.051ns
[11/20 16:37:17   216s]     Clock tree state after 'Fixing clock tree overload':
[11/20 16:37:17   216s]       clock_tree clock: worst slew is leaf(0.247),trunk(0.500),top(nil), margined worst slew is leaf(0.247),trunk(0.500),top(nil)
[11/20 16:37:17   216s]       clock_tree clock<1>: worst slew is leaf(0.247),trunk(0.108),top(nil), margined worst slew is leaf(0.247),trunk(0.108),top(nil)
[11/20 16:37:17   216s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.525, max=0.603, avg=0.583, sd=0.017], skew [0.078 vs 0.112, 98.6% {0.531, 0.587, 0.603}] (wid=0.110 ws=0.079) (gid=0.544 gs=0.055)
[11/20 16:37:17   216s]     Clock network insertion delays are now [0.525ns, 0.603ns] average 0.583ns std.dev 0.017ns
[11/20 16:37:17   216s]   Fixing clock tree overload done.
[11/20 16:37:17   216s]   Approximately balancing paths... 
[11/20 16:37:17   216s]     Added 0 buffers.
[11/20 16:37:17   216s]     Clock DAG stats after 'Approximately balancing paths':
[11/20 16:37:17   216s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:17   216s]       cell areas     : b=252.101um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=252.101um^2
[11/20 16:37:17   216s]       wire lengths   : top=0.000um, trunk=462.672um, leaf=5922.126um, total=6384.798um
[11/20 16:37:17   216s]       capacitance    : wire=0.891pF, gate=0.831pF, total=1.722pF
[11/20 16:37:17   216s]       net violations : underSlew={6,0.392ns} average 0.292ns std.dev 0.051ns
[11/20 16:37:17   216s]     Clock tree state after 'Approximately balancing paths':
[11/20 16:37:17   216s]       clock_tree clock: worst slew is leaf(0.247),trunk(0.500),top(nil), margined worst slew is leaf(0.247),trunk(0.500),top(nil)
[11/20 16:37:17   216s]       clock_tree clock<1>: worst slew is leaf(0.247),trunk(0.108),top(nil), margined worst slew is leaf(0.247),trunk(0.108),top(nil)
[11/20 16:37:17   216s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.525, max=0.603, avg=0.583, sd=0.017], skew [0.078 vs 0.112, 98.6% {0.531, 0.587, 0.603}] (wid=0.110 ws=0.079) (gid=0.544 gs=0.055)
[11/20 16:37:17   216s]     Clock network insertion delays are now [0.525ns, 0.603ns] average 0.583ns std.dev 0.017ns
[11/20 16:37:17   216s]   Approximately balancing paths done.
[11/20 16:37:17   216s]   Resynthesising clock tree into netlist... 
[11/20 16:37:17   216s]   Resynthesising clock tree into netlist done.
[11/20 16:37:17   216s]   Updating congestion map to accurately time the clock tree... 
[11/20 16:37:17   216s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'z80_topzera' of instances=2853 and nets=2747 using extraction engine 'preRoute' .
[11/20 16:37:17   216s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/20 16:37:17   216s] Type 'man IMPEXT-3530' for more detail.
[11/20 16:37:17   216s] PreRoute RC Extraction called for design z80_topzera.
[11/20 16:37:17   216s] RC Extraction called in multi-corner(1) mode.
[11/20 16:37:17   216s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/20 16:37:17   216s] Type 'man IMPEXT-6197' for more detail.
[11/20 16:37:17   216s] RCMode: PreRoute
[11/20 16:37:17   216s]       RC Corner Indexes            0   
[11/20 16:37:17   216s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:37:17   216s] Resistance Scaling Factor    : 1.00000 
[11/20 16:37:17   216s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:37:17   216s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:37:17   216s] Shrink Factor                : 1.00000
[11/20 16:37:17   216s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:37:17   216s] Updating RC grid for preRoute extraction ...
[11/20 16:37:17   216s] Initializing multi-corner resistance tables ...
[11/20 16:37:17   216s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2020.402M)
[11/20 16:37:17   216s] 
[11/20 16:37:17   216s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[11/20 16:37:17   216s]   Updating congestion map to accurately time the clock tree done.
[11/20 16:37:17   216s]   Disconnecting clock tree from netlist... 
[11/20 16:37:17   216s]   Disconnecting clock tree from netlist done.
[11/20 16:37:17   216s]   Clock DAG stats After congestion update:
[11/20 16:37:17   216s]     cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:17   216s]     cell areas     : b=252.101um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=252.101um^2
[11/20 16:37:17   216s]     wire lengths   : top=0.000um, trunk=462.672um, leaf=5922.126um, total=6384.798um
[11/20 16:37:17   216s]     capacitance    : wire=0.891pF, gate=0.831pF, total=1.722pF
[11/20 16:37:17   216s]     net violations : underSlew={6,0.392ns} average 0.292ns std.dev 0.051ns
[11/20 16:37:17   216s]   Clock tree state After congestion update:
[11/20 16:37:17   216s]     clock_tree clock: worst slew is leaf(0.247),trunk(0.500),top(nil), margined worst slew is leaf(0.247),trunk(0.500),top(nil)
[11/20 16:37:17   216s]     clock_tree clock<1>: worst slew is leaf(0.247),trunk(0.108),top(nil), margined worst slew is leaf(0.247),trunk(0.108),top(nil)
[11/20 16:37:17   216s]     skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.525, max=0.603, avg=0.583, sd=0.017], skew [0.078 vs 0.112, 98.6% {0.531, 0.587, 0.603}] (wid=0.110 ws=0.079) (gid=0.544 gs=0.055)
[11/20 16:37:17   216s]   Clock network insertion delays are now [0.525ns, 0.603ns] average 0.583ns std.dev 0.017ns
[11/20 16:37:17   216s]   Improving clock skew... 
[11/20 16:37:17   216s]     Clock DAG stats after 'Improving clock skew':
[11/20 16:37:17   216s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:17   216s]       cell areas     : b=252.101um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=252.101um^2
[11/20 16:37:17   216s]       wire lengths   : top=0.000um, trunk=462.672um, leaf=5922.126um, total=6384.798um
[11/20 16:37:17   216s]       capacitance    : wire=0.891pF, gate=0.831pF, total=1.722pF
[11/20 16:37:17   216s]       net violations : underSlew={6,0.392ns} average 0.292ns std.dev 0.051ns
[11/20 16:37:17   216s]     Clock tree state after 'Improving clock skew':
[11/20 16:37:17   216s]       clock_tree clock: worst slew is leaf(0.247),trunk(0.500),top(nil), margined worst slew is leaf(0.247),trunk(0.500),top(nil)
[11/20 16:37:17   216s]       clock_tree clock<1>: worst slew is leaf(0.247),trunk(0.108),top(nil), margined worst slew is leaf(0.247),trunk(0.108),top(nil)
[11/20 16:37:17   216s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.525, max=0.603, avg=0.583, sd=0.017], skew [0.078 vs 0.112, 98.6% {0.531, 0.587, 0.603}] (wid=0.110 ws=0.079) (gid=0.544 gs=0.055)
[11/20 16:37:17   216s]     Clock network insertion delays are now [0.525ns, 0.603ns] average 0.583ns std.dev 0.017ns
[11/20 16:37:17   216s]   Improving clock skew done.
[11/20 16:37:17   216s]   Reducing clock tree power 3... 
[11/20 16:37:17   216s]     Initial gate capacitance is (rise=0.831pF fall=0.831pF).
[11/20 16:37:17   216s]     Resizing gates: 
[11/20 16:37:17   216s]     Resizing gates: ..
[11/20 16:37:17   216s]     Resizing gates: ... 20% 
[11/20 16:37:17   216s]     Resizing gates: ... 20% ..
[11/20 16:37:17   216s]     Resizing gates: ... 20% ... 40% 
[11/20 16:37:17   216s]     Resizing gates: ... 20% ... 40% ...
[11/20 16:37:17   216s]     Resizing gates: ... 20% ... 40% ... 60% .
[11/20 16:37:17   216s]     Resizing gates: ... 20% ... 40% ... 60% ...
[11/20 16:37:17   216s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[11/20 16:37:17   216s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[11/20 16:37:17   216s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[11/20 16:37:17   216s]     Iteration 1: gate capacitance is (rise=0.798pF fall=0.798pF).
[11/20 16:37:17   216s]     Resizing gates: 
[11/20 16:37:17   216s]     Resizing gates: ..
[11/20 16:37:17   216s]     Resizing gates: ... 20% 
[11/20 16:37:17   216s]     Resizing gates: ... 20% ..
[11/20 16:37:17   216s]     Resizing gates: ... 20% ... 40% 
[11/20 16:37:17   216s]     Resizing gates: ... 20% ... 40% ...
[11/20 16:37:17   216s]     Resizing gates: ... 20% ... 40% ... 60% .
[11/20 16:37:17   216s]     Resizing gates: ... 20% ... 40% ... 60% ...
[11/20 16:37:17   216s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[11/20 16:37:17   216s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[11/20 16:37:17   216s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[11/20 16:37:17   216s]     Stopping in iteration 2: unable to make further power recovery in this step.
[11/20 16:37:17   216s]     Iteration 2: gate capacitance is (rise=0.793pF fall=0.793pF).
[11/20 16:37:17   216s]     Clock DAG stats after 'Reducing clock tree power 3':
[11/20 16:37:17   216s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:17   216s]       cell areas     : b=178.315um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=178.315um^2
[11/20 16:37:17   216s]       wire lengths   : top=0.000um, trunk=460.473um, leaf=5923.391um, total=6383.864um
[11/20 16:37:17   216s]       capacitance    : wire=0.891pF, gate=0.793pF, total=1.684pF
[11/20 16:37:17   216s]       net violations : underSlew={6,0.410ns} average 0.247ns std.dev 0.085ns
[11/20 16:37:17   216s]     Clock tree state after 'Reducing clock tree power 3':
[11/20 16:37:17   216s]       clock_tree clock: worst slew is leaf(0.337),trunk(0.500),top(nil), margined worst slew is leaf(0.337),trunk(0.500),top(nil)
[11/20 16:37:17   216s]       clock_tree clock<1>: worst slew is leaf(0.337),trunk(0.090),top(nil), margined worst slew is leaf(0.337),trunk(0.090),top(nil)
[11/20 16:37:17   216s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.551, max=0.638, avg=0.604, sd=0.020], skew [0.087 vs 0.112, 100% {0.551, 0.598, 0.638}] (wid=0.092 ws=0.063) (gid=0.547 gs=0.031)
[11/20 16:37:17   216s]     Clock network insertion delays are now [0.551ns, 0.638ns] average 0.604ns std.dev 0.020ns
[11/20 16:37:17   216s] BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[11/20 16:37:17   216s] {clock/default_emulate_constraint_mode,WC: 6041.58 -> 6381}
[11/20 16:37:17   216s]   Reducing clock tree power 3 done.
[11/20 16:37:17   216s]   Improving insertion delay... 
[11/20 16:37:17   216s]     Clock DAG stats after improving insertion delay:
[11/20 16:37:17   216s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:17   216s]       cell areas     : b=178.315um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=178.315um^2
[11/20 16:37:17   216s]       wire lengths   : top=0.000um, trunk=460.473um, leaf=5923.391um, total=6383.864um
[11/20 16:37:17   216s]       capacitance    : wire=0.891pF, gate=0.793pF, total=1.684pF
[11/20 16:37:17   216s]       net violations : underSlew={6,0.410ns} average 0.247ns std.dev 0.085ns
[11/20 16:37:17   216s]     Clock tree state after improving insertion delay:
[11/20 16:37:17   216s]       clock_tree clock: worst slew is leaf(0.337),trunk(0.500),top(nil), margined worst slew is leaf(0.337),trunk(0.500),top(nil)
[11/20 16:37:17   216s]       clock_tree clock<1>: worst slew is leaf(0.337),trunk(0.090),top(nil), margined worst slew is leaf(0.337),trunk(0.090),top(nil)
[11/20 16:37:17   216s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.551, max=0.638, avg=0.604, sd=0.020], skew [0.087 vs 0.112, 100% {0.551, 0.598, 0.638}] (wid=0.092 ws=0.063) (gid=0.547 gs=0.031)
[11/20 16:37:17   216s]     Clock network insertion delays are now [0.551ns, 0.638ns] average 0.604ns std.dev 0.020ns
[11/20 16:37:17   216s]     Clock DAG stats after 'Improving insertion delay':
[11/20 16:37:17   216s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:17   216s]       cell areas     : b=178.315um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=178.315um^2
[11/20 16:37:17   216s]       wire lengths   : top=0.000um, trunk=460.473um, leaf=5923.391um, total=6383.864um
[11/20 16:37:17   216s]       capacitance    : wire=0.891pF, gate=0.793pF, total=1.684pF
[11/20 16:37:17   216s]       net violations : underSlew={6,0.410ns} average 0.247ns std.dev 0.085ns
[11/20 16:37:17   216s]     Clock tree state after 'Improving insertion delay':
[11/20 16:37:17   216s]       clock_tree clock: worst slew is leaf(0.337),trunk(0.500),top(nil), margined worst slew is leaf(0.337),trunk(0.500),top(nil)
[11/20 16:37:17   216s]       clock_tree clock<1>: worst slew is leaf(0.337),trunk(0.090),top(nil), margined worst slew is leaf(0.337),trunk(0.090),top(nil)
[11/20 16:37:17   216s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.551, max=0.638, avg=0.604, sd=0.020], skew [0.087 vs 0.112, 100% {0.551, 0.598, 0.638}] (wid=0.092 ws=0.063) (gid=0.547 gs=0.031)
[11/20 16:37:17   216s]     Clock network insertion delays are now [0.551ns, 0.638ns] average 0.604ns std.dev 0.020ns
[11/20 16:37:17   216s] BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[11/20 16:37:17   216s] {clock/default_emulate_constraint_mode,WC: 6041.58 -> 6381}
[11/20 16:37:17   216s]   Improving insertion delay done.
[11/20 16:37:17   216s]   Total capacitance is (rise=1.684pF fall=1.684pF), of which (rise=0.891pF fall=0.891pF) is wire, and (rise=0.793pF fall=0.793pF) is gate.
[11/20 16:37:17   216s]   Legalizer releasing space for clock trees... 
[11/20 16:37:17   216s]   Legalizer releasing space for clock trees done.
[11/20 16:37:17   216s]   Updating netlist... 
[11/20 16:37:17   216s] *
[11/20 16:37:17   216s] * Starting clock placement refinement...
[11/20 16:37:17   216s] *
[11/20 16:37:17   216s] * First pass: Refine non-clock instances...
[11/20 16:37:17   216s] *
[11/20 16:37:17   217s] *** Starting refinePlace (0:03:37 mem=2077.6M) ***
[11/20 16:37:17   217s] Total net length = 2.540e+05 (1.145e+05 1.395e+05) (ext = 0.000e+00)
[11/20 16:37:17   217s] Starting refinePlace ...
[11/20 16:37:17   217s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:37:17   217s] default core: bins with density >  0.75 =    0 % ( 0 / 156 )
[11/20 16:37:17   217s] Density distribution unevenness ratio = 24.259%
[11/20 16:37:17   217s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 16:37:17   217s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2077.6MB) @(0:03:37 - 0:03:37).
[11/20 16:37:17   217s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:37:17   217s] wireLenOptFixPriorityInst 0 inst fixed
[11/20 16:37:17   217s] Move report: legalization moves 2 insts, mean move: 1.26 um, max move: 1.89 um
[11/20 16:37:17   217s] 	Max move on inst (Z80_INST/g5873): (630.63, 633.79) --> (632.52, 633.79)
[11/20 16:37:17   217s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2077.6MB) @(0:03:37 - 0:03:37).
[11/20 16:37:17   217s] Move report: Detail placement moves 2 insts, mean move: 1.26 um, max move: 1.89 um
[11/20 16:37:17   217s] 	Max move on inst (Z80_INST/g5873): (630.63, 633.79) --> (632.52, 633.79)
[11/20 16:37:17   217s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2077.6MB
[11/20 16:37:17   217s] Statistics of distance of Instance movement in refine placement:
[11/20 16:37:17   217s]   maximum (X+Y) =         1.89 um
[11/20 16:37:17   217s]   inst (Z80_INST/g5873) with max move: (630.63, 633.79) -> (632.52, 633.79)
[11/20 16:37:17   217s]   mean    (X+Y) =         1.26 um
[11/20 16:37:17   217s] Summary Report:
[11/20 16:37:17   217s] Instances move: 2 (out of 2443 movable)
[11/20 16:37:17   217s] Mean displacement: 1.26 um
[11/20 16:37:17   217s] Max displacement: 1.89 um (Instance: Z80_INST/g5873) (630.63, 633.79) -> (632.52, 633.79)
[11/20 16:37:17   217s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: AND2X1
[11/20 16:37:17   217s] 	Violation at original loc: Placement Blockage Violation
[11/20 16:37:17   217s] Total instances moved : 2
[11/20 16:37:17   217s] Total net length = 2.540e+05 ([11/20 16:37:17   217s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2077.6MB) @(0:03:37 - 0:03:37).
1.145e+05 1.395e+05) (ext = 0.000e+00)
[11/20 16:37:17   217s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2077.6MB
[11/20 16:37:17   217s] *** Finished refinePlace (0:03:37 mem=2077.6M) ***
[11/20 16:37:17   217s] *
[11/20 16:37:17   217s] * Second pass: Refine clock instances...
[11/20 16:37:17   217s] *
[11/20 16:37:17   217s] #spOpts: mergeVia=F 
[11/20 16:37:17   217s] *** Starting refinePlace (0:03:37 mem=2077.6M) ***
[11/20 16:37:17   217s] Total net length = 2.540e+05 (1.145e+05 1.395e+05) (ext = 0.000e+00)
[11/20 16:37:17   217s] Starting refinePlace ...
[11/20 16:37:17   217s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:37:17   217s] default core: bins with density >  0.75 =    0 % ( 0 / 156 )
[11/20 16:37:17   217s] Density distribution unevenness ratio = 28.232%
[11/20 16:37:17   217s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 16:37:17   217s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2077.6MB) @(0:03:37 - 0:03:37).
[11/20 16:37:17   217s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:37:17   217s] wireLenOptFixPriorityInst 359 inst fixed
[11/20 16:37:17   217s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:37:17   217s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2077.6MB) @(0:03:37 - 0:03:37).
[11/20 16:37:17   217s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:37:17   217s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2077.6MB
[11/20 16:37:17   217s] Statistics of distance of Instance movement in refine placement:
[11/20 16:37:17   217s]   maximum (X+Y) =         0.00 um
[11/20 16:37:17   217s]   mean    (X+Y) =         0.00 um
[11/20 16:37:17   217s] Summary Report:
[11/20 16:37:17   217s] Instances move: 0 (out of 2807 movable)
[11/20 16:37:17   217s] Mean displacement: 0.00 um
[11/20 16:37:17   217s] Max displacement: 0.00 um 
[11/20 16:37:17   217s] Total net length = 2.540e+05 (1.145e+05 1.395e+05) (ext = 0.000e+00)
[11/20 16:37:17   217s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2077.6MB
[11/20 16:37:17   217s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2077.6MB) @(0:03:37 - 0:03:37).
[11/20 16:37:17   217s] *** Finished refinePlace (0:03:37 mem=2077.6M) ***
[11/20 16:37:17   217s] *
[11/20 16:37:17   217s] * No clock instances moved during refinement.
[11/20 16:37:17   217s] *
[11/20 16:37:17   217s] * Finished with clock placement refinement.
[11/20 16:37:17   217s] *
[11/20 16:37:18   217s] 
[11/20 16:37:18   217s] CCOPT: Starting clock implementation routing.
[11/20 16:37:18   217s] Net route status summary:
[11/20 16:37:18   217s]   Clock:         7 (unrouted=7, trialRouted=0, noStatus=0, routed=0, fixed=0)
[11/20 16:37:18   217s]   Non-clock:  2493 (unrouted=39, trialRouted=2454, noStatus=0, routed=0, fixed=0)
[11/20 16:37:18   217s] (Not counting 247 nets with <2 term connections)
[11/20 16:37:18   217s] 
[11/20 16:37:18   217s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'z80_topzera' of instances=2853 and nets=2747 using extraction engine 'preRoute' .
[11/20 16:37:18   217s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/20 16:37:18   217s] Type 'man IMPEXT-3530' for more detail.
[11/20 16:37:18   217s] PreRoute RC Extraction called for design z80_topzera.
[11/20 16:37:18   217s] RC Extraction called in multi-corner(1) mode.
[11/20 16:37:18   217s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/20 16:37:18   217s] Type 'man IMPEXT-6197' for more detail.
[11/20 16:37:18   217s] RCMode: PreRoute
[11/20 16:37:18   217s]       RC Corner Indexes            0   
[11/20 16:37:18   217s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:37:18   217s] Resistance Scaling Factor    : 1.00000 
[11/20 16:37:18   217s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:37:18   217s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:37:18   217s] Shrink Factor                : 1.00000
[11/20 16:37:18   217s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:37:18   217s] Updating RC grid for preRoute extraction ...
[11/20 16:37:18   217s] Initializing multi-corner resistance tables ...
[11/20 16:37:18   217s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2079.176M)
[11/20 16:37:18   217s] 
[11/20 16:37:18   217s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[11/20 16:37:18   217s] 
[11/20 16:37:18   217s] CCOPT: Preparing to route 7 clock nets with NanoRoute.
[11/20 16:37:18   217s]   All net are default rule.
[11/20 16:37:18   217s]   Removed pre-existing routes for 6 nets.
[11/20 16:37:18   217s]   Preferred NanoRoute mode settings: Current
[11/20 16:37:18   217s] 
[11/20 16:37:18   217s]   drouteAutoStop = "false"
[11/20 16:37:18   217s]   drouteEndIteration = "20"
[11/20 16:37:18   217s]   drouteExpDeterministicMultiThread = "true"
[11/20 16:37:18   217s]   envHonorGlobalRoute = "false"
[11/20 16:37:18   217s]   grouteExpUseNanoRoute2 = "false"
[11/20 16:37:18   217s]   routeAllowPinAsFeedthrough = "false"
[11/20 16:37:18   217s]   routeExpDeterministicMultiThread = "true"
[11/20 16:37:18   217s]   routeSelectedNetOnly = "true"
[11/20 16:37:18   217s]   routeWithEco = "true"
[11/20 16:37:18   217s]   routeWithSiDriven = "false"
[11/20 16:37:18   217s]   routeWithTimingDriven = "false"
[11/20 16:37:18   217s] 
[11/20 16:37:18   217s]   set_multi_cpu_usage -localCpu 8; # current non-default setting
[11/20 16:37:18   217s] 
[11/20 16:37:18   217s] globalDetailRoute
[11/20 16:37:18   217s] 
[11/20 16:37:18   217s] #setNanoRouteMode -drouteAutoStop false
[11/20 16:37:18   217s] #setNanoRouteMode -drouteEndIteration 20
[11/20 16:37:18   217s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[11/20 16:37:18   217s] #setNanoRouteMode -routeSelectedNetOnly true
[11/20 16:37:18   217s] #setNanoRouteMode -routeWithEco true
[11/20 16:37:18   217s] #setNanoRouteMode -routeWithSiDriven false
[11/20 16:37:18   217s] #setNanoRouteMode -routeWithTimingDriven false
[11/20 16:37:18   217s] #Start globalDetailRoute on Tue Nov 20 16:37:18 2018
[11/20 16:37:18   217s] #
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[11/20 16:37:18   217s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[11/20 16:37:18   217s] #To increase the message display limit, refer to the product command reference manual.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_nWAIT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_nWAIT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_nWAIT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_nWAIT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_nWAIT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_nINT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_nINT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_nINT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_nINT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_nINT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_nNMI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_nNMI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_nNMI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_nNMI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_nNMI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_nRESET is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_nRESET is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_nRESET is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_nRESET is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_nRESET is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:37:19   219s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[11/20 16:37:19   219s] #To increase the message display limit, refer to the product command reference manual.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN A[0] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN A[10] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN A[11] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN A[12] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN A[13] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN A[14] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN A[15] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN A[1] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN A[2] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN A[3] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN A[4] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN A[5] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN A[6] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN A[7] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN A[8] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN A[9] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN D[0] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN D[1] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (NRDB-733) PIN D[2] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:37:19   219s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[11/20 16:37:19   219s] #To increase the message display limit, refer to the product command reference manual.
[11/20 16:37:19   219s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[11/20 16:37:19   219s] #Using multithreading with 8 threads.
[11/20 16:37:19   219s] #Start routing data preparation.
[11/20 16:37:19   219s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[11/20 16:37:19   219s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[11/20 16:37:19   219s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[11/20 16:37:19   219s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[11/20 16:37:19   219s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[11/20 16:37:19   219s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[11/20 16:37:19   219s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[11/20 16:37:19   219s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[11/20 16:37:19   219s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[11/20 16:37:19   219s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[11/20 16:37:19   219s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[11/20 16:37:19   219s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[11/20 16:37:19   219s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[11/20 16:37:19   219s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[11/20 16:37:19   219s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[11/20 16:37:19   219s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[11/20 16:37:19   219s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[11/20 16:37:19   219s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[11/20 16:37:19   219s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[11/20 16:37:19   219s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[11/20 16:37:19   219s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:37:19   219s] #Maximum voltage of a net in the design = 1.800.
[11/20 16:37:19   219s] #Voltage range [0.000 - 0.000] has 9 nets.
[11/20 16:37:19   219s] #Voltage range [1.799 - 1.800] has 1 net.
[11/20 16:37:19   219s] #Voltage range [0.000 - 1.800] has 2737 nets.
[11/20 16:37:20   222s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[11/20 16:37:20   222s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[11/20 16:37:20   222s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[11/20 16:37:20   222s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[11/20 16:37:20   222s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[11/20 16:37:20   222s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[11/20 16:37:20   222s] #Regenerating Ggrids automatically.
[11/20 16:37:20   222s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[11/20 16:37:20   222s] #Using automatically generated G-grids.
[11/20 16:37:20   222s] #Done routing data preparation.
[11/20 16:37:20   222s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1405.21 (MB), peak = 1669.55 (MB)
[11/20 16:37:20   222s] #Merging special wires using 8 threads...
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #Connectivity extraction summary:
[11/20 16:37:20   222s] #2462 (89.63%) nets are without wires.
[11/20 16:37:20   222s] #285 nets are fixed|skipped|trivial (not extracted).
[11/20 16:37:20   222s] #Total number of nets = 2747.
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #reading routing guides ......
[11/20 16:37:20   222s] #WARNING (NRGR-8) Clock net CLK bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CLK bottom preferred routing layer as 1.
[11/20 16:37:20   222s] #Number of eco nets is 0
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #Start data preparation...
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #Data preparation is done on Tue Nov 20 16:37:20 2018
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #Analyzing routing resource...
[11/20 16:37:20   222s] #Routing resource analysis is done on Tue Nov 20 16:37:20 2018
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #  Resource Analysis:
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/20 16:37:20   222s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/20 16:37:20   222s] #  --------------------------------------------------------------
[11/20 16:37:20   222s] #  Metal 1        H         571        1353       14632    74.17%
[11/20 16:37:20   222s] #  Metal 2        V         530        1238       14632    69.83%
[11/20 16:37:20   222s] #  Metal 3        H         575        1349       14632    70.34%
[11/20 16:37:20   222s] #  Metal 4        V         536        1232       14632    69.82%
[11/20 16:37:20   222s] #  Metal 5        H         577        1347       14632    86.74%
[11/20 16:37:20   222s] #  Metal 6        V         266         617       14632    69.82%
[11/20 16:37:20   222s] #  --------------------------------------------------------------
[11/20 16:37:20   222s] #  Total                   3056      69.99%  87792    73.45%
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #  6 nets (0.22%) with 1 preferred extra spacing.
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #Routing guide is on.
[11/20 16:37:20   222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.86 (MB), peak = 1669.55 (MB)
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #start global routing iteration 1...
[11/20 16:37:20   222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1420.54 (MB), peak = 1669.55 (MB)
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #start global routing iteration 2...
[11/20 16:37:20   222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1420.58 (MB), peak = 1669.55 (MB)
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #Total number of trivial nets (e.g. < 2 pins) = 285 (skipped).
[11/20 16:37:20   222s] #Total number of selected nets for routing = 6.
[11/20 16:37:20   222s] #Total number of unselected nets (but routable) for routing = 2456 (skipped).
[11/20 16:37:20   222s] #Total number of nets in the design = 2747.
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #2456 skipped nets do not have any wires.
[11/20 16:37:20   222s] #6 routable nets have only global wires.
[11/20 16:37:20   222s] #6 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #Routed net constraints summary:
[11/20 16:37:20   222s] #------------------------------------------------
[11/20 16:37:20   222s] #        Rules   Pref Extra Space   Unconstrained  
[11/20 16:37:20   222s] #------------------------------------------------
[11/20 16:37:20   222s] #      Default                  6               0  
[11/20 16:37:20   222s] #------------------------------------------------
[11/20 16:37:20   222s] #        Total                  6               0  
[11/20 16:37:20   222s] #------------------------------------------------
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #Routing constraints summary of the whole design:
[11/20 16:37:20   222s] #------------------------------------------------
[11/20 16:37:20   222s] #        Rules   Pref Extra Space   Unconstrained  
[11/20 16:37:20   222s] #------------------------------------------------
[11/20 16:37:20   222s] #      Default                  6            2456  
[11/20 16:37:20   222s] #------------------------------------------------
[11/20 16:37:20   222s] #        Total                  6            2456  
[11/20 16:37:20   222s] #------------------------------------------------
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #                 OverCon          
[11/20 16:37:20   222s] #                  #Gcell    %Gcell
[11/20 16:37:20   222s] #     Layer           (1)   OverCon
[11/20 16:37:20   222s] #  --------------------------------
[11/20 16:37:20   222s] #   Metal 1      0(0.00%)   (0.00%)
[11/20 16:37:20   222s] #   Metal 2      0(0.00%)   (0.00%)
[11/20 16:37:20   222s] #   Metal 3      0(0.00%)   (0.00%)
[11/20 16:37:20   222s] #   Metal 4      0(0.00%)   (0.00%)
[11/20 16:37:20   222s] #   Metal 5      0(0.00%)   (0.00%)
[11/20 16:37:20   222s] #   Metal 6      0(0.00%)   (0.00%)
[11/20 16:37:20   222s] #  --------------------------------
[11/20 16:37:20   222s] #     Total      0(0.00%)   (0.00%)
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/20 16:37:20   222s] #  Overflow after GR: 0.00% H + 0.00% V
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #Complete Global Routing.
[11/20 16:37:20   222s] #Total number of nets with non-default rule or having extra spacing = 6
[11/20 16:37:20   222s] #Total wire length = 6549 um.
[11/20 16:37:20   222s] #Total half perimeter of net bounding box = 2484 um.
[11/20 16:37:20   222s] #Total wire length on LAYER MET1 = 9 um.
[11/20 16:37:20   222s] #Total wire length on LAYER MET2 = 0 um.
[11/20 16:37:20   222s] #Total wire length on LAYER MET3 = 3619 um.
[11/20 16:37:20   222s] #Total wire length on LAYER MET4 = 2920 um.
[11/20 16:37:20   222s] #Total wire length on LAYER MET5 = 0 um.
[11/20 16:37:20   222s] #Total wire length on LAYER METTP = 0 um.
[11/20 16:37:20   222s] #Total number of vias = 1015
[11/20 16:37:20   222s] #Up-Via Summary (total 1015):
[11/20 16:37:20   222s] #           
[11/20 16:37:20   222s] #-----------------------
[11/20 16:37:20   222s] #  Metal 1          370
[11/20 16:37:20   222s] #  Metal 2          351
[11/20 16:37:20   222s] #  Metal 3          294
[11/20 16:37:20   222s] #-----------------------
[11/20 16:37:20   222s] #                  1015 
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #Total number of involved priority nets 6
[11/20 16:37:20   222s] #Maximum src to sink distance for priority net 421.2
[11/20 16:37:20   222s] #Average of max src_to_sink distance for priority net 364.2
[11/20 16:37:20   222s] #Average of ave src_to_sink distance for priority net 214.9
[11/20 16:37:20   222s] #Max overcon = 0 track.
[11/20 16:37:20   222s] #Total overcon = 0.00%.
[11/20 16:37:20   222s] #Worst layer Gcell overcon rate = 0.00%.
[11/20 16:37:20   222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1420.66 (MB), peak = 1669.55 (MB)
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1408.36 (MB), peak = 1669.55 (MB)
[11/20 16:37:20   222s] #Start Track Assignment.
[11/20 16:37:20   222s] #Done with 272 horizontal wires in 1 hboxes and 204 vertical wires in 1 hboxes.
[11/20 16:37:20   222s] #Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[11/20 16:37:20   222s] #Complete Track Assignment.
[11/20 16:37:20   222s] #Total number of nets with non-default rule or having extra spacing = 6
[11/20 16:37:20   222s] #Total wire length = 7332 um.
[11/20 16:37:20   222s] #Total half perimeter of net bounding box = 2484 um.
[11/20 16:37:20   222s] #Total wire length on LAYER MET1 = 638 um.
[11/20 16:37:20   222s] #Total wire length on LAYER MET2 = 0 um.
[11/20 16:37:20   222s] #Total wire length on LAYER MET3 = 3672 um.
[11/20 16:37:20   222s] #Total wire length on LAYER MET4 = 3021 um.
[11/20 16:37:20   222s] #Total wire length on LAYER MET5 = 0 um.
[11/20 16:37:20   222s] #Total wire length on LAYER METTP = 0 um.
[11/20 16:37:20   222s] #Total number of vias = 1015
[11/20 16:37:20   222s] #Up-Via Summary (total 1015):
[11/20 16:37:20   222s] #           
[11/20 16:37:20   222s] #-----------------------
[11/20 16:37:20   222s] #  Metal 1          370
[11/20 16:37:20   222s] #  Metal 2          351
[11/20 16:37:20   222s] #  Metal 3          294
[11/20 16:37:20   222s] #-----------------------
[11/20 16:37:20   222s] #                  1015 
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1413.87 (MB), peak = 1669.55 (MB)
[11/20 16:37:20   222s] #
[11/20 16:37:20   222s] #Cpu time = 00:00:03
[11/20 16:37:20   222s] #Elapsed time = 00:00:01
[11/20 16:37:20   222s] #Increased memory = 17.68 (MB)
[11/20 16:37:20   222s] #Total memory = 1413.87 (MB)
[11/20 16:37:20   222s] #Peak memory = 1669.55 (MB)
[11/20 16:37:20   222s] #Using multithreading with 8 threads.
[11/20 16:37:20   223s] #
[11/20 16:37:20   223s] #Start Detail Routing..
[11/20 16:37:20   223s] #start initial detail routing ...
[11/20 16:37:21   227s] # ECO: 1.4% of the total area was rechecked for DRC, and 13.3% required routing.
[11/20 16:37:21   227s] #    number of violations = 0
[11/20 16:37:21   227s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1616.88 (MB), peak = 1669.55 (MB)
[11/20 16:37:21   227s] #start 1st optimization iteration ...
[11/20 16:37:21   227s] #    number of violations = 0
[11/20 16:37:21   227s] #    number of process antenna violations = 6
[11/20 16:37:21   227s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.89 (MB), peak = 1669.55 (MB)
[11/20 16:37:21   227s] #start 2nd optimization iteration ...
[11/20 16:37:21   227s] #    number of violations = 0
[11/20 16:37:21   227s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.89 (MB), peak = 1669.55 (MB)
[11/20 16:37:21   227s] #Complete Detail Routing.
[11/20 16:37:21   227s] #Total number of nets with non-default rule or having extra spacing = 6
[11/20 16:37:21   227s] #Total wire length = 6712 um.
[11/20 16:37:21   227s] #Total half perimeter of net bounding box = 2484 um.
[11/20 16:37:21   227s] #Total wire length on LAYER MET1 = 1 um.
[11/20 16:37:21   227s] #Total wire length on LAYER MET2 = 499 um.
[11/20 16:37:21   227s] #Total wire length on LAYER MET3 = 3260 um.
[11/20 16:37:21   227s] #Total wire length on LAYER MET4 = 2952 um.
[11/20 16:37:21   227s] #Total wire length on LAYER MET5 = 0 um.
[11/20 16:37:21   227s] #Total wire length on LAYER METTP = 0 um.
[11/20 16:37:21   227s] #Total number of vias = 1080
[11/20 16:37:21   227s] #Up-Via Summary (total 1080):
[11/20 16:37:21   227s] #           
[11/20 16:37:21   227s] #-----------------------
[11/20 16:37:21   227s] #  Metal 1          370
[11/20 16:37:21   227s] #  Metal 2          356
[11/20 16:37:21   227s] #  Metal 3          354
[11/20 16:37:21   227s] #-----------------------
[11/20 16:37:21   227s] #                  1080 
[11/20 16:37:21   227s] #
[11/20 16:37:21   227s] #Total number of DRC violations = 0
[11/20 16:37:21   227s] #Cpu time = 00:00:05
[11/20 16:37:21   227s] #Elapsed time = 00:00:01
[11/20 16:37:21   227s] #Increased memory = 10.67 (MB)
[11/20 16:37:21   227s] #Total memory = 1424.54 (MB)
[11/20 16:37:21   227s] #Peak memory = 1669.55 (MB)
[11/20 16:37:21   227s] #detailRoute Statistics:
[11/20 16:37:21   227s] #Cpu time = 00:00:05
[11/20 16:37:21   227s] #Elapsed time = 00:00:01
[11/20 16:37:21   227s] #Increased memory = 10.68 (MB)
[11/20 16:37:21   227s] #Total memory = 1424.55 (MB)
[11/20 16:37:21   227s] #Peak memory = 1669.55 (MB)
[11/20 16:37:21   227s] #
[11/20 16:37:21   227s] #globalDetailRoute statistics:
[11/20 16:37:21   227s] #Cpu time = 00:00:10
[11/20 16:37:21   227s] #Elapsed time = 00:00:04
[11/20 16:37:21   227s] #Increased memory = 78.52 (MB)
[11/20 16:37:21   227s] #Total memory = 1417.50 (MB)
[11/20 16:37:21   227s] #Peak memory = 1669.55 (MB)
[11/20 16:37:21   227s] #Number of warnings = 84
[11/20 16:37:21   227s] #Total number of warnings = 84
[11/20 16:37:21   227s] #Number of fails = 0
[11/20 16:37:21   227s] #Total number of fails = 0
[11/20 16:37:21   227s] #Complete globalDetailRoute on Tue Nov 20 16:37:21 2018
[11/20 16:37:21   227s] #
[11/20 16:37:21   227s] Checking guided vs. routed lengths for 6 nets...
[11/20 16:37:21   227s] 
[11/20 16:37:21   227s]     
[11/20 16:37:21   227s]     Guided max path lengths
[11/20 16:37:21   227s]     =======================
[11/20 16:37:21   227s]     
[11/20 16:37:21   227s]     ---------------------------------------
[11/20 16:37:21   227s]     From (um)    To (um)    Number of paths
[11/20 16:37:21   227s]     ---------------------------------------
[11/20 16:37:21   227s]      250.000     300.000           1
[11/20 16:37:21   227s]      300.000     350.000           3
[11/20 16:37:21   227s]      350.000     400.000           1
[11/20 16:37:21   227s]      400.000     450.000           1
[11/20 16:37:21   227s]     ---------------------------------------
[11/20 16:37:21   227s]     
[11/20 16:37:21   227s]     Deviation of routing from guided max path lengths
[11/20 16:37:21   227s]     =================================================
[11/20 16:37:21   227s]     
[11/20 16:37:21   227s]     -------------------------------------
[11/20 16:37:21   227s]     From (%)    To (%)    Number of paths
[11/20 16:37:21   227s]     -------------------------------------
[11/20 16:37:21   227s]     below        0.000           1
[11/20 16:37:21   227s]       0.000      5.000           0
[11/20 16:37:21   227s]       5.000     10.000           0
[11/20 16:37:21   227s]      10.000     15.000           2
[11/20 16:37:21   227s]      15.000     20.000           0
[11/20 16:37:21   227s]      20.000     25.000           0
[11/20 16:37:21   227s]      25.000     30.000           1
[11/20 16:37:21   227s]      30.000     35.000           2
[11/20 16:37:21   227s]     -------------------------------------
[11/20 16:37:21   227s]     
[11/20 16:37:21   227s] 
[11/20 16:37:21   227s]     Top 6 notable deviations of routed length from guided length
[11/20 16:37:21   227s]     =============================================================
[11/20 16:37:21   227s] 
[11/20 16:37:21   227s]     Net Z80_INST/CTS_20 (61 terminals)
[11/20 16:37:21   227s]     Guided length:  max path =   280.022um, total =   935.030um
[11/20 16:37:21   227s]     Routed length:  max path =   369.350um, total =   956.885um
[11/20 16:37:21   227s]     Deviation:      max path =    31.900%,  total =     2.337%
[11/20 16:37:21   227s] 
[11/20 16:37:21   227s]     Net Z80_INST/CTS_17 (88 terminals)
[11/20 16:37:21   227s]     Guided length:  max path =   325.739um, total =  1178.210um
[11/20 16:37:21   227s]     Routed length:  max path =   423.980um, total =  1325.095um
[11/20 16:37:21   227s]     Deviation:      max path =    30.159%,  total =    12.467%
[11/20 16:37:21   227s] 
[11/20 16:37:21   227s]     Net Z80_INST/CTS_18 (101 terminals)
[11/20 16:37:21   227s]     Guided length:  max path =   339.973um, total =  1500.674um
[11/20 16:37:21   227s]     Routed length:  max path =   426.540um, total =  1624.590um
[11/20 16:37:21   227s]     Deviation:      max path =    25.463%,  total =     8.257%
[11/20 16:37:21   227s] 
[11/20 16:37:21   227s]     Net Z80_INST/CTS_16 (71 terminals)
[11/20 16:37:21   227s]     Guided length:  max path =   406.385um, total =  1451.180um
[11/20 16:37:21   227s]     Routed length:  max path =   459.710um, total =  1509.240um
[11/20 16:37:21   227s]     Deviation:      max path =    13.122%,  total =     4.001%
[11/20 16:37:21   227s] 
[11/20 16:37:21   227s]     Net Z80_INST/CTS_19 (43 terminals)
[11/20 16:37:21   227s]     Guided length:  max path =   310.762um, total =   858.297um
[11/20 16:37:21   227s]     Routed length:  max path =   347.830um, total =   886.980um
[11/20 16:37:21   227s]     Deviation:      max path =    11.928%,  total =     3.342%
[11/20 16:37:21   227s] 
[11/20 16:37:21   227s]     Net CTS_4 (6 terminals)
[11/20 16:37:21   227s]     Guided length:  max path =   380.430um, total =   460.473um
[11/20 16:37:21   227s]     Routed length:  max path =   379.840um, total =   468.565um
[11/20 16:37:21   227s]     Deviation:      max path =    -0.155%,  total =     1.757%
[11/20 16:37:21   227s] 
[11/20 16:37:21   227s] Set FIXED routing status on 6 net(s)
[11/20 16:37:21   227s] Set FIXED placed status on 5 instance(s)
[11/20 16:37:21   227s] Net route status summary:
[11/20 16:37:21   227s]   Clock:         7 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=6)
[11/20 16:37:21   227s]   Non-clock:  2493 (unrouted=2493, trialRouted=0, noStatus=0, routed=0, fixed=0)
[11/20 16:37:21   227s] (Not counting 247 nets with <2 term connections)
[11/20 16:37:21   227s] 
[11/20 16:37:21   227s] CCOPT: Done with clock implementation routing.
[11/20 16:37:21   227s] 
[11/20 16:37:21   227s] 
[11/20 16:37:21   227s] CCOPT: Starting congestion repair using flow wrapper.
[11/20 16:37:21   227s] Trial Route Overflow 0(H) 0(V)
[11/20 16:37:21   227s] congRepair running 8 threads
[11/20 16:37:21   227s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[11/20 16:37:21   227s] Starting congestion repair ...
[11/20 16:37:21   227s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[11/20 16:37:21   227s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[11/20 16:37:21   227s] (I)       Reading DB...
[11/20 16:37:21   227s] (I)       congestionReportName   : 
[11/20 16:37:21   227s] [NR-eagl] buildTerm2TermWires    : 1
[11/20 16:37:21   227s] [NR-eagl] doTrackAssignment      : 1
[11/20 16:37:21   227s] (I)       dumpBookshelfFiles     : 0
[11/20 16:37:21   227s] [NR-eagl] numThreads             : 1
[11/20 16:37:21   227s] [NR-eagl] honorMsvRouteConstraint: false
[11/20 16:37:21   227s] (I)       honorPin               : false
[11/20 16:37:21   227s] (I)       honorPinGuide          : true
[11/20 16:37:21   227s] (I)       honorPartition         : false
[11/20 16:37:21   227s] (I)       allowPartitionCrossover: false
[11/20 16:37:21   227s] (I)       honorSingleEntry       : true
[11/20 16:37:21   227s] (I)       honorSingleEntryStrong : true
[11/20 16:37:21   227s] (I)       handleViaSpacingRule   : false
[11/20 16:37:21   227s] (I)       PDConstraint           : none
[11/20 16:37:21   227s] [NR-eagl] honorClockSpecNDR      : 0
[11/20 16:37:21   227s] (I)       routingEffortLevel     : 3
[11/20 16:37:21   227s] [NR-eagl] minRouteLayer          : 2
[11/20 16:37:21   227s] [NR-eagl] maxRouteLayer          : 2147483647
[11/20 16:37:21   227s] (I)       numRowsPerGCell        : 1
[11/20 16:37:21   227s] (I)       speedUpLargeDesign     : 0
[11/20 16:37:21   227s] (I)       speedUpBlkViolationClean: 0
[11/20 16:37:21   227s] (I)       autoGCellMerging       : 1
[11/20 16:37:21   227s] (I)       multiThreadingTA       : 0
[11/20 16:37:21   227s] (I)       punchThroughDistance   : -1
[11/20 16:37:21   227s] (I)       blockedPinEscape       : 0
[11/20 16:37:21   227s] (I)       blkAwareLayerSwitching : 0
[11/20 16:37:21   227s] (I)       betterClockWireModeling: 0
[11/20 16:37:21   227s] (I)       scenicBound            : 1.15
[11/20 16:37:21   227s] (I)       maxScenicToAvoidBlk    : 100.00
[11/20 16:37:21   227s] (I)       source-to-sink ratio   : 0.00
[11/20 16:37:21   227s] (I)       targetCongestionRatio  : 1.00
[11/20 16:37:21   227s] (I)       layerCongestionRatio   : 0.70
[11/20 16:37:21   227s] (I)       m1CongestionRatio      : 0.10
[11/20 16:37:21   227s] (I)       m2m3CongestionRatio    : 0.70
[11/20 16:37:21   227s] (I)       pinAccessEffort        : 0.10
[11/20 16:37:21   227s] (I)       localRouteEffort       : 1.00
[11/20 16:37:21   227s] (I)       numSitesBlockedByOneVia: 8.00
[11/20 16:37:21   227s] (I)       supplyScaleFactorH     : 1.00
[11/20 16:37:21   227s] (I)       supplyScaleFactorV     : 1.00
[11/20 16:37:21   227s] (I)       highlight3DOverflowFactor: 0.00
[11/20 16:37:21   227s] (I)       skipTrackCommand             : 
[11/20 16:37:21   227s] (I)       readTROption           : true
[11/20 16:37:21   227s] (I)       extraSpacingBothSide   : false
[11/20 16:37:21   227s] [NR-eagl] numTracksPerClockWire  : 0
[11/20 16:37:21   227s] (I)       routeSelectedNetsOnly  : false
[11/20 16:37:21   227s] (I)       before initializing RouteDB syMemory usage = 2063.7 MB
[11/20 16:37:21   227s] (I)       starting read tracks
[11/20 16:37:21   227s] (I)       build grid graph
[11/20 16:37:21   227s] (I)       build grid graph start
[11/20 16:37:21   227s] (I)       build grid graph end
[11/20 16:37:21   227s] [NR-eagl] Layer1 has no routable track
[11/20 16:37:21   227s] [NR-eagl] Layer2 has single uniform track structure
[11/20 16:37:21   227s] [NR-eagl] Layer3 has single uniform track structure
[11/20 16:37:21   227s] [NR-eagl] Layer4 has single uniform track structure
[11/20 16:37:21   227s] [NR-eagl] Layer5 has single uniform track structure
[11/20 16:37:21   227s] [NR-eagl] Layer6 has single uniform track structure
[11/20 16:37:21   227s] (I)       Layer1   numNetMinLayer=2492
[11/20 16:37:21   227s] (I)       Layer2   numNetMinLayer=6
[11/20 16:37:21   227s] (I)       Layer3   numNetMinLayer=0
[11/20 16:37:21   227s] (I)       Layer4   numNetMinLayer=0
[11/20 16:37:21   227s] (I)       Layer5   numNetMinLayer=0
[11/20 16:37:21   227s] (I)       Layer6   numNetMinLayer=0
[11/20 16:37:21   227s] [NR-eagl] numViaLayers=5
[11/20 16:37:21   227s] (I)       end build via table
[11/20 16:37:21   227s] [NR-eagl] numRoutingBlks=0 numInstBlks=4934 numPGBlocks=13052 numBumpBlks=0 numBoundaryFakeBlks=0
[11/20 16:37:21   227s] [NR-eagl] numPreroutedNet = 6  numPreroutedWires = 644
[11/20 16:37:21   227s] (I)       num ignored nets =38
[11/20 16:37:21   227s] (I)       readDataFromPlaceDB
[11/20 16:37:21   227s] (I)       Read net information..
[11/20 16:37:21   227s] [NR-eagl] Read numTotalNets=2498  numIgnoredNets=6
[11/20 16:37:21   227s] (I)       Read testcase time = 0.000 seconds
[11/20 16:37:21   227s] 
[11/20 16:37:21   227s] (I)       totalGlobalPin=10069, totalPins=10075
[11/20 16:37:21   227s] (I)       Model blockage into capacity
[11/20 16:37:21   227s] (I)       Read numBlocks=20119  numPreroutedWires=644  numCapScreens=0
[11/20 16:37:21   228s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/20 16:37:21   228s] (I)       blocked area on Layer2 : 1078741590500  (82.48%)
[11/20 16:37:21   228s] (I)       blocked area on Layer3 : 1108357456900  (84.75%)
[11/20 16:37:21   228s] (I)       blocked area on Layer4 : 1091443908500  (83.45%)
[11/20 16:37:21   228s] (I)       blocked area on Layer5 : 1122344596500  (85.82%)
[11/20 16:37:21   228s] (I)       blocked area on Layer6 : 1115660283700  (85.31%)
[11/20 16:37:21   228s] (I)       Modeling time = 0.020 seconds
[11/20 16:37:21   228s] 
[11/20 16:37:21   228s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2063.7 MB
[11/20 16:37:21   228s] (I)       Layer1  viaCost=200.00
[11/20 16:37:21   228s] (I)       Layer2  viaCost=100.00
[11/20 16:37:22   228s] (I)       Layer3  viaCost=100.00
[11/20 16:37:22   228s] (I)       Layer4  viaCost=100.00
[11/20 16:37:22   228s] (I)       Layer5  viaCost=200.00
[11/20 16:37:22   228s] (I)       ---------------------Grid Graph Info--------------------
[11/20 16:37:22   228s] (I)       routing area        :  (0, 0) - (1114000, 1174000)
[11/20 16:37:22   228s] (I)       core area           :  (267120, 267790) - (846920, 902190)
[11/20 16:37:22   228s] (I)       Site Width          :   630  (dbu)
[11/20 16:37:22   228s] (I)       Row Height          :  4880  (dbu)
[11/20 16:37:22   228s] (I)       GCell Width         :  4880  (dbu)
[11/20 16:37:22   228s] (I)       GCell Height        :  4880  (dbu)
[11/20 16:37:22   228s] (I)       grid                :   228   240     6
[11/20 16:37:22   228s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[11/20 16:37:22   228s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[11/20 16:37:22   228s] (I)       Default wire width  :   230   280   280   280   280   440
[11/20 16:37:22   228s] (I)       Default wire space  :   230   280   280   280   280   460
[11/20 16:37:22   228s] (I)       Default pitch size  :   460   630   610   630   610  1260
[11/20 16:37:22   228s] (I)       First Track Coord   :     0   315   610   315   610  1575
[11/20 16:37:22   228s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[11/20 16:37:22   228s] (I)       Total num of tracks :     0  1768  1924  1768  1924   883
[11/20 16:37:22   228s] (I)       Num of masks        :     1     1     1     1     1     1
[11/20 16:37:22   228s] (I)       --------------------------------------------------------
[11/20 16:37:22   228s] 
[11/20 16:37:22   228s] (I)       After initializing earlyGlobalRoute syMemory usage = 2065.9 MB
[11/20 16:37:22   228s] (I)       Loading and dumping file time : 0.06 seconds
[11/20 16:37:22   228s] (I)       ============= Initialization =============
[11/20 16:37:22   228s] [NR-eagl] EstWL : 58394
[11/20 16:37:22   228s] 
[11/20 16:37:22   228s] (I)       total 2D Cap : 539882 = (236406 H, 303476 V)
[11/20 16:37:22   228s] (I)       botLay=Layer1  topLay=Layer6  numSeg=7615
[11/20 16:37:22   228s] (I)       ============  Phase 1a Route ============
[11/20 16:37:22   228s] (I)       Phase 1a runs 0.02 seconds
[11/20 16:37:22   228s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=8
[11/20 16:37:22   228s] [NR-eagl] Usage: 58394 = (27385 H, 31009 V) = (11.58% H, 13.12% V) = (1.336e+05um H, 1.513e+05um V)
[11/20 16:37:22   228s] [NR-eagl] 
[11/20 16:37:22   228s] (I)       ============  Phase 1b Route ============
[11/20 16:37:22   228s] (I)       Phase 1b runs 0.00 seconds
[11/20 16:37:22   228s] [NR-eagl] Usage: 58394 = (27385 H, 31009 V) = (11.58% H, 13.12% V) = (1.336e+05um H, 1.513e+05um V)
[11/20 16:37:22   228s] [NR-eagl] 
[11/20 16:37:22   228s] (I)       ============  Phase 1c Route ============
[11/20 16:37:22   228s] [NR-eagl] earlyGlobalRoute overflow: 0.16% H + 0.01% V
[11/20 16:37:22   228s] 
[11/20 16:37:22   228s] (I)       Level2 Grid: 46 x 48
[11/20 16:37:22   228s] (I)       Phase 1c runs 0.00 seconds
[11/20 16:37:22   228s] [NR-eagl] Usage: 58394 = (27385 H, 31009 V) = (11.58% H, 13.12% V) = (1.336e+05um H, 1.513e+05um V)
[11/20 16:37:22   228s] [NR-eagl] 
[11/20 16:37:22   228s] (I)       ============  Phase 1d Route ============
[11/20 16:37:22   228s] (I)       Phase 1d runs 0.00 seconds
[11/20 16:37:22   228s] [NR-eagl] Usage: 58394 = (27385 H, 31009 V) = (11.58% H, 13.12% V) = (1.336e+05um H, 1.513e+05um V)
[11/20 16:37:22   228s] [NR-eagl] 
[11/20 16:37:22   228s] (I)       ============  Phase 1e Route ============
[11/20 16:37:22   228s] (I)       Phase 1e runs 0.00 seconds
[11/20 16:37:22   228s] [NR-eagl] Usage: 58394 = (27385 H, 31009 V) = (11.58% H, 13.12% V) = (1.336e+05um H, 1.513e+05um V)
[11/20 16:37:22   228s] [NR-eagl] 
[11/20 16:37:22   228s] (I)       ============  Phase 1l Route ============
[11/20 16:37:22   228s] [NR-eagl] earlyGlobalRoute overflow: 0.16% H + 0.01% V
[11/20 16:37:22   228s] 
[11/20 16:37:22   228s] (I)       dpBasedLA: time=0.01  totalOF=167068  totalVia=21624  totalWL=58394  total(Via+WL)=80018 
[11/20 16:37:22   228s] (I)       Total Global Routing Runtime: 0.07 seconds
[11/20 16:37:22   228s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.12% H + 0.00% V
[11/20 16:37:22   228s] [NR-eagl] Overflow after earlyGlobalRoute 0.12% H + 0.00% V
[11/20 16:37:22   228s] 
[11/20 16:37:22   228s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[11/20 16:37:22   228s] 
[11/20 16:37:22   228s] ** np local hotspot detection info verbose **
[11/20 16:37:22   228s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/20 16:37:22   228s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[11/20 16:37:22   228s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[11/20 16:37:22   228s] 
[11/20 16:37:22   228s] describeCongestion: hCong = 0.00 vCong = 0.00
[11/20 16:37:22   228s] Skipped repairing congestion.
[11/20 16:37:22   228s] (I)       ============= track Assignment ============
[11/20 16:37:22   228s] (I)       extract Global 3D Wires
[11/20 16:37:22   228s] (I)       Extract Global WL : time=0.00
[11/20 16:37:22   228s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[11/20 16:37:22   228s] (I)       track assignment initialization runtime=10146 millisecond
[11/20 16:37:22   228s] (I)       #threads=1 for track assignment
[11/20 16:37:22   228s] (I)       track assignment kernel runtime=45945 millisecond
[11/20 16:37:22   228s] (I)       End Greedy Track Assignment
[11/20 16:37:22   228s] [NR-eagl] Layer1(MET1)(F) length: 1.010000e+00um, number of vias: 10445
[11/20 16:37:22   228s] [NR-eagl] Layer2(MET2)(V) length: 1.024783e+05um, number of vias: 15877
[11/20 16:37:22   228s] [NR-eagl] Layer3(MET3)(H) length: 1.179948e+05um, number of vias: 1762
[11/20 16:37:22   228s] [NR-eagl] Layer4(MET4)(V) length: 5.174505e+04um, number of vias: 438
[11/20 16:37:22   228s] [NR-eagl] Layer5(MET5)(H) length: 2.101065e+04um, number of vias: 31
[11/20 16:37:22   228s] [NR-eagl] Layer6(METTP)(V) length: 2.576030e+03um, number of vias: 0
[11/20 16:37:22   228s] [NR-eagl] Total length: 2.958058e+05um, number of vias: 28553
[11/20 16:37:22   228s] End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
[11/20 16:37:22   228s] 
[11/20 16:37:22   228s] CCOPT: Done with congestion repair using flow wrapper.
[11/20 16:37:22   228s] 
[11/20 16:37:22   228s] Core basic site is core
[11/20 16:37:22   228s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:37:22   228s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'z80_topzera' of instances=2853 and nets=2747 using extraction engine 'preRoute' .
[11/20 16:37:22   228s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/20 16:37:22   228s] Type 'man IMPEXT-3530' for more detail.
[11/20 16:37:22   228s] PreRoute RC Extraction called for design z80_topzera.
[11/20 16:37:22   228s] RC Extraction called in multi-corner(1) mode.
[11/20 16:37:22   228s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/20 16:37:22   228s] Type 'man IMPEXT-6197' for more detail.
[11/20 16:37:22   228s] RCMode: PreRoute
[11/20 16:37:22   228s]       RC Corner Indexes            0   
[11/20 16:37:22   228s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:37:22   228s] Resistance Scaling Factor    : 1.00000 
[11/20 16:37:22   228s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:37:22   228s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:37:22   228s] Shrink Factor                : 1.00000
[11/20 16:37:22   228s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:37:22   228s] Updating RC grid for preRoute extraction ...
[11/20 16:37:22   228s] Initializing multi-corner resistance tables ...
[11/20 16:37:22   228s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2065.883M)
[11/20 16:37:22   228s] 
[11/20 16:37:22   228s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     Routing Correlation Report
[11/20 16:37:22   228s]     ==========================
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     Top/Trunk Low-Fanout (<=5) Routes:
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     ----------------------------------------------------------------------------
[11/20 16:37:22   228s]     Metric                              Pre-Route    Post-Route    Correlation**
[11/20 16:37:22   228s]     ----------------------------------------------------------------------------
[11/20 16:37:22   228s]     Gate Delay Mean (ns)                    0.000        0.000         1.000
[11/20 16:37:22   228s]     Gate Delay Median (ns)                  0.000        0.000           -
[11/20 16:37:22   228s]     Gate Delay Std. Dev. (ns)               0.000        0.000           -
[11/20 16:37:22   228s]     Total Wire Length Mean (um)           115.118      116.635         1.000
[11/20 16:37:22   228s]     Total Wire Length Median (um)           0.000        0.000           -
[11/20 16:37:22   228s]     Total Wire Length Std. Dev. (um)      230.237      233.270           -
[11/20 16:37:22   228s]     Transition Time* Mean (ns)              0.115        0.118         1.000
[11/20 16:37:22   228s]     Transition Time* Median (ns)            0.084        0.089           -
[11/20 16:37:22   228s]     Transition Time* Std. Dev. (ns)         0.160        0.159           -
[11/20 16:37:22   228s]     Wire Capacitance Mean (pF)              0.016        0.016         1.000
[11/20 16:37:22   228s]     Wire Capacitance Median (pF)            0.000        0.000           -
[11/20 16:37:22   228s]     Wire Capacitance Std. Dev. (pF)         0.032        0.032           -
[11/20 16:37:22   228s]     Wire Delay* Mean (fs)                9312        11600             0.996
[11/20 16:37:22   228s]     Wire Delay* Median (fs)             11850        14500               -
[11/20 16:37:22   228s]     Wire Delay* Std. Dev. (fs)           8289        10174               -
[11/20 16:37:22   228s]     Wire Length* Mean (um)                108.555      109.079         1.000
[11/20 16:37:22   228s]     Wire Length* Median (um)               55.966       56.485           -
[11/20 16:37:22   228s]     Wire Length* Std. Dev. (um)           144.266      144.578           -
[11/20 16:37:22   228s]     Wire Resistance* Mean (Ohm)           118.770      134.039         0.987
[11/20 16:37:22   228s]     Wire Resistance* Median (Ohm)         139.988      166.417           -
[11/20 16:37:22   228s]     Wire Resistance* Std. Dev. (Ohm)      111.011      120.250           -
[11/20 16:37:22   228s]     Wire Skew Mean (fs)                  2150         2300             1.000
[11/20 16:37:22   228s]     Wire Skew Median (fs)                   0            0               -
[11/20 16:37:22   228s]     Wire Skew Std. Dev. (fs)             4300         4600               -
[11/20 16:37:22   228s]     ----------------------------------------------------------------------------
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     Leaf Routes:
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     ----------------------------------------------------------------------------
[11/20 16:37:22   228s]     Metric                              Pre-Route    Post-Route    Correlation**
[11/20 16:37:22   228s]     ----------------------------------------------------------------------------
[11/20 16:37:22   228s]     Gate Delay Mean (ns)                    0.144        0.131         0.641
[11/20 16:37:22   228s]     Gate Delay Median (ns)                  0.145        0.123           -
[11/20 16:37:22   228s]     Gate Delay Std. Dev. (ns)               0.013        0.024           -
[11/20 16:37:22   228s]     Total Wire Length Mean (um)          1184.678     1249.020         0.990
[11/20 16:37:22   228s]     Total Wire Length Median (um)        1178.210     1310.920           -
[11/20 16:37:22   228s]     Total Wire Length Std. Dev. (um)      291.448      324.360           -
[11/20 16:37:22   228s]     Transition Time* Mean (ns)              0.284        0.328         0.530
[11/20 16:37:22   228s]     Transition Time* Median (ns)            0.286        0.338           -
[11/20 16:37:22   228s]     Transition Time* Std. Dev. (ns)         0.030        0.035           -
[11/20 16:37:22   228s]     Wire Capacitance Mean (pF)              0.165        0.175         0.990
[11/20 16:37:22   228s]     Wire Capacitance Median (pF)            0.164        0.183           -
[11/20 16:37:22   228s]     Wire Capacitance Std. Dev. (pF)         0.042        0.046           -
[11/20 16:37:22   228s]     Wire Delay* Mean (fs)               51890        83037             0.487
[11/20 16:37:22   228s]     Wire Delay* Median (fs)             53800        80100               -
[11/20 16:37:22   228s]     Wire Delay* Std. Dev. (fs)          14128        31105               -
[11/20 16:37:22   228s]     Wire Length* Mean (um)                200.567      250.047         0.909
[11/20 16:37:22   228s]     Wire Length* Median (um)              209.361      267.200           -
[11/20 16:37:22   228s]     Wire Length* Std. Dev. (um)            83.372       96.638           -
[11/20 16:37:22   228s]     Wire Resistance* Mean (Ohm)           368.344      417.882         0.727
[11/20 16:37:22   228s]     Wire Resistance* Median (Ohm)         364.243      433.600           -
[11/20 16:37:22   228s]     Wire Resistance* Std. Dev. (Ohm)      128.261      139.351           -
[11/20 16:37:22   228s]     Wire Skew Mean (fs)                     0            0             1.000
[11/20 16:37:22   228s]     Wire Skew Median (fs)                   0            0               -
[11/20 16:37:22   228s]     Wire Skew Std. Dev. (fs)                0            0               -
[11/20 16:37:22   228s]     ----------------------------------------------------------------------------
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     * Measured source-to-sink; ** Pearson Product Moment Correlation Coefficient
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     -------------------------------------------------------------
[11/20 16:37:22   228s]     Route Fanin Pin                                Difference (%)
[11/20 16:37:22   228s]     -------------------------------------------------------------
[11/20 16:37:22   228s]     Z80_INST/CTS_ccl_BUF_CLOCK_NODE_UID_A552f/A       -40.650
[11/20 16:37:22   228s]     Z80_INST/CTS_ccl_BUF_CLOCK_NODE_UID_A552e/A       -25.439
[11/20 16:37:22   228s]     Z80_INST/CTS_ccl_BUF_CLOCK_NODE_UID_A552d/A       -24.324
[11/20 16:37:22   228s]     Z80_INST/CTS_ccl_BUF_CLOCK_NODE_UID_A552c/A       -19.512
[11/20 16:37:22   228s]     Z80_INST/CTS_ccl_BUF_CLOCK_NODE_UID_A552b/A       -17.500
[11/20 16:37:22   228s]     -------------------------------------------------------------
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     -----------------------------------------------------------------------------------------------
[11/20 16:37:22   228s]     Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
[11/20 16:37:22   228s]                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[11/20 16:37:22   228s]     -----------------------------------------------------------------------------------------------
[11/20 16:37:22   228s]     M1                             0.000um      1.010um        0.487         0.277         0.135
[11/20 16:37:22   228s]     M2                             0.000um      3.660um        0.357         0.269         0.096
[11/20 16:37:22   228s]     M3                            81.203um     80.010um        0.357         0.273         0.097
[11/20 16:37:22   228s]     M4                           379.270um    381.860um        0.357         0.269         0.096
[11/20 16:37:22   228s]     Preferred Layer Adherence    100.000%      98.999%           -             -             -
[11/20 16:37:22   228s]     -----------------------------------------------------------------------------------------------
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     Top Wire Delay Differences (Leaf routes):
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     -------------------------------------------------------------------
[11/20 16:37:22   228s]     Route Fanin Pin                                      Difference (%)
[11/20 16:37:22   228s]     -------------------------------------------------------------------
[11/20 16:37:22   228s]     Z80_INST/reg_file__b2v_latch_wz_lo_latch_reg[1]/C       -170.702
[11/20 16:37:22   228s]     Z80_INST/reg_file__b2v_latch_wz_lo_latch_reg[7]/C       -170.146
[11/20 16:37:22   228s]     Z80_INST/reg_file__b2v_latch_sp_lo_latch_reg[2]/C       -157.212
[11/20 16:37:22   228s]     Z80_INST/reg_file__b2v_latch_iy_lo_latch_reg[1]/C       -154.762
[11/20 16:37:22   228s]     Z80_INST/data_pins__dout_reg[1]/CN                      -150.284
[11/20 16:37:22   228s]     -------------------------------------------------------------------
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     Clock Tree Layer Assignment (Leaf Routes):
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     ------------------------------------------------------------------------------------------------
[11/20 16:37:22   228s]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[11/20 16:37:22   228s]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[11/20 16:37:22   228s]     ------------------------------------------------------------------------------------------------
[11/20 16:37:22   228s]     M2                              0.000um     495.620um       0.357         0.269         0.096
[11/20 16:37:22   228s]     M3                           2745.206um    3179.530um       0.357         0.273         0.097
[11/20 16:37:22   228s]     M4                           3178.185um    2569.950um       0.357         0.269         0.096
[11/20 16:37:22   228s]     Preferred Layer Adherence     100.000%       92.064%          -             -             -
[11/20 16:37:22   228s]     ------------------------------------------------------------------------------------------------
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     Via Selection for Estimated Routes (rule default):
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     ---------------------------------------------------------------
[11/20 16:37:22   228s]     Layer    Via Cell      Res.      Cap.     RC       Top of Stack
[11/20 16:37:22   228s]     Range                  (Ohm)     (fF)     (fs)     Only
[11/20 16:37:22   228s]     ---------------------------------------------------------------
[11/20 16:37:22   228s]     M1-M2    VIA1_Y        20.000    0.000    0.000    false
[11/20 16:37:22   228s]     M2-M3    VIA2_small    20.000    0.000    0.000    false
[11/20 16:37:22   228s]     M2-M3    VIA2_south    20.000    0.000    0.000    true
[11/20 16:37:22   228s]     M3-M4    VIA3_small    20.000    0.000    0.000    false
[11/20 16:37:22   228s]     M3-M4    VIA3_west     20.000    0.000    0.000    true
[11/20 16:37:22   228s]     M4-M5    VIA4_small    20.000    0.000    0.000    false
[11/20 16:37:22   228s]     M4-M5    VIA4_south    20.000    0.000    0.000    true
[11/20 16:37:22   228s]     M5-M6    VIATP_X       13.000    0.000    0.000    false
[11/20 16:37:22   228s]     ---------------------------------------------------------------
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     Post-Route Via Usage Statistics:
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     ---------------------------------------------------------------------------------------------------------------------------------------------
[11/20 16:37:22   228s]     Layer    Via Cell      Res.      Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[11/20 16:37:22   228s]     Range                  (Ohm)     (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[11/20 16:37:22   228s]                                                        Count                          Count                            Count                 
[11/20 16:37:22   228s]     ---------------------------------------------------------------------------------------------------------------------------------------------
[11/20 16:37:22   228s]     M1-M2    VIA1_X        20.000    0.000    0.000     354         97%       R         6         100%        R          -          -         -
[11/20 16:37:22   228s]     M1-M2    VIA1_Y        20.000    0.000    0.000      10          3%       E         -           -           -        -          -         -
[11/20 16:37:22   228s]     M2-M3    VIA2_small    20.000    0.000    0.000     350        100%       ER        6         100%        ER         -          -         -
[11/20 16:37:22   228s]     M3-M4    VIA3_small    20.000    0.000    0.000     346        100%       ER        8         100%        ER         -          -         -
[11/20 16:37:22   228s]     ---------------------------------------------------------------------------------------------------------------------------------------------
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     Tag Key:
[11/20 16:37:22   228s]     	E=Used for route estimates;
[11/20 16:37:22   228s]     	R=Most frequently used by router for this net type and layer transition.
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     Consider setting the following to improve routing correlation:
[11/20 16:37:22   228s]     	set_ccopt_property generate_nanoroute_vias true
[11/20 16:37:22   228s]     	set_ccopt_property override_vias {{VIA1_X VIA2_small VIA3_small}}
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     
[11/20 16:37:22   228s]     Clock DAG stats after routing clock trees:
[11/20 16:37:22   228s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:22   228s]       cell areas     : b=178.315um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=178.315um^2
[11/20 16:37:22   228s]       wire lengths   : top=0.000um, trunk=466.540um, leaf=6245.100um, total=6711.640um
[11/20 16:37:22   228s]       capacitance    : wire=0.939pF, gate=0.793pF, total=1.732pF
[11/20 16:37:22   228s]       net violations : underSlew={6,0.405ns} average 0.213ns std.dev 0.101ns
[11/20 16:37:22   228s]     Clock tree state after routing clock trees:
[11/20 16:37:22   228s]       clock_tree clock: worst slew is leaf(0.373),trunk(0.500),top(nil), margined worst slew is leaf(0.373),trunk(0.500),top(nil)
[11/20 16:37:22   228s]       clock_tree clock<1>: worst slew is leaf(0.373),trunk(0.095),top(nil), margined worst slew is leaf(0.373),trunk(0.095),top(nil)
[11/20 16:37:22   228s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.518, max=0.667, avg=0.620, sd=0.028], skew [0.148 vs 0.112*, 97.8% {0.561, 0.616, 0.667}] (wid=0.154 ws=0.126) (gid=0.547 gs=0.056)
[11/20 16:37:22   228s]     Clock network insertion delays are now [0.518ns, 0.667ns] average 0.620ns std.dev 0.028ns
[11/20 16:37:22   228s]     Legalizer reserving space for clock trees... 
[11/20 16:37:22   228s]     Legalizer reserving space for clock trees done.
[11/20 16:37:22   228s]     PostConditioning... 
[11/20 16:37:22   228s]       Update timing... 
[11/20 16:37:22   228s]         Updating timing graph... 
[11/20 16:37:22   228s]           
[11/20 16:37:22   228s] #################################################################################
[11/20 16:37:22   228s] # Design Stage: PreRoute
[11/20 16:37:22   228s] # Design Name: z80_topzera
[11/20 16:37:22   228s] # Design Mode: 90nm
[11/20 16:37:22   228s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:37:22   228s] # Parasitics Mode: No SPEF/RCDB
[11/20 16:37:22   228s] # Signoff Settings: SI Off 
[11/20 16:37:22   228s] #################################################################################
[11/20 16:37:22   228s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:37:22   228s] Calculate delays in Single mode...
[11/20 16:37:22   228s] Topological Sorting (CPU = 0:00:00.0, MEM = 2132.7M, InitMEM = 2132.7M)
[11/20 16:37:23   230s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:37:23   230s] End delay calculation. (MEM=2560.52 CPU=0:00:01.6 REAL=0:00:01.0)
[11/20 16:37:23   230s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 2560.5M) ***
[11/20 16:37:23   230s]         Updating timing graph done.
[11/20 16:37:23   230s]         Updating latch analysis... 
[11/20 16:37:23   230s]         Updating latch analysis done.
[11/20 16:37:23   230s]       Update timing done.
[11/20 16:37:23   230s]       Invalidating timing
[11/20 16:37:23   230s]       PostConditioning active optimizations:
[11/20 16:37:23   230s]        - DRV fixing with cell sizing
[11/20 16:37:23   230s]       
[11/20 16:37:23   230s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'CLK' is not routed.
[11/20 16:37:23   230s]       Currently running CTS, using active skew data
[11/20 16:37:23   230s]       Resetting previous bufferability status so that PostConditioning will attempt to fix all clock tree violations
[11/20 16:37:23   230s]       Clock DAG stats PostConditioning initial state:
[11/20 16:37:23   230s]         cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:23   230s]         cell areas     : b=178.315um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=178.315um^2
[11/20 16:37:23   230s]         wire lengths   : top=0.000um, trunk=466.540um, leaf=6245.100um, total=6711.640um
[11/20 16:37:23   230s]         capacitance    : wire=0.939pF, gate=0.793pF, total=1.732pF
[11/20 16:37:23   230s]         net violations : underSlew={6,0.405ns} average 0.213ns std.dev 0.101ns
[11/20 16:37:23   230s]       Recomputing CTS skew targets... 
[11/20 16:37:23   230s]         Resolving skew group constraints... 
[11/20 16:37:23   230s]           Solving LP: 1 skew groups; 4 fragments, 4 fraglets and 5 vertices; 33 variables and 90 constraints; tolerance 1
[11/20 16:37:23   230s]         Resolving skew group constraints done.
[11/20 16:37:23   230s]       Recomputing CTS skew targets done.
[11/20 16:37:23   230s]       Fixing DRVs... 
[11/20 16:37:23   230s]         Fixing clock tree DRVs: 
[11/20 16:37:23   230s]         Fixing clock tree DRVs: ..
[11/20 16:37:23   230s]         Fixing clock tree DRVs: ... 20% .
[11/20 16:37:23   230s]         Fixing clock tree DRVs: ... 20% ... 40% 
[11/20 16:37:23   230s]         Fixing clock tree DRVs: ... 20% ... 40% ...
[11/20 16:37:23   230s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[11/20 16:37:23   230s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[11/20 16:37:23   230s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[11/20 16:37:23   230s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[11/20 16:37:23   230s]         CCOpt-PostConditioning: considered: 7, tested: 7, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
[11/20 16:37:23   230s]         
[11/20 16:37:23   230s]         PRO Statistics: Fix DRVs (cell sizing):
[11/20 16:37:23   230s]         =======================================
[11/20 16:37:23   230s]         
[11/20 16:37:23   230s]         Cell changes by Net Type:
[11/20 16:37:23   230s]         
[11/20 16:37:23   230s]         ------------------------------
[11/20 16:37:23   230s]         Net Type    Attempted    Sized
[11/20 16:37:23   230s]         ------------------------------
[11/20 16:37:23   230s]         top             0          0
[11/20 16:37:23   230s]         trunk           0          0
[11/20 16:37:23   230s]         leaf            0          0
[11/20 16:37:23   230s]         ------------------------------
[11/20 16:37:23   230s]         Total       -              0
[11/20 16:37:23   230s]         ------------------------------
[11/20 16:37:23   230s]         
[11/20 16:37:23   230s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[11/20 16:37:23   230s]         Max. move: 0.000um, Min. move: 2147483.647um, Avg. move: N/A
[11/20 16:37:23   230s]         
[11/20 16:37:23   230s]         Clock DAG stats PostConditioning after DRV fixing:
[11/20 16:37:23   230s]           cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:23   230s]           cell areas     : b=178.315um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=178.315um^2
[11/20 16:37:23   230s]           wire lengths   : top=0.000um, trunk=466.540um, leaf=6245.100um, total=6711.640um
[11/20 16:37:23   230s]           capacitance    : wire=0.939pF, gate=0.793pF, total=1.732pF
[11/20 16:37:23   230s]           net violations : underSlew={6,0.405ns} average 0.213ns std.dev 0.101ns
[11/20 16:37:23   230s]         Clock tree state PostConditioning after DRV fixing:
[11/20 16:37:23   230s]           clock_tree clock: worst slew is leaf(0.373),trunk(0.500),top(nil), margined worst slew is leaf(0.373),trunk(0.500),top(nil)
[11/20 16:37:23   230s]           clock_tree clock<1>: worst slew is leaf(0.373),trunk(0.095),top(nil), margined worst slew is leaf(0.373),trunk(0.095),top(nil)
[11/20 16:37:23   230s]           skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.518, max=0.667, avg=0.620, sd=0.028], skew [0.148 vs 0.112*, 97.8% {0.561, 0.616, 0.667}] (wid=0.154 ws=0.126) (gid=0.547 gs=0.056)
[11/20 16:37:23   230s]         Clock network insertion delays are now [0.518ns, 0.667ns] average 0.620ns std.dev 0.028ns
[11/20 16:37:23   230s]       Fixing DRVs done.
[11/20 16:37:23   230s]       
[11/20 16:37:23   230s]       Slew Diagnostics: After DRV fixing
[11/20 16:37:23   230s]       ==================================
[11/20 16:37:23   230s]       
[11/20 16:37:23   230s]       Global causes: DRV fixing with buffering is disabled
[11/20 16:37:23   230s]       
[11/20 16:37:23   230s]       Top 5 overslews:
[11/20 16:37:23   230s]       
[11/20 16:37:23   230s]       ---------------------------------
[11/20 16:37:23   230s]       Node    Net    Overslew    Causes
[11/20 16:37:23   230s]       ---------------------------------
[11/20 16:37:23   230s]         (empty table)
[11/20 16:37:23   230s]       ---------------------------------
[11/20 16:37:23   230s]       
[11/20 16:37:23   230s]       Reconnecting optimized routes... **WARN: (IMPCCOPT-1304):	Net CLK unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[11/20 16:37:23   230s] 
[11/20 16:37:23   230s]       Reconnecting optimized routes done.
[11/20 16:37:23   230s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[11/20 16:37:23   230s]       Set dirty flag on 0 insts, 0 nets
[11/20 16:37:23   230s]       Updating RC parasitics by calling: "extract_rc -noRouteCheck"... Extraction called for design 'z80_topzera' of instances=2853 and nets=2747 using extraction engine 'preRoute' .
[11/20 16:37:23   230s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/20 16:37:23   230s] Type 'man IMPEXT-3530' for more detail.
[11/20 16:37:23   230s] PreRoute RC Extraction called for design z80_topzera.
[11/20 16:37:23   230s] RC Extraction called in multi-corner(1) mode.
[11/20 16:37:23   230s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/20 16:37:23   230s] Type 'man IMPEXT-6197' for more detail.
[11/20 16:37:23   230s] RCMode: PreRoute
[11/20 16:37:23   230s]       RC Corner Indexes            0   
[11/20 16:37:23   230s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:37:23   230s] Resistance Scaling Factor    : 1.00000 
[11/20 16:37:23   230s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:37:23   230s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:37:23   230s] Shrink Factor                : 1.00000
[11/20 16:37:23   230s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:37:23   230s] Updating RC grid for preRoute extraction ...
[11/20 16:37:23   230s] Initializing multi-corner resistance tables ...
[11/20 16:37:23   230s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2550.980M)
[11/20 16:37:23   230s] 
[11/20 16:37:23   230s]       Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[11/20 16:37:23   230s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:37:23   230s]       Clock DAG stats PostConditioning final:
[11/20 16:37:23   230s]         cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:23   230s]         cell areas     : b=178.315um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=178.315um^2
[11/20 16:37:23   230s]         wire lengths   : top=0.000um, trunk=466.540um, leaf=6245.100um, total=6711.640um
[11/20 16:37:23   230s]         capacitance    : wire=0.939pF, gate=0.793pF, total=1.732pF
[11/20 16:37:23   230s]         net violations : underSlew={6,0.405ns} average 0.213ns std.dev 0.101ns
[11/20 16:37:23   230s]     PostConditioning done.
[11/20 16:37:23   230s] Net route status summary:
[11/20 16:37:23   230s]   Clock:         7 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=6)
[11/20 16:37:23   230s]   Non-clock:  2493 (unrouted=39, trialRouted=2454, noStatus=0, routed=0, fixed=0)
[11/20 16:37:23   230s] (Not counting 247 nets with <2 term connections)
[11/20 16:37:23   230s]     Clock DAG stats after post-conditioning:
[11/20 16:37:23   230s]       cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:23   230s]       cell areas     : b=178.315um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=178.315um^2
[11/20 16:37:23   230s]       wire lengths   : top=0.000um, trunk=466.540um, leaf=6245.100um, total=6711.640um
[11/20 16:37:23   230s]       capacitance    : wire=0.939pF, gate=0.793pF, total=1.732pF
[11/20 16:37:23   230s]       net violations : underSlew={6,0.405ns} average 0.213ns std.dev 0.101ns
[11/20 16:37:23   230s]     Clock tree state after post-conditioning:
[11/20 16:37:23   230s]       clock_tree clock: worst slew is leaf(0.373),trunk(0.500),top(nil), margined worst slew is leaf(0.373),trunk(0.500),top(nil)
[11/20 16:37:23   230s]       clock_tree clock<1>: worst slew is leaf(0.373),trunk(0.095),top(nil), margined worst slew is leaf(0.373),trunk(0.095),top(nil)
[11/20 16:37:23   230s]       skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.518, max=0.667, avg=0.620, sd=0.028], skew [0.148 vs 0.112*, 97.8% {0.561, 0.616, 0.667}] (wid=0.154 ws=0.126) (gid=0.547 gs=0.056)
[11/20 16:37:23   230s]     Clock network insertion delays are now [0.518ns, 0.667ns] average 0.620ns std.dev 0.028ns
[11/20 16:37:23   230s]   Updating netlist done.
[11/20 16:37:23   230s]   
[11/20 16:37:23   230s]   Clock DAG stats at end of CTS:
[11/20 16:37:23   230s]   ==============================
[11/20 16:37:23   230s]   
[11/20 16:37:23   230s]   -------------------------------
[11/20 16:37:23   230s]   Cell type      Count    Area
[11/20 16:37:23   230s]   -------------------------------
[11/20 16:37:23   230s]   Buffers          5      178.315
[11/20 16:37:23   230s]   Inverters        0        0.000
[11/20 16:37:23   230s]   Clock Gates      0        0.000
[11/20 16:37:23   230s]   Clock Logic      0        0.000
[11/20 16:37:23   230s]   All              5      178.315
[11/20 16:37:23   230s]   -------------------------------
[11/20 16:37:23   230s]   
[11/20 16:37:23   230s]   
[11/20 16:37:23   230s]   Clock DAG wire lengths at end of CTS:
[11/20 16:37:23   230s]   =====================================
[11/20 16:37:23   230s]   
[11/20 16:37:23   230s]   --------------------
[11/20 16:37:23   230s]   Type     Wire Length
[11/20 16:37:23   230s]   --------------------
[11/20 16:37:23   230s]   Top          0.000
[11/20 16:37:23   230s]   Trunk      466.540
[11/20 16:37:23   230s]   Leaf      6245.100
[11/20 16:37:23   230s]   Total     6711.640
[11/20 16:37:23   230s]   --------------------
[11/20 16:37:23   230s]   
[11/20 16:37:23   230s]   
[11/20 16:37:23   230s]   Clock DAG capacitances at end of CTS:
[11/20 16:37:23   230s]   =====================================
[11/20 16:37:23   230s]   
[11/20 16:37:23   230s]   --------------------
[11/20 16:37:23   230s]   Type     Capacitance
[11/20 16:37:23   230s]   --------------------
[11/20 16:37:23   230s]   Wire        0.939
[11/20 16:37:23   230s]   Gate        0.793
[11/20 16:37:23   230s]   Total       1.732
[11/20 16:37:23   230s]   --------------------
[11/20 16:37:23   230s]   
[11/20 16:37:23   230s]   
[11/20 16:37:23   230s]   Clock DAG net violations at end of CTS:
[11/20 16:37:23   230s]   =======================================
[11/20 16:37:23   230s]   
[11/20 16:37:23   230s]   ------------------------------------------------------
[11/20 16:37:23   230s]   Type         Count    Max viol    Average    Std. Dev.
[11/20 16:37:23   230s]   ------------------------------------------------------
[11/20 16:37:23   230s]   underSlew      6      0.405ns     0.213ns     0.101ns
[11/20 16:37:23   230s]   ------------------------------------------------------
[11/20 16:37:23   230s]   
[11/20 16:37:23   230s]   
[11/20 16:37:23   230s]   Clock tree summary at end of CTS:
[11/20 16:37:23   230s]   =================================
[11/20 16:37:23   230s]   
[11/20 16:37:23   230s]   ----------------------------------------------------------
[11/20 16:37:23   230s]   Clock Tree             Worst Trunk Slew    Worst Leaf Slew
[11/20 16:37:23   230s]   ----------------------------------------------------------
[11/20 16:37:23   230s]   clock_tree clock            0.500               0.373
[11/20 16:37:23   230s]   clock_tree clock<1>         0.095               0.373
[11/20 16:37:23   230s]   ----------------------------------------------------------
[11/20 16:37:23   230s]   
[11/20 16:37:23   230s]   
[11/20 16:37:23   230s]   Skew group summary at end of CTS:
[11/20 16:37:23   230s]   =================================
[11/20 16:37:23   230s]   
[11/20 16:37:23   231s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/20 16:37:23   231s]   Half-corner                                Skew Group                               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/20 16:37:23   231s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/20 16:37:23   231s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    0.518     0.667     0.148    0.112*           0.126           0.113           0.620        0.028     97.8% {0.561, 0.616, 0.667}
[11/20 16:37:23   231s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/20 16:37:23   231s]   
[11/20 16:37:23   231s]   
[11/20 16:37:23   231s]   Min/max skew group path pins for unmet skew targets:
[11/20 16:37:23   231s]   ====================================================
[11/20 16:37:23   231s]   
[11/20 16:37:23   231s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[11/20 16:37:23   231s]   Half-corner                                Skew Group                               Min/Max    Delay    Pin
[11/20 16:37:23   231s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[11/20 16:37:23   231s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    Min        0.518    Z80_INST/reg_file__b2v_latch_de_lo_latch_reg[3]/C
[11/20 16:37:23   231s]   default_emulate_delay_corner:setup.late    clock/default_emulate_constraint_mode    Max        0.667    Z80_INST/reg_file__b2v_latch_ir_hi_latch_reg[0]/C
[11/20 16:37:23   231s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[11/20 16:37:23   231s]   
[11/20 16:37:23   231s]   Clock network insertion delays are now [0.518ns, 0.667ns] average 0.620ns std.dev 0.028ns
[11/20 16:37:23   231s]   
[11/20 16:37:23   231s]   Found a total of 0 clock tree pins with a slew violation.
[11/20 16:37:23   231s]   
[11/20 16:37:23   231s] Synthesizing clock trees done.
[11/20 16:37:23   231s] Connecting clock gate test enables... 
[11/20 16:37:23   231s] Connecting clock gate test enables done.
[11/20 16:37:23   231s] Innovus updating I/O latencies
[11/20 16:37:23   231s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:37:23   231s] #################################################################################
[11/20 16:37:23   231s] # Design Stage: PreRoute
[11/20 16:37:23   231s] # Design Name: z80_topzera
[11/20 16:37:23   231s] # Design Mode: 90nm
[11/20 16:37:23   231s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:37:23   231s] # Parasitics Mode: No SPEF/RCDB
[11/20 16:37:23   231s] # Signoff Settings: SI Off 
[11/20 16:37:23   231s] #################################################################################
[11/20 16:37:23   231s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:37:24   231s] Calculate delays in Single mode...
[11/20 16:37:24   231s] Topological Sorting (CPU = 0:00:00.0, MEM = 2560.5M, InitMEM = 2560.5M)
[11/20 16:37:24   231s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:37:24   231s] End delay calculation. (MEM=2560.52 CPU=0:00:00.1 REAL=0:00:00.0)
[11/20 16:37:24   231s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2560.5M) ***
[11/20 16:37:24   231s] 	Current asserted source latency: 0
[11/20 16:37:24   231s] 	Executing: set_clock_latency -source -early -max -rise -0.518586 [get_pins CLK]
[11/20 16:37:24   231s] 	Current asserted source latency: 0
[11/20 16:37:24   231s] 	Executing: set_clock_latency -source -late -max -rise -0.518586 [get_pins CLK]
[11/20 16:37:24   231s] 	Current asserted source latency: 0
[11/20 16:37:24   231s] 	Executing: set_clock_latency -source -early -max -fall -0.524025 [get_pins CLK]
[11/20 16:37:24   231s] 	Current asserted source latency: 0
[11/20 16:37:24   231s] 	Executing: set_clock_latency -source -late -max -fall -0.524025 [get_pins CLK]
[11/20 16:37:24   231s] Setting all clocks to propagated mode.
[11/20 16:37:24   231s] Resetting all latency settings from fanout cone of clock 'clock'
[11/20 16:37:24   231s] Clock DAG stats after update timingGraph:
[11/20 16:37:24   231s]   cell counts    : b=5, i=0, cg=0, l=0, total=5
[11/20 16:37:24   231s]   cell areas     : b=178.315um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=178.315um^2
[11/20 16:37:24   231s]   wire lengths   : top=0.000um, trunk=466.540um, leaf=6245.100um, total=6711.640um
[11/20 16:37:24   231s]   capacitance    : wire=0.939pF, gate=0.793pF, total=1.732pF
[11/20 16:37:24   231s]   net violations : underSlew={6,0.405ns} average 0.213ns std.dev 0.101ns
[11/20 16:37:24   231s] Clock tree state after update timingGraph:
[11/20 16:37:24   231s]   clock_tree clock: worst slew is leaf(0.373),trunk(0.500),top(nil), margined worst slew is leaf(0.373),trunk(0.500),top(nil)
[11/20 16:37:24   231s]   clock_tree clock<1>: worst slew is leaf(0.373),trunk(0.095),top(nil), margined worst slew is leaf(0.373),trunk(0.095),top(nil)
[11/20 16:37:24   231s]   skew_group clock/default_emulate_constraint_mode: insertion delay [min=0.518, max=0.667, avg=0.620, sd=0.028], skew [0.148 vs 0.112*, 97.8% {0.561, 0.616, 0.667}] (wid=0.154 ws=0.126) (gid=0.547 gs=0.056)
[11/20 16:37:24   231s] Clock network insertion delays are now [0.518ns, 0.667ns] average 0.620ns std.dev 0.028ns
[11/20 16:37:24   231s] Logging CTS constraint violations... 
[11/20 16:37:24   231s]   No violations found.
[11/20 16:37:24   231s] Logging CTS constraint violations done.
[11/20 16:37:24   231s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/20 16:37:24   231s] Synthesizing clock trees with CCOpt done.
[11/20 16:37:24   231s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:37:24   231s] UM:                                                                   cts
[11/20 16:37:24   231s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/20 16:37:24   231s] #spOpts: mergeVia=F 
[11/20 16:37:24   231s] Info: 8 threads available for lower-level modules during optimization.
[11/20 16:37:24   231s] GigaOpt running with 8 threads.
[11/20 16:37:26   234s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2063.9M, totSessionCpu=0:03:54 **
[11/20 16:37:26   234s] *** opt_design -post_cts ***
[11/20 16:37:26   234s] DRC Margin: user margin 0.0; extra margin 0.2
[11/20 16:37:26   234s] Hold Target Slack: user slack 0
[11/20 16:37:26   234s] Setup Target Slack: user slack 0; extra slack 0.1
[11/20 16:37:26   234s] setUsefulSkewMode -noEcoRoute
[11/20 16:37:26   234s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[11/20 16:37:26   234s] Summary for sequential cells idenfication: 
[11/20 16:37:26   234s] Identified SBFF number: 128
[11/20 16:37:26   234s] Identified MBFF number: 0
[11/20 16:37:26   234s] Not identified SBFF number: 0
[11/20 16:37:26   234s] Not identified MBFF number: 0
[11/20 16:37:26   234s] Number of sequential cells which are not FFs: 106
[11/20 16:37:26   234s] 
[11/20 16:37:26   234s] Start to check current routing status for nets...
[11/20 16:37:26   234s] Using hname+ instead name for net compare
[11/20 16:37:26   234s] Activating lazyNetListOrdering
[11/20 16:37:26   234s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[11/20 16:37:26   234s] All nets are already routed correctly.
[11/20 16:37:26   234s] End to check current routing status for nets (mem=2065.8M)
[11/20 16:37:26   234s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:37:27   234s] #################################################################################
[11/20 16:37:27   234s] # Design Stage: PreRoute
[11/20 16:37:27   234s] # Design Name: z80_topzera
[11/20 16:37:27   234s] # Design Mode: 90nm
[11/20 16:37:27   234s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:37:27   234s] # Parasitics Mode: No SPEF/RCDB
[11/20 16:37:27   234s] # Signoff Settings: SI Off 
[11/20 16:37:27   234s] #################################################################################
[11/20 16:37:27   234s] Calculate delays in Single mode...
[11/20 16:37:27   234s] Topological Sorting (CPU = 0:00:00.0, MEM = 2140.9M, InitMEM = 2140.9M)
[11/20 16:37:27   236s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:37:27   236s] End delay calculation. (MEM=2566.79 CPU=0:00:01.6 REAL=0:00:00.0)
[11/20 16:37:27   236s] *** CDM Built up (cpu=0:00:01.7  real=0:00:00.0  mem= 2566.8M) ***
[11/20 16:37:27   236s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:00.0 totSessionCpu=0:03:56 mem=2566.8M)
[11/20 16:37:27   236s] 
[11/20 16:37:27   236s] ------------------------------------------------------------
[11/20 16:37:27   236s]              Initial Summary                             
[11/20 16:37:27   236s] ------------------------------------------------------------
[11/20 16:37:27   236s] 
[11/20 16:37:27   236s] Setup views included:
[11/20 16:37:27   236s]  default_emulate_view 
[11/20 16:37:27   236s] 
[11/20 16:37:27   236s] +--------------------+---------+
[11/20 16:37:27   236s] |     Setup mode     |   all   |
[11/20 16:37:27   236s] +--------------------+---------+
[11/20 16:37:27   236s] |           WNS (ns):|  0.787  |
[11/20 16:37:27   236s] |           TNS (ns):|  0.000  |
[11/20 16:37:27   236s] |    Violating Paths:|    0    |
[11/20 16:37:27   236s] |          All Paths:|  1052   |
[11/20 16:37:27   236s] +--------------------+---------+
[11/20 16:37:27   236s] 
[11/20 16:37:27   236s] +----------------+-------------------------------+------------------+
[11/20 16:37:27   236s] |                |              Real             |       Total      |
[11/20 16:37:27   236s] |    DRVs        +------------------+------------+------------------|
[11/20 16:37:27   236s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:37:27   236s] +----------------+------------------+------------+------------------+
[11/20 16:37:27   236s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:37:27   236s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/20 16:37:27   236s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:37:27   236s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:37:27   236s] +----------------+------------------+------------+------------------+
[11/20 16:37:27   236s] 
[11/20 16:37:27   236s] Density: 16.803%
[11/20 16:37:27   236s] ------------------------------------------------------------
[11/20 16:37:27   236s] **opt_design ... cpu = 0:00:03, real = 0:00:01, mem = 2126.9M, totSessionCpu=0:03:56 **
[11/20 16:37:27   236s] ** INFO : this run is activating low effort ccoptDesign flow
[11/20 16:37:27   236s] PhyDesignGrid: maxLocalDensity 0.98
[11/20 16:37:27   236s] #spOpts: mergeVia=F 
[11/20 16:37:27   237s] *** Starting optimizing excluded clock nets MEM= 2146.9M) ***
[11/20 16:37:27   237s] *info: No excluded clock nets to be optimized.
[11/20 16:37:27   237s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2146.9M) ***
[11/20 16:37:27   237s] *** Starting optimizing excluded clock nets MEM= 2146.9M) ***
[11/20 16:37:27   237s] *info: No excluded clock nets to be optimized.
[11/20 16:37:27   237s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2146.9M) ***
[11/20 16:37:27   237s] *** Timing Is met
[11/20 16:37:27   237s] *** Check timing (0:00:00.0)
[11/20 16:37:28   237s] Summary for sequential cells idenfication: 
[11/20 16:37:28   237s] Identified SBFF number: 128
[11/20 16:37:28   237s] Identified MBFF number: 0
[11/20 16:37:28   237s] Not identified SBFF number: 0
[11/20 16:37:28   237s] Not identified MBFF number: 0
[11/20 16:37:28   237s] Number of sequential cells which are not FFs: 106
[11/20 16:37:28   237s] 
[11/20 16:37:28   237s] **INFO: Flow update: Design timing is met.
[11/20 16:37:28   237s] 
[11/20 16:37:28   237s] ------------------------------------------------------------
[11/20 16:37:28   237s]      Summary (cpu=0.00min real=0.00min mem=2146.9M)                             
[11/20 16:37:28   237s] ------------------------------------------------------------
[11/20 16:37:28   237s] 
[11/20 16:37:28   237s] Setup views included:
[11/20 16:37:28   237s]  default_emulate_view 
[11/20 16:37:28   237s] 
[11/20 16:37:28   237s] +--------------------+---------+
[11/20 16:37:28   237s] |     Setup mode     |   all   |
[11/20 16:37:28   237s] +--------------------+---------+
[11/20 16:37:28   237s] |           WNS (ns):|  0.787  |
[11/20 16:37:28   237s] |           TNS (ns):|  0.000  |
[11/20 16:37:28   237s] |    Violating Paths:|    0    |
[11/20 16:37:28   237s] |          All Paths:|  1052   |
[11/20 16:37:28   237s] +--------------------+---------+
[11/20 16:37:28   237s] 
[11/20 16:37:28   237s] +----------------+-------------------------------+------------------+
[11/20 16:37:28   237s] |                |              Real             |       Total      |
[11/20 16:37:28   237s] |    DRVs        +------------------+------------+------------------|
[11/20 16:37:28   237s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:37:28   237s] +----------------+------------------+------------+------------------+
[11/20 16:37:28   237s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:37:28   237s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/20 16:37:28   237s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:37:28   237s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:37:28   237s] +----------------+------------------+------------+------------------+
[11/20 16:37:28   237s] 
[11/20 16:37:28   237s] Density: 16.803%
[11/20 16:37:28   237s] Routing Overflow: 0.12% H and 0.00% V
[11/20 16:37:28   237s] ------------------------------------------------------------
[11/20 16:37:28   237s] **opt_design ... cpu = 0:00:03, real = 0:00:02, mem = 2146.9M, totSessionCpu=0:03:57 **
[11/20 16:37:28   237s] **INFO: Flow update: Design timing is met.
[11/20 16:37:28   237s] 
[11/20 16:37:28   237s] ------------------------------------------------------------
[11/20 16:37:28   237s]      Summary (cpu=0.00min real=0.00min mem=2146.9M)                             
[11/20 16:37:28   237s] ------------------------------------------------------------
[11/20 16:37:28   237s] 
[11/20 16:37:28   237s] Setup views included:
[11/20 16:37:28   237s]  default_emulate_view 
[11/20 16:37:28   237s] 
[11/20 16:37:28   237s] +--------------------+---------+
[11/20 16:37:28   237s] |     Setup mode     |   all   |
[11/20 16:37:28   237s] +--------------------+---------+
[11/20 16:37:28   237s] |           WNS (ns):|  0.787  |
[11/20 16:37:28   237s] |           TNS (ns):|  0.000  |
[11/20 16:37:28   237s] |    Violating Paths:|    0    |
[11/20 16:37:28   237s] |          All Paths:|  1052   |
[11/20 16:37:28   237s] +--------------------+---------+
[11/20 16:37:28   237s] 
[11/20 16:37:28   237s] +----------------+-------------------------------+------------------+
[11/20 16:37:28   237s] |                |              Real             |       Total      |
[11/20 16:37:28   237s] |    DRVs        +------------------+------------+------------------|
[11/20 16:37:28   237s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:37:28   237s] +----------------+------------------+------------+------------------+
[11/20 16:37:28   237s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:37:28   237s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/20 16:37:28   237s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:37:28   237s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:37:28   237s] +----------------+------------------+------------+------------------+
[11/20 16:37:28   237s] 
[11/20 16:37:28   237s] Density: 16.803%
[11/20 16:37:28   237s] Routing Overflow: 0.12% H and 0.00% V
[11/20 16:37:28   237s] ------------------------------------------------------------
[11/20 16:37:28   237s] **opt_design ... cpu = 0:00:04, real = 0:00:02, mem = 2146.9M, totSessionCpu=0:03:57 **
[11/20 16:37:28   237s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:37:28   237s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:37:28   237s] Info: 38 io nets excluded
[11/20 16:37:28   237s] Info: 6 nets with fixed/cover wires excluded.
[11/20 16:37:28   237s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:37:28   237s] Info: 7 clock nets excluded from IPO operation.
[11/20 16:37:30   240s] doiPBLastSyncSlave
[11/20 16:37:30   240s] Effort level <high> specified for reg2reg path_group
[11/20 16:37:30   240s] Reported timing to dir ./timingReports
[11/20 16:37:30   240s] **opt_design ... cpu = 0:00:06, real = 0:00:04, mem = 2150.9M, totSessionCpu=0:04:00 **
[11/20 16:37:31   240s] 
[11/20 16:37:31   240s] ------------------------------------------------------------
[11/20 16:37:31   240s]      opt_design Final Summary                             
[11/20 16:37:31   240s] ------------------------------------------------------------
[11/20 16:37:31   240s] 
[11/20 16:37:31   240s] Setup views included:
[11/20 16:37:31   240s]  default_emulate_view 
[11/20 16:37:31   240s] 
[11/20 16:37:31   240s] +--------------------+---------+---------+---------+
[11/20 16:37:31   240s] |     Setup mode     |   all   | reg2reg | default |
[11/20 16:37:31   240s] +--------------------+---------+---------+---------+
[11/20 16:37:31   240s] |           WNS (ns):|  0.787  |  0.787  |  0.000  |
[11/20 16:37:31   240s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/20 16:37:31   240s] |    Violating Paths:|    0    |    0    |    0    |
[11/20 16:37:31   240s] |          All Paths:|  1052   |  1052   |    0    |
[11/20 16:37:31   240s] +--------------------+---------+---------+---------+
[11/20 16:37:31   240s] 
[11/20 16:37:31   240s] +----------------+-------------------------------+------------------+
[11/20 16:37:31   240s] |                |              Real             |       Total      |
[11/20 16:37:31   240s] |    DRVs        +------------------+------------+------------------|
[11/20 16:37:31   240s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:37:31   240s] +----------------+------------------+------------+------------------+
[11/20 16:37:31   240s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:37:31   240s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/20 16:37:31   240s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:37:31   240s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:37:31   240s] +----------------+------------------+------------+------------------+
[11/20 16:37:31   240s] 
[11/20 16:37:31   240s] Density: 16.803%
[11/20 16:37:31   240s] Routing Overflow: 0.12% H and 0.00% V
[11/20 16:37:31   240s] ------------------------------------------------------------
[11/20 16:37:31   240s] **opt_design ... cpu = 0:00:07, real = 0:00:05, mem = 2148.9M, totSessionCpu=0:04:00 **
[11/20 16:37:31   240s] *** Finished opt_design ***
[11/20 16:37:31   240s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:37:31   240s] UM:                                          0.000             0.787  final
[11/20 16:37:31   241s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:37:31   241s] UM:                                                                   opt_design_postcts
[11/20 16:37:31   241s] 
[11/20 16:37:31   241s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:13.1 real=0:00:09.0)
[11/20 16:37:31   241s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:02.3 real=0:00:02.4)
[11/20 16:37:31   241s] Info: pop threads available for lower-level modules during optimization.
[11/20 16:37:31   241s] Set place::cacheFPlanSiteMark to 0
[11/20 16:37:31   241s] (ccopt_design): dumping clock statistics to metric
[11/20 16:37:31   241s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:37:31   241s] UM:                                                                   report_ccopt_clock_trees
[11/20 16:37:31   241s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:37:31   241s] UM:                                                                   report_ccopt_skew_groups
[11/20 16:37:32   241s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:37:32   241s] UM:         15.91            145             0.000             0.787  ccopt_design
[11/20 16:37:32   241s] 
[11/20 16:37:32   241s] *** Summary of all messages that are not suppressed in this session:
[11/20 16:37:32   241s] Severity  ID               Count  Summary                                  
[11/20 16:37:32   241s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[11/20 16:37:32   241s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[11/20 16:37:32   241s] WARNING   IMPCCOPT-1041        4  The cts_source_output_max_transition_tim...
[11/20 16:37:32   241s] WARNING   IMPCCOPT-1304        1  Net %s unexpectedly has no routing prese...
[11/20 16:37:32   241s] WARNING   IMPCCOPT-1182        6  The cts_clock_gating_cells property has ...
[11/20 16:37:32   241s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[11/20 16:37:32   241s] *** Message Summary: 22 warning(s), 0 error(s)
[11/20 16:37:32   241s] 
[11/20 16:37:32   241s] **ccopt_design ... cpu = 0:00:36, real = 0:00:26, mem = 2146.9M, totSessionCpu=0:04:01 **
[11/20 16:37:32   241s] [DEV]innovus 14> eval_legacy { report_ccopt_clock_trees -filename logs/clock_trees.rpt }
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:37:50   242s] UM:          0.72             18                                      report_ccopt_clock_trees
[11/20 16:37:50   242s] 2ba92a8a
[11/20 16:37:51   242s] [DEV]innovus 15> opt_design -post_cts
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/20 16:37:55   242s] Core basic site is core
[11/20 16:37:55   242s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:37:55   242s] Summary for sequential cells idenfication: 
[11/20 16:37:55   242s] Identified SBFF number: 128
[11/20 16:37:55   242s] Identified MBFF number: 0
[11/20 16:37:55   242s] Not identified SBFF number: 0
[11/20 16:37:55   242s] Not identified MBFF number: 0
[11/20 16:37:55   242s] Number of sequential cells which are not FFs: 106
[11/20 16:37:55   242s] 
[11/20 16:37:55   242s] #spOpts: mergeVia=F 
[11/20 16:37:55   242s] Info: 8 threads available for lower-level modules during optimization.
[11/20 16:37:55   242s] GigaOpt running with 8 threads.
[11/20 16:37:57   245s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2219.7M, totSessionCpu=0:04:05 **
[11/20 16:37:57   245s] *** opt_design -post_cts ***
[11/20 16:37:57   245s] DRC Margin: user margin 0.0; extra margin 0.2
[11/20 16:37:57   245s] Hold Target Slack: user slack 0
[11/20 16:37:57   245s] Setup Target Slack: user slack 0; extra slack 0.1
[11/20 16:37:57   245s] setUsefulSkewMode -noEcoRoute
[11/20 16:37:57   245s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[11/20 16:37:57   245s] Summary for sequential cells idenfication: 
[11/20 16:37:57   245s] Identified SBFF number: 128
[11/20 16:37:57   245s] Identified MBFF number: 0
[11/20 16:37:57   245s] Not identified SBFF number: 0
[11/20 16:37:57   245s] Not identified MBFF number: 0
[11/20 16:37:57   245s] Number of sequential cells which are not FFs: 106
[11/20 16:37:57   245s] 
[11/20 16:37:57   245s] Start to check current routing status for nets...
[11/20 16:37:57   245s] Using hname+ instead name for net compare
[11/20 16:37:57   245s] Activating lazyNetListOrdering
[11/20 16:37:57   245s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[11/20 16:37:58   245s] All nets are already routed correctly.
[11/20 16:37:58   245s] End to check current routing status for nets (mem=2221.7M)
[11/20 16:38:00   247s] Compute RC Scale Done ...
[11/20 16:38:00   248s] 
[11/20 16:38:00   248s] ------------------------------------------------------------
[11/20 16:38:00   248s]              Initial Summary                             
[11/20 16:38:00   248s] ------------------------------------------------------------
[11/20 16:38:00   248s] 
[11/20 16:38:00   248s] Setup views included:
[11/20 16:38:00   248s]  default_emulate_view 
[11/20 16:38:00   248s] 
[11/20 16:38:00   248s] +--------------------+---------+
[11/20 16:38:00   248s] |     Setup mode     |   all   |
[11/20 16:38:00   248s] +--------------------+---------+
[11/20 16:38:00   248s] |           WNS (ns):|  0.787  |
[11/20 16:38:00   248s] |           TNS (ns):|  0.000  |
[11/20 16:38:00   248s] |    Violating Paths:|    0    |
[11/20 16:38:00   248s] |          All Paths:|  1052   |
[11/20 16:38:00   248s] +--------------------+---------+
[11/20 16:38:00   248s] 
[11/20 16:38:00   248s] +----------------+-------------------------------+------------------+
[11/20 16:38:00   248s] |                |              Real             |       Total      |
[11/20 16:38:00   248s] |    DRVs        +------------------+------------+------------------|
[11/20 16:38:00   248s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:38:00   248s] +----------------+------------------+------------+------------------+
[11/20 16:38:00   248s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:38:00   248s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/20 16:38:00   248s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:38:00   248s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:38:00   248s] +----------------+------------------+------------+------------------+
[11/20 16:38:00   248s] 
[11/20 16:38:00   248s] Density: 16.803%
[11/20 16:38:00   248s] ------------------------------------------------------------
[11/20 16:38:00   248s] **opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 2271.7M, totSessionCpu=0:04:08 **
[11/20 16:38:00   248s] ** INFO : this run is activating low effort ccoptDesign flow
[11/20 16:38:00   248s] PhyDesignGrid: maxLocalDensity 0.98
[11/20 16:38:00   248s] #spOpts: mergeVia=F 
[11/20 16:38:00   248s] *** Starting optimizing excluded clock nets MEM= 2275.7M) ***
[11/20 16:38:00   248s] *info: No excluded clock nets to be optimized.
[11/20 16:38:00   248s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2275.7M) ***
[11/20 16:38:00   248s] *** Starting optimizing excluded clock nets MEM= 2275.7M) ***
[11/20 16:38:00   248s] *info: No excluded clock nets to be optimized.
[11/20 16:38:00   248s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2275.7M) ***
[11/20 16:38:01   248s] *** Timing Is met
[11/20 16:38:01   248s] *** Check timing (0:00:00.0)
[11/20 16:38:01   248s] **INFO: Flow update: Design timing is met.
[11/20 16:38:01   248s] 
[11/20 16:38:01   248s] ------------------------------------------------------------
[11/20 16:38:01   248s]      Summary (cpu=0.00min real=0.00min mem=2275.7M)                             
[11/20 16:38:01   248s] ------------------------------------------------------------
[11/20 16:38:01   248s] 
[11/20 16:38:01   248s] Setup views included:
[11/20 16:38:01   248s]  default_emulate_view 
[11/20 16:38:01   248s] 
[11/20 16:38:01   248s] +--------------------+---------+
[11/20 16:38:01   248s] |     Setup mode     |   all   |
[11/20 16:38:01   248s] +--------------------+---------+
[11/20 16:38:01   248s] |           WNS (ns):|  0.787  |
[11/20 16:38:01   248s] |           TNS (ns):|  0.000  |
[11/20 16:38:01   248s] |    Violating Paths:|    0    |
[11/20 16:38:01   248s] |          All Paths:|  1052   |
[11/20 16:38:01   248s] +--------------------+---------+
[11/20 16:38:01   248s] 
[11/20 16:38:01   248s] +----------------+-------------------------------+------------------+
[11/20 16:38:01   248s] |                |              Real             |       Total      |
[11/20 16:38:01   248s] |    DRVs        +------------------+------------+------------------|
[11/20 16:38:01   248s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:38:01   248s] +----------------+------------------+------------+------------------+
[11/20 16:38:01   248s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:38:01   248s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/20 16:38:01   248s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:38:01   248s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:38:01   248s] +----------------+------------------+------------+------------------+
[11/20 16:38:01   248s] 
[11/20 16:38:01   248s] Density: 16.803%
[11/20 16:38:01   248s] Routing Overflow: 0.12% H and 0.00% V
[11/20 16:38:01   248s] ------------------------------------------------------------
[11/20 16:38:01   248s] **opt_design ... cpu = 0:00:04, real = 0:00:04, mem = 2275.7M, totSessionCpu=0:04:08 **
[11/20 16:38:01   248s] **INFO: Flow update: Design timing is met.
[11/20 16:38:01   249s] 
[11/20 16:38:01   249s] ------------------------------------------------------------
[11/20 16:38:01   249s]      Summary (cpu=0.00min real=0.00min mem=2275.7M)                             
[11/20 16:38:01   249s] ------------------------------------------------------------
[11/20 16:38:01   249s] 
[11/20 16:38:01   249s] Setup views included:
[11/20 16:38:01   249s]  default_emulate_view 
[11/20 16:38:01   249s] 
[11/20 16:38:01   249s] +--------------------+---------+
[11/20 16:38:01   249s] |     Setup mode     |   all   |
[11/20 16:38:01   249s] +--------------------+---------+
[11/20 16:38:01   249s] |           WNS (ns):|  0.787  |
[11/20 16:38:01   249s] |           TNS (ns):|  0.000  |
[11/20 16:38:01   249s] |    Violating Paths:|    0    |
[11/20 16:38:01   249s] |          All Paths:|  1052   |
[11/20 16:38:01   249s] +--------------------+---------+
[11/20 16:38:01   249s] 
[11/20 16:38:01   249s] +----------------+-------------------------------+------------------+
[11/20 16:38:01   249s] |                |              Real             |       Total      |
[11/20 16:38:01   249s] |    DRVs        +------------------+------------+------------------|
[11/20 16:38:01   249s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:38:01   249s] +----------------+------------------+------------+------------------+
[11/20 16:38:01   249s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:38:01   249s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/20 16:38:01   249s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:38:01   249s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:38:01   249s] +----------------+------------------+------------+------------------+
[11/20 16:38:01   249s] 
[11/20 16:38:01   249s] Density: 16.803%
[11/20 16:38:01   249s] Routing Overflow: 0.12% H and 0.00% V
[11/20 16:38:01   249s] ------------------------------------------------------------
[11/20 16:38:01   249s] **opt_design ... cpu = 0:00:04, real = 0:00:04, mem = 2275.7M, totSessionCpu=0:04:09 **
[11/20 16:38:01   249s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:38:01   249s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:38:01   249s] Info: 38 io nets excluded
[11/20 16:38:01   249s] Info: 6 nets with fixed/cover wires excluded.
[11/20 16:38:01   249s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:38:01   249s] Info: 7 clock nets excluded from IPO operation.
[11/20 16:38:01   249s] doiPBLastSyncSlave
[11/20 16:38:01   249s] Effort level <high> specified for reg2reg path_group
[11/20 16:38:01   249s] Reported timing to dir ./timingReports
[11/20 16:38:01   249s] **opt_design ... cpu = 0:00:04, real = 0:00:04, mem = 2277.7M, totSessionCpu=0:04:09 **
[11/20 16:38:02   250s] 
[11/20 16:38:02   250s] ------------------------------------------------------------
[11/20 16:38:02   250s]      opt_design Final Summary                             
[11/20 16:38:02   250s] ------------------------------------------------------------
[11/20 16:38:02   250s] 
[11/20 16:38:02   250s] Setup views included:
[11/20 16:38:02   250s]  default_emulate_view 
[11/20 16:38:02   250s] 
[11/20 16:38:02   250s] +--------------------+---------+---------+---------+
[11/20 16:38:02   250s] |     Setup mode     |   all   | reg2reg | default |
[11/20 16:38:02   250s] +--------------------+---------+---------+---------+
[11/20 16:38:02   250s] |           WNS (ns):|  0.787  |  0.787  |  0.000  |
[11/20 16:38:02   250s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/20 16:38:02   250s] |    Violating Paths:|    0    |    0    |    0    |
[11/20 16:38:02   250s] |          All Paths:|  1052   |  1052   |    0    |
[11/20 16:38:02   250s] +--------------------+---------+---------+---------+
[11/20 16:38:02   250s] 
[11/20 16:38:02   250s] +----------------+-------------------------------+------------------+
[11/20 16:38:02   250s] |                |              Real             |       Total      |
[11/20 16:38:02   250s] |    DRVs        +------------------+------------+------------------|
[11/20 16:38:02   250s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:38:02   250s] +----------------+------------------+------------+------------------+
[11/20 16:38:02   250s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:38:02   250s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/20 16:38:02   250s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:38:02   250s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:38:02   250s] +----------------+------------------+------------+------------------+
[11/20 16:38:02   250s] 
[11/20 16:38:02   250s] Density: 16.803%
[11/20 16:38:02   250s] Routing Overflow: 0.12% H and 0.00% V
[11/20 16:38:02   250s] ------------------------------------------------------------
[11/20 16:38:02   250s] **opt_design ... cpu = 0:00:05, real = 0:00:05, mem = 2275.7M, totSessionCpu=0:04:10 **
[11/20 16:38:02   250s] *** Finished opt_design ***
[11/20 16:38:02   250s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:38:02   250s] UM:                                          0.000             0.787  final
[11/20 16:38:02   250s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:38:02   250s] UM:          7.98             12             0.000             0.787  opt_design_postcts
[11/20 16:38:02   250s] 
[11/20 16:38:02   250s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:11.7 real=0:00:10.6)
[11/20 16:38:02   250s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[11/20 16:38:02   250s] Info: pop threads available for lower-level modules during optimization.
[11/20 16:38:02   250s] 0
[11/20 16:38:02   250s] [DEV]innovus 16> time_design -post_cts -report_dir logs/timing/2_post_cts -expanded_views

[11/20 16:38:07   250s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/20 16:38:07   250s] Type 'man IMPEXT-3493' for more detail.
[11/20 16:38:07   250s] Start to check current routing status for nets...
[11/20 16:38:07   250s] Using hname+ instead name for net compare
[11/20 16:38:07   250s] Activating lazyNetListOrdering
[11/20 16:38:07   250s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[11/20 16:38:07   250s] All nets are already routed correctly.
[11/20 16:38:07   250s] End to check current routing status for nets (mem=2218.2M)
[11/20 16:38:07   250s] Extraction called for design 'z80_topzera' of instances=2853 and nets=2547 using extraction engine 'preRoute' .
[11/20 16:38:07   250s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/20 16:38:07   250s] Type 'man IMPEXT-3530' for more detail.
[11/20 16:38:07   250s] PreRoute RC Extraction called for design z80_topzera.
[11/20 16:38:07   250s] RC Extraction called in multi-corner(1) mode.
[11/20 16:38:07   250s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/20 16:38:07   250s] Type 'man IMPEXT-6197' for more detail.
[11/20 16:38:07   250s] RCMode: PreRoute
[11/20 16:38:07   250s]       RC Corner Indexes            0   
[11/20 16:38:07   250s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:38:07   250s] Resistance Scaling Factor    : 1.00000 
[11/20 16:38:07   250s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:38:07   250s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:38:07   250s] Shrink Factor                : 1.00000
[11/20 16:38:07   250s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:38:07   250s] Updating RC grid for preRoute extraction ...
[11/20 16:38:07   250s] Initializing multi-corner resistance tables ...
[11/20 16:38:07   250s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2218.160M)
[11/20 16:38:07   250s] Effort level <high> specified for reg2reg path_group
[11/20 16:38:07   250s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:38:07   251s] #################################################################################
[11/20 16:38:07   251s] # Design Stage: PreRoute
[11/20 16:38:07   251s] # Design Name: z80_topzera
[11/20 16:38:07   251s] # Design Mode: 90nm
[11/20 16:38:07   251s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:38:07   251s] # Parasitics Mode: No SPEF/RCDB
[11/20 16:38:07   251s] # Signoff Settings: SI Off 
[11/20 16:38:07   251s] #################################################################################
[11/20 16:38:07   251s] Calculate delays in Single mode...
[11/20 16:38:07   251s] Topological Sorting (CPU = 0:00:00.0, MEM = 2157.4M, InitMEM = 2157.4M)
[11/20 16:38:08   252s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:38:08   252s] End delay calculation. (MEM=2575.24 CPU=0:00:01.5 REAL=0:00:01.0)
[11/20 16:38:08   252s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 2575.2M) ***
[11/20 16:38:08   252s] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:04:12 mem=2575.2M)
[11/20 16:38:08   253s] 
[11/20 16:38:08   253s] ------------------------------------------------------------
[11/20 16:38:08   253s]          time_design Summary                             
[11/20 16:38:08   253s] ------------------------------------------------------------
[11/20 16:38:08   253s] 
[11/20 16:38:08   253s] Setup views included:
[11/20 16:38:08   253s]  default_emulate_view 
[11/20 16:38:08   253s] 
[11/20 16:38:08   253s] +--------------------+---------+---------+---------+
[11/20 16:38:08   253s] |     Setup mode     |   all   | reg2reg | default |
[11/20 16:38:08   253s] +--------------------+---------+---------+---------+
[11/20 16:38:08   253s] |           WNS (ns):|  0.787  |  0.787  |  0.000  |
[11/20 16:38:08   253s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/20 16:38:08   253s] |    Violating Paths:|    0    |    0    |    0    |
[11/20 16:38:08   253s] |          All Paths:|  1052   |  1052   |    0    |
[11/20 16:38:08   253s] +--------------------+---------+---------+---------+
[11/20 16:38:08   253s] |default_emulate_view|  0.787  |  0.787  |  0.000  |
[11/20 16:38:08   253s] |                    |  0.000  |  0.000  |  0.000  |
[11/20 16:38:08   253s] |                    |    0    |    0    |    0    |
[11/20 16:38:08   253s] |                    |  1052   |  1052   |    0    |
[11/20 16:38:08   253s] +--------------------+---------+---------+---------+
[11/20 16:38:08   253s] 
[11/20 16:38:08   253s] +----------------+-------------------------------+------------------+
[11/20 16:38:08   253s] |                |              Real             |       Total      |
[11/20 16:38:08   253s] |    DRVs        +------------------+------------+------------------|
[11/20 16:38:08   253s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:38:08   253s] +----------------+------------------+------------+------------------+
[11/20 16:38:08   253s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:38:08   253s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/20 16:38:08   253s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:38:08   253s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:38:08   253s] +----------------+------------------+------------+------------------+
[11/20 16:38:08   253s] 
[11/20 16:38:08   253s] Density: 16.803%
[11/20 16:38:08   253s] Routing Overflow: 0.12% H and 0.00% V
[11/20 16:38:08   253s] ------------------------------------------------------------
[11/20 16:38:08   253s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:38:08   253s] UM:          3.27              6             0.000             0.787  time_design
[11/20 16:38:08   253s] Reported timing to dir logs/timing/2_post_cts
[11/20 16:38:08   253s] Total CPU time: 3.17 sec
[11/20 16:38:08   253s] Total Real time: 1.0 sec
[11/20 16:38:08   253s] Total Memory Usage: 2120.371094 Mbytes
[11/20 16:38:09   253s] [DEV]innovus 17> gui_fit
eval_legacy { setNanoRouteMode -routeTopRoutingLayer 6 }
[11/20 16:38:39   254s] [DEV]innovus 18> eval_legacy { setNanoRouteMode -routeBottomRoutingLayer 1 }
eval_legacy { setNanoRouteMode -routeBottomRoutingLayer 1 }
[11/20 16:38:39   254s] [DEV]innovus 19> eval_legacy { setNanoRouteMode -routeWithSiDriven true }eval_legacy { setNanoRouteMode -routeWithSiDriven true }

[11/20 16:38:40   254s] [DEV]innovus 20> eval_legacy { routeDesign -globalDetail -viaOpt -wireOpt } 
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.32 (MB), peak = 1669.55 (MB)
[11/20 16:38:43   254s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/20 16:38:43   254s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[11/20 16:38:43   254s] #**INFO: setDesignMode -flowEffort standard
[11/20 16:38:43   254s] #**INFO: mulit-cut via swapping is disabled by user.
[11/20 16:38:43   254s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/20 16:38:43   254s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[11/20 16:38:43   254s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[11/20 16:38:43   254s] #spOpts: no_cmu 
[11/20 16:38:43   254s] Core basic site is core
[11/20 16:38:43   254s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:38:43   254s] Begin checking placement ... (start mem=2120.4M, init mem=2120.4M)
[11/20 16:38:43   254s] *info: Placed = 2807           (Fixed = 5)
[11/20 16:38:43   254s] *info: Unplaced = 0           
[11/20 16:38:43   254s] Placement Density:16.80%(61783/367698)
[11/20 16:38:43   254s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=2120.4M)
[11/20 16:38:43   254s] #**INFO: auto set of routeWithTimingDriven to false
[11/20 16:38:43   254s] #**INFO: honoring user setting for routeWithSiDriven set to true
[11/20 16:38:43   254s] 
[11/20 16:38:43   254s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/20 16:38:43   254s] *** Changed status on (6) nets in Clock.
[11/20 16:38:43   254s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2120.4M) ***
[11/20 16:38:43   254s] 
[11/20 16:38:43   254s] globalDetailRoute
[11/20 16:38:43   254s] 
[11/20 16:38:43   254s] #setNanoRouteMode -routeBottomRoutingLayer 1
[11/20 16:38:43   254s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[11/20 16:38:43   254s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[11/20 16:38:43   254s] #setNanoRouteMode -routeTopRoutingLayer 6
[11/20 16:38:43   254s] #setNanoRouteMode -routeWithSiDriven true
[11/20 16:38:43   254s] #setNanoRouteMode -routeWithTimingDriven false
[11/20 16:38:43   254s] #Start globalDetailRoute on Tue Nov 20 16:38:43 2018
[11/20 16:38:43   254s] #
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[11/20 16:38:44   254s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[11/20 16:38:44   254s] #To increase the message display limit, refer to the product command reference manual.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_nWAIT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_nWAIT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_nWAIT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_nWAIT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_nWAIT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_nINT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_nINT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_nINT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_nINT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_nINT is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_nNMI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_nNMI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_nNMI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_nNMI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_nNMI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_nRESET is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_nRESET is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_nRESET is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_nRESET is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_nRESET is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[11/20 16:38:45   256s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[11/20 16:38:45   256s] #To increase the message display limit, refer to the product command reference manual.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN A[0] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN A[10] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN A[11] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN A[12] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN A[13] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN A[14] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN A[15] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN A[1] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN A[2] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN A[3] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN A[4] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN A[5] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN A[6] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN A[7] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN A[8] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN A[9] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN CLK in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN D[0] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN D[1] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (NRDB-733) PIN D[2] in CELL_VIEW z80_topzera,init does not have physical port.
[11/20 16:38:45   256s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[11/20 16:38:45   256s] #To increase the message display limit, refer to the product command reference manual.
[11/20 16:38:45   256s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[11/20 16:38:45   256s] #Using multithreading with 8 threads.
[11/20 16:38:45   256s] #Start routing data preparation.
[11/20 16:38:45   256s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[11/20 16:38:45   256s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[11/20 16:38:45   256s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[11/20 16:38:45   256s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[11/20 16:38:45   256s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[11/20 16:38:45   256s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[11/20 16:38:45   256s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[11/20 16:38:45   256s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[11/20 16:38:45   256s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[11/20 16:38:45   256s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[11/20 16:38:45   256s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[11/20 16:38:45   256s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[11/20 16:38:45   256s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[11/20 16:38:45   256s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[11/20 16:38:45   256s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[11/20 16:38:45   256s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[11/20 16:38:45   256s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[11/20 16:38:45   256s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[11/20 16:38:45   256s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[11/20 16:38:45   256s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[11/20 16:38:45   256s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:38:45   256s] #Maximum voltage of a net in the design = 1.800.
[11/20 16:38:45   256s] #Voltage range [0.000 - 0.000] has 9 nets.
[11/20 16:38:45   256s] #Voltage range [1.799 - 1.800] has 1 net.
[11/20 16:38:45   256s] #Voltage range [0.000 - 1.800] has 2537 nets.
[11/20 16:38:45   259s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[11/20 16:38:45   259s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[11/20 16:38:45   259s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[11/20 16:38:45   259s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[11/20 16:38:45   259s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[11/20 16:38:45   259s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[11/20 16:38:46   259s] #Regenerating Ggrids automatically.
[11/20 16:38:46   259s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[11/20 16:38:46   259s] #Using automatically generated G-grids.
[11/20 16:38:46   259s] #Done routing data preparation.
[11/20 16:38:46   259s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1421.02 (MB), peak = 1685.02 (MB)
[11/20 16:38:46   259s] #Merging special wires using 8 threads...
[11/20 16:38:46   259s] #
[11/20 16:38:46   259s] #Connectivity extraction summary:
[11/20 16:38:46   259s] #6 routed nets are imported.
[11/20 16:38:46   259s] #2456 (96.43%) nets are without wires.
[11/20 16:38:46   259s] #85 nets are fixed|skipped|trivial (not extracted).
[11/20 16:38:46   259s] #Total number of nets = 2547.
[11/20 16:38:46   259s] #
[11/20 16:38:46   259s] #Number of eco nets is 0
[11/20 16:38:46   259s] #
[11/20 16:38:46   259s] #Start data preparation...
[11/20 16:38:46   259s] #
[11/20 16:38:46   259s] #Data preparation is done on Tue Nov 20 16:38:46 2018
[11/20 16:38:46   259s] #
[11/20 16:38:46   259s] #Analyzing routing resource...
[11/20 16:38:46   259s] #Routing resource analysis is done on Tue Nov 20 16:38:46 2018
[11/20 16:38:46   259s] #
[11/20 16:38:46   259s] #  Resource Analysis:
[11/20 16:38:46   259s] #
[11/20 16:38:46   259s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/20 16:38:46   259s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/20 16:38:46   259s] #  --------------------------------------------------------------
[11/20 16:38:46   259s] #  Metal 1        H         571        1353       14632    74.17%
[11/20 16:38:46   259s] #  Metal 2        V         530        1238       14632    69.83%
[11/20 16:38:46   259s] #  Metal 3        H         575        1349       14632    70.34%
[11/20 16:38:46   259s] #  Metal 4        V         536        1232       14632    69.82%
[11/20 16:38:46   259s] #  Metal 5        H         577        1347       14632    86.74%
[11/20 16:38:46   259s] #  Metal 6        V         266         617       14632    69.82%
[11/20 16:38:46   259s] #  --------------------------------------------------------------
[11/20 16:38:46   259s] #  Total                   3056      69.99%  87792    73.45%
[11/20 16:38:46   259s] #
[11/20 16:38:46   259s] #  6 nets (0.24%) with 1 preferred extra spacing.
[11/20 16:38:46   259s] #
[11/20 16:38:46   259s] #
[11/20 16:38:46   259s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1423.12 (MB), peak = 1685.02 (MB)
[11/20 16:38:46   259s] #
[11/20 16:38:46   259s] #start global routing iteration 1...
[11/20 16:38:47   260s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1445.39 (MB), peak = 1685.02 (MB)
[11/20 16:38:47   260s] #
[11/20 16:38:47   260s] #start global routing iteration 2...
[11/20 16:38:48   261s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1446.07 (MB), peak = 1685.02 (MB)
[11/20 16:38:48   261s] #
[11/20 16:38:48   261s] #
[11/20 16:38:48   261s] #Total number of trivial nets (e.g. < 2 pins) = 85 (skipped).
[11/20 16:38:48   261s] #Total number of routable nets = 2462.
[11/20 16:38:48   261s] #Total number of nets in the design = 2547.
[11/20 16:38:48   261s] #
[11/20 16:38:48   261s] #2456 routable nets have only global wires.
[11/20 16:38:48   261s] #6 routable nets have only detail routed wires.
[11/20 16:38:48   261s] #6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/20 16:38:48   261s] #
[11/20 16:38:48   261s] #Routed nets constraints summary:
[11/20 16:38:48   261s] #-----------------------------
[11/20 16:38:48   261s] #        Rules   Unconstrained  
[11/20 16:38:48   261s] #-----------------------------
[11/20 16:38:48   261s] #      Default            2456  
[11/20 16:38:48   261s] #-----------------------------
[11/20 16:38:48   261s] #        Total            2456  
[11/20 16:38:48   261s] #-----------------------------
[11/20 16:38:48   261s] #
[11/20 16:38:48   261s] #Routing constraints summary of the whole design:
[11/20 16:38:48   261s] #------------------------------------------------
[11/20 16:38:48   261s] #        Rules   Pref Extra Space   Unconstrained  
[11/20 16:38:48   261s] #------------------------------------------------
[11/20 16:38:48   261s] #      Default                  6            2456  
[11/20 16:38:48   261s] #------------------------------------------------
[11/20 16:38:48   261s] #        Total                  6            2456  
[11/20 16:38:48   261s] #------------------------------------------------
[11/20 16:38:48   261s] #
[11/20 16:38:48   261s] #
[11/20 16:38:48   261s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/20 16:38:48   261s] #
[11/20 16:38:48   261s] #                 OverCon          
[11/20 16:38:48   261s] #                  #Gcell    %Gcell
[11/20 16:38:48   261s] #     Layer           (1)   OverCon
[11/20 16:38:48   261s] #  --------------------------------
[11/20 16:38:48   261s] #   Metal 1      0(0.00%)   (0.00%)
[11/20 16:38:48   261s] #   Metal 2      0(0.00%)   (0.00%)
[11/20 16:38:48   261s] #   Metal 3      4(0.09%)   (0.09%)
[11/20 16:38:48   261s] #   Metal 4      0(0.00%)   (0.00%)
[11/20 16:38:48   261s] #   Metal 5      0(0.00%)   (0.00%)
[11/20 16:38:48   261s] #   Metal 6      0(0.00%)   (0.00%)
[11/20 16:38:48   261s] #  --------------------------------
[11/20 16:38:48   261s] #     Total      4(0.02%)   (0.02%)
[11/20 16:38:48   261s] #
[11/20 16:38:48   261s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/20 16:38:48   261s] #  Overflow after GR: 0.03% H + 0.00% V
[11/20 16:38:48   261s] #
[11/20 16:38:48   261s] #Complete Global Routing.
[11/20 16:38:48   261s] #Total number of nets with non-default rule or having extra spacing = 6
[11/20 16:38:48   261s] #Total wire length = 299917 um.
[11/20 16:38:48   261s] #Total half perimeter of net bounding box = 258681 um.
[11/20 16:38:48   261s] #Total wire length on LAYER MET1 = 6956 um.
[11/20 16:38:48   261s] #Total wire length on LAYER MET2 = 100329 um.
[11/20 16:38:48   261s] #Total wire length on LAYER MET3 = 125202 um.
[11/20 16:38:48   261s] #Total wire length on LAYER MET4 = 64585 um.
[11/20 16:38:48   261s] #Total wire length on LAYER MET5 = 9 um.
[11/20 16:38:48   261s] #Total wire length on LAYER METTP = 2835 um.
[11/20 16:38:48   261s] #Total number of vias = 20317
[11/20 16:38:48   261s] #Up-Via Summary (total 20317):
[11/20 16:38:48   261s] #           
[11/20 16:38:48   261s] #-----------------------
[11/20 16:38:48   261s] #  Metal 1        10779
[11/20 16:38:48   261s] #  Metal 2         7911
[11/20 16:38:48   261s] #  Metal 3         1559
[11/20 16:38:48   261s] #  Metal 4           34
[11/20 16:38:48   261s] #  Metal 5           34
[11/20 16:38:48   261s] #-----------------------
[11/20 16:38:48   261s] #                 20317 
[11/20 16:38:48   261s] #
[11/20 16:38:48   261s] #Max overcon = 1 tracks.
[11/20 16:38:48   261s] #Total overcon = 0.02%.
[11/20 16:38:48   261s] #Worst layer Gcell overcon rate = 0.09%.
[11/20 16:38:48   261s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1446.12 (MB), peak = 1685.02 (MB)
[11/20 16:38:48   261s] #
[11/20 16:38:48   261s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.60 (MB), peak = 1685.02 (MB)
[11/20 16:38:48   261s] #Start Track Assignment.
[11/20 16:38:48   262s] #Done with 5601 horizontal wires in 1 hboxes and 6589 vertical wires in 1 hboxes.
[11/20 16:38:49   263s] #Done with 1398 horizontal wires in 1 hboxes and 1442 vertical wires in 1 hboxes.
[11/20 16:38:49   263s] #Complete Track Assignment.
[11/20 16:38:49   263s] #Total number of nets with non-default rule or having extra spacing = 6
[11/20 16:38:49   263s] #Total wire length = 310483 um.
[11/20 16:38:49   263s] #Total half perimeter of net bounding box = 258681 um.
[11/20 16:38:49   263s] #Total wire length on LAYER MET1 = 14612 um.
[11/20 16:38:49   263s] #Total wire length on LAYER MET2 = 99970 um.
[11/20 16:38:49   263s] #Total wire length on LAYER MET3 = 128133 um.
[11/20 16:38:49   263s] #Total wire length on LAYER MET4 = 64905 um.
[11/20 16:38:49   263s] #Total wire length on LAYER MET5 = 1 um.
[11/20 16:38:49   263s] #Total wire length on LAYER METTP = 2862 um.
[11/20 16:38:49   263s] #Total number of vias = 20317
[11/20 16:38:49   263s] #Up-Via Summary (total 20317):
[11/20 16:38:49   263s] #           
[11/20 16:38:49   263s] #-----------------------
[11/20 16:38:49   263s] #  Metal 1        10779
[11/20 16:38:49   263s] #  Metal 2         7911
[11/20 16:38:49   263s] #  Metal 3         1559
[11/20 16:38:49   263s] #  Metal 4           34
[11/20 16:38:49   263s] #  Metal 5           34
[11/20 16:38:49   263s] #-----------------------
[11/20 16:38:49   263s] #                 20317 
[11/20 16:38:49   263s] #
[11/20 16:38:49   263s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1442.49 (MB), peak = 1685.02 (MB)
[11/20 16:38:49   263s] #
[11/20 16:38:49   263s] #Cpu time = 00:00:07
[11/20 16:38:49   263s] #Elapsed time = 00:00:04
[11/20 16:38:49   263s] #Increased memory = 28.64 (MB)
[11/20 16:38:49   263s] #Total memory = 1442.49 (MB)
[11/20 16:38:49   263s] #Peak memory = 1685.02 (MB)
[11/20 16:38:49   263s] #Using multithreading with 8 threads.
[11/20 16:38:49   263s] #routeSiEffort set to high
[11/20 16:38:49   263s] #
[11/20 16:38:49   263s] #Start Detail Routing..
[11/20 16:38:49   263s] #start initial detail routing ...
[11/20 16:38:56   308s] #    number of violations = 4
[11/20 16:38:56   308s] #
[11/20 16:38:56   308s] #    By Layer and Type :
[11/20 16:38:56   308s] #	         MetSpc    Short   Totals
[11/20 16:38:56   308s] #	MET1          3        1        4
[11/20 16:38:56   308s] #	Totals        3        1        4
[11/20 16:38:56   308s] #cpu time = 00:00:45, elapsed time = 00:00:07, memory = 1804.46 (MB), peak = 1857.96 (MB)
[11/20 16:38:56   308s] #start 1st optimization iteration ...
[11/20 16:38:57   311s] #    number of violations = 1
[11/20 16:38:57   311s] #
[11/20 16:38:57   311s] #    By Layer and Type :
[11/20 16:38:57   311s] #	          Short   Totals
[11/20 16:38:57   311s] #	MET1          1        1
[11/20 16:38:57   311s] #	Totals        1        1
[11/20 16:38:57   311s] #    number of process antenna violations = 433
[11/20 16:38:57   311s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1510.86 (MB), peak = 1857.96 (MB)
[11/20 16:38:57   311s] #start 2nd optimization iteration ...
[11/20 16:38:57   312s] #    number of violations = 1
[11/20 16:38:57   312s] #
[11/20 16:38:57   312s] #    By Layer and Type :
[11/20 16:38:57   312s] #	          Short   Totals
[11/20 16:38:57   312s] #	MET1          0        0
[11/20 16:38:57   312s] #	MET2          1        1
[11/20 16:38:57   312s] #	Totals        1        1
[11/20 16:38:57   312s] #    number of process antenna violations = 123
[11/20 16:38:57   312s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1475.43 (MB), peak = 1857.96 (MB)
[11/20 16:38:57   312s] #start 3rd optimization iteration ...
[11/20 16:38:58   312s] #    number of violations = 0
[11/20 16:38:58   312s] #    number of process antenna violations = 112
[11/20 16:38:58   312s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1450.26 (MB), peak = 1857.96 (MB)
[11/20 16:38:58   312s] #start 4th optimization iteration ...
[11/20 16:38:58   312s] #    number of violations = 0
[11/20 16:38:58   312s] #    number of process antenna violations = 112
[11/20 16:38:58   312s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1443.53 (MB), peak = 1857.96 (MB)
[11/20 16:38:58   312s] #start 5th optimization iteration ...
[11/20 16:38:58   312s] #    number of violations = 0
[11/20 16:38:58   312s] #    number of process antenna violations = 112
[11/20 16:38:58   312s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1443.53 (MB), peak = 1857.96 (MB)
[11/20 16:38:58   312s] #start 6th optimization iteration ...
[11/20 16:38:58   312s] #    number of violations = 0
[11/20 16:38:58   312s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1443.53 (MB), peak = 1857.96 (MB)
[11/20 16:38:58   312s] #Complete Detail Routing.
[11/20 16:38:58   312s] #Total number of nets with non-default rule or having extra spacing = 6
[11/20 16:38:58   312s] #Total wire length = 309268 um.
[11/20 16:38:58   312s] #Total half perimeter of net bounding box = 258681 um.
[11/20 16:38:58   312s] #Total wire length on LAYER MET1 = 29996 um.
[11/20 16:38:58   312s] #Total wire length on LAYER MET2 = 101491 um.
[11/20 16:38:58   312s] #Total wire length on LAYER MET3 = 108916 um.
[11/20 16:38:58   312s] #Total wire length on LAYER MET4 = 65551 um.
[11/20 16:38:58   312s] #Total wire length on LAYER MET5 = 186 um.
[11/20 16:38:58   312s] #Total wire length on LAYER METTP = 3129 um.
[11/20 16:38:58   312s] #Total number of vias = 21194
[11/20 16:38:58   312s] #Up-Via Summary (total 21194):
[11/20 16:38:58   312s] #           
[11/20 16:38:58   312s] #-----------------------
[11/20 16:38:58   312s] #  Metal 1        11667
[11/20 16:38:58   312s] #  Metal 2         7356
[11/20 16:38:58   312s] #  Metal 3         2011
[11/20 16:38:58   312s] #  Metal 4          105
[11/20 16:38:58   312s] #  Metal 5           55
[11/20 16:38:58   312s] #-----------------------
[11/20 16:38:58   312s] #                 21194 
[11/20 16:38:58   312s] #
[11/20 16:38:58   312s] #Total number of DRC violations = 0
[11/20 16:38:58   312s] #Cpu time = 00:00:49
[11/20 16:38:58   312s] #Elapsed time = 00:00:08
[11/20 16:38:58   312s] #Increased memory = -0.32 (MB)
[11/20 16:38:58   312s] #Total memory = 1442.18 (MB)
[11/20 16:38:58   312s] #Peak memory = 1857.96 (MB)
[11/20 16:38:58   312s] #
[11/20 16:38:58   312s] #start routing for process antenna violation fix ...
[11/20 16:38:58   313s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1441.53 (MB), peak = 1857.96 (MB)
[11/20 16:38:58   313s] #
[11/20 16:38:58   313s] #Total number of nets with non-default rule or having extra spacing = 6
[11/20 16:38:58   313s] #Total wire length = 309328 um.
[11/20 16:38:58   313s] #Total half perimeter of net bounding box = 258681 um.
[11/20 16:38:58   313s] #Total wire length on LAYER MET1 = 29993 um.
[11/20 16:38:58   313s] #Total wire length on LAYER MET2 = 101370 um.
[11/20 16:38:58   313s] #Total wire length on LAYER MET3 = 108860 um.
[11/20 16:38:58   313s] #Total wire length on LAYER MET4 = 65714 um.
[11/20 16:38:58   313s] #Total wire length on LAYER MET5 = 262 um.
[11/20 16:38:58   313s] #Total wire length on LAYER METTP = 3129 um.
[11/20 16:38:58   313s] #Total number of vias = 21386
[11/20 16:38:58   313s] #Up-Via Summary (total 21386):
[11/20 16:38:58   313s] #           
[11/20 16:38:58   313s] #-----------------------
[11/20 16:38:58   313s] #  Metal 1        11669
[11/20 16:38:58   313s] #  Metal 2         7393
[11/20 16:38:58   313s] #  Metal 3         2148
[11/20 16:38:58   313s] #  Metal 4          121
[11/20 16:38:58   313s] #  Metal 5           55
[11/20 16:38:58   313s] #-----------------------
[11/20 16:38:58   313s] #                 21386 
[11/20 16:38:58   313s] #
[11/20 16:38:58   313s] #Total number of DRC violations = 0
[11/20 16:38:58   313s] #Total number of net violated process antenna rule = 0
[11/20 16:38:58   313s] #
[11/20 16:38:59   313s] #
[11/20 16:38:59   313s] #Start Post Route wire spreading..
[11/20 16:38:59   313s] #
[11/20 16:38:59   313s] #Start data preparation for wire spreading...
[11/20 16:38:59   313s] #
[11/20 16:38:59   313s] #Data preparation is done on Tue Nov 20 16:38:59 2018
[11/20 16:38:59   313s] #
[11/20 16:38:59   313s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1441.55 (MB), peak = 1857.96 (MB)
[11/20 16:38:59   313s] #
[11/20 16:38:59   313s] #Start Post Route Wire Spread.
[11/20 16:39:00   314s] #Done with 3192 horizontal wires in 2 hboxes and 2377 vertical wires in 2 hboxes.
[11/20 16:39:00   314s] #Complete Post Route Wire Spread.
[11/20 16:39:00   314s] #
[11/20 16:39:00   314s] #Total number of nets with non-default rule or having extra spacing = 6
[11/20 16:39:00   314s] #Total wire length = 316082 um.
[11/20 16:39:00   314s] #Total half perimeter of net bounding box = 258681 um.
[11/20 16:39:00   314s] #Total wire length on LAYER MET1 = 31407 um.
[11/20 16:39:00   314s] #Total wire length on LAYER MET2 = 103199 um.
[11/20 16:39:00   314s] #Total wire length on LAYER MET3 = 111900 um.
[11/20 16:39:00   314s] #Total wire length on LAYER MET4 = 66182 um.
[11/20 16:39:00   314s] #Total wire length on LAYER MET5 = 262 um.
[11/20 16:39:00   314s] #Total wire length on LAYER METTP = 3131 um.
[11/20 16:39:00   314s] #Total number of vias = 21386
[11/20 16:39:00   314s] #Up-Via Summary (total 21386):
[11/20 16:39:00   314s] #           
[11/20 16:39:00   314s] #-----------------------
[11/20 16:39:00   314s] #  Metal 1        11669
[11/20 16:39:00   314s] #  Metal 2         7393
[11/20 16:39:00   314s] #  Metal 3         2148
[11/20 16:39:00   314s] #  Metal 4          121
[11/20 16:39:00   314s] #  Metal 5           55
[11/20 16:39:00   314s] #-----------------------
[11/20 16:39:00   314s] #                 21386 
[11/20 16:39:00   314s] #
[11/20 16:39:00   314s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1451.85 (MB), peak = 1857.96 (MB)
[11/20 16:39:00   314s] #
[11/20 16:39:00   314s] #Post Route wire spread is done.
[11/20 16:39:00   314s] #Total number of nets with non-default rule or having extra spacing = 6
[11/20 16:39:00   314s] #Total wire length = 316082 um.
[11/20 16:39:00   314s] #Total half perimeter of net bounding box = 258681 um.
[11/20 16:39:00   314s] #Total wire length on LAYER MET1 = 31407 um.
[11/20 16:39:00   314s] #Total wire length on LAYER MET2 = 103199 um.
[11/20 16:39:00   314s] #Total wire length on LAYER MET3 = 111900 um.
[11/20 16:39:00   314s] #Total wire length on LAYER MET4 = 66182 um.
[11/20 16:39:00   314s] #Total wire length on LAYER MET5 = 262 um.
[11/20 16:39:00   314s] #Total wire length on LAYER METTP = 3131 um.
[11/20 16:39:00   314s] #Total number of vias = 21386
[11/20 16:39:00   314s] #Up-Via Summary (total 21386):
[11/20 16:39:00   314s] #           
[11/20 16:39:00   314s] #-----------------------
[11/20 16:39:00   314s] #  Metal 1        11669
[11/20 16:39:00   314s] #  Metal 2         7393
[11/20 16:39:00   314s] #  Metal 3         2148
[11/20 16:39:00   314s] #  Metal 4          121
[11/20 16:39:00   314s] #  Metal 5           55
[11/20 16:39:00   314s] #-----------------------
[11/20 16:39:00   314s] #                 21386 
[11/20 16:39:00   314s] #
[11/20 16:39:00   315s] #
[11/20 16:39:00   315s] #Start DRC checking..
[11/20 16:39:01   320s] #    number of violations = 0
[11/20 16:39:01   320s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 1650.14 (MB), peak = 1857.96 (MB)
[11/20 16:39:01   320s] #CELL_VIEW z80_topzera,init has no DRC violation.
[11/20 16:39:01   320s] #Total number of DRC violations = 0
[11/20 16:39:01   320s] #Total number of net violated process antenna rule = 0
[11/20 16:39:02   321s] #
[11/20 16:39:02   321s] #Start Post Route via swapping..
[11/20 16:39:03   327s] #    number of violations = 0
[11/20 16:39:03   327s] #cpu time = 00:00:06, elapsed time = 00:00:01, memory = 1473.07 (MB), peak = 1857.96 (MB)
[11/20 16:39:03   328s] #    number of violations = 0
[11/20 16:39:03   328s] #cpu time = 00:00:07, elapsed time = 00:00:01, memory = 1447.20 (MB), peak = 1857.96 (MB)
[11/20 16:39:03   328s] #CELL_VIEW z80_topzera,init has 0 DRC violations
[11/20 16:39:03   328s] #Total number of DRC violations = 0
[11/20 16:39:03   328s] #Total number of process antenna violations = 3
[11/20 16:39:03   328s] #Post Route via swapping is done.
[11/20 16:39:03   328s] #Total number of nets with non-default rule or having extra spacing = 6
[11/20 16:39:03   328s] #Total wire length = 316082 um.
[11/20 16:39:03   328s] #Total half perimeter of net bounding box = 258681 um.
[11/20 16:39:03   328s] #Total wire length on LAYER MET1 = 31407 um.
[11/20 16:39:03   328s] #Total wire length on LAYER MET2 = 103199 um.
[11/20 16:39:03   328s] #Total wire length on LAYER MET3 = 111900 um.
[11/20 16:39:03   328s] #Total wire length on LAYER MET4 = 66182 um.
[11/20 16:39:03   328s] #Total wire length on LAYER MET5 = 262 um.
[11/20 16:39:03   328s] #Total wire length on LAYER METTP = 3131 um.
[11/20 16:39:03   328s] #Total number of vias = 21386
[11/20 16:39:03   328s] #Total number of multi-cut vias = 18305 ( 85.6%)
[11/20 16:39:03   328s] #Total number of single cut vias = 3081 ( 14.4%)
[11/20 16:39:03   328s] #Up-Via Summary (total 21386):
[11/20 16:39:03   328s] #                   single-cut          multi-cut      Total
[11/20 16:39:03   328s] #-----------------------------------------------------------
[11/20 16:39:03   328s] #  Metal 1        2969 ( 25.4%)      8700 ( 74.6%)      11669
[11/20 16:39:03   328s] #  Metal 2          85 (  1.1%)      7308 ( 98.9%)       7393
[11/20 16:39:03   328s] #  Metal 3          26 (  1.2%)      2122 ( 98.8%)       2148
[11/20 16:39:03   328s] #  Metal 4           1 (  0.8%)       120 ( 99.2%)        121
[11/20 16:39:03   328s] #  Metal 5           0 (  0.0%)        55 (100.0%)         55
[11/20 16:39:03   328s] #-----------------------------------------------------------
[11/20 16:39:03   328s] #                 3081 ( 14.4%)     18305 ( 85.6%)      21386 
[11/20 16:39:03   328s] #
[11/20 16:39:03   328s] #detailRoute Statistics:
[11/20 16:39:03   328s] #Cpu time = 00:01:05
[11/20 16:39:03   328s] #Elapsed time = 00:00:14
[11/20 16:39:03   328s] #Increased memory = 3.36 (MB)
[11/20 16:39:03   328s] #Total memory = 1445.85 (MB)
[11/20 16:39:03   328s] #Peak memory = 1857.96 (MB)
[11/20 16:39:03   328s] #
[11/20 16:39:03   328s] #globalDetailRoute statistics:
[11/20 16:39:03   328s] #Cpu time = 00:01:14
[11/20 16:39:03   328s] #Elapsed time = 00:00:20
[11/20 16:39:03   328s] #Increased memory = 5.93 (MB)
[11/20 16:39:03   328s] #Total memory = 1431.30 (MB)
[11/20 16:39:03   328s] #Peak memory = 1857.96 (MB)
[11/20 16:39:03   328s] #Number of warnings = 83
[11/20 16:39:03   328s] #Total number of warnings = 169
[11/20 16:39:03   328s] #Number of fails = 0
[11/20 16:39:03   328s] #Total number of fails = 0
[11/20 16:39:03   328s] #Complete globalDetailRoute on Tue Nov 20 16:39:03 2018
[11/20 16:39:03   328s] #
[11/20 16:39:03   328s] 
[11/20 16:39:03   328s] detailRoute
[11/20 16:39:03   328s] 
[11/20 16:39:03   328s] #setNanoRouteMode -routeBottomRoutingLayer 1
[11/20 16:39:03   328s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[11/20 16:39:03   328s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[11/20 16:39:03   328s] #setNanoRouteMode -routeTopRoutingLayer 6
[11/20 16:39:03   328s] #setNanoRouteMode -routeWithSiDriven true
[11/20 16:39:03   328s] #Start detailRoute on Tue Nov 20 16:39:03 2018
[11/20 16:39:03   328s] #
[11/20 16:39:04   329s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[11/20 16:39:04   329s] #Using multithreading with 8 threads.
[11/20 16:39:04   329s] #Start routing data preparation.
[11/20 16:39:04   329s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:39:04   329s] #Maximum voltage of a net in the design = 1.800.
[11/20 16:39:04   329s] #Voltage range [0.000 - 0.000] has 9 nets.
[11/20 16:39:04   329s] #Voltage range [1.799 - 1.800] has 1 net.
[11/20 16:39:04   329s] #Voltage range [0.000 - 1.800] has 2537 nets.
[11/20 16:39:04   329s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[11/20 16:39:04   329s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[11/20 16:39:04   329s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[11/20 16:39:04   329s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[11/20 16:39:04   329s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[11/20 16:39:04   329s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[11/20 16:39:04   329s] #Regenerating Ggrids automatically.
[11/20 16:39:04   329s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[11/20 16:39:04   329s] #Using automatically generated G-grids.
[11/20 16:39:04   329s] #Done routing data preparation.
[11/20 16:39:04   329s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1425.51 (MB), peak = 1857.96 (MB)
[11/20 16:39:04   329s] #Merging special wires using 8 threads...
[11/20 16:39:05   329s] #routeSiEffort set to high
[11/20 16:39:05   329s] #
[11/20 16:39:05   329s] #Start Detail Routing..
[11/20 16:39:05   329s] #start 1st optimization iteration ...
[11/20 16:39:05   329s] #    number of violations = 0
[11/20 16:39:05   329s] #    number of process antenna violations = 12
[11/20 16:39:05   329s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1443.61 (MB), peak = 1857.96 (MB)
[11/20 16:39:05   329s] #start 2nd optimization iteration ...
[11/20 16:39:05   330s] #    number of violations = 0
[11/20 16:39:05   330s] #    number of process antenna violations = 18
[11/20 16:39:05   330s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.07 (MB), peak = 1857.96 (MB)
[11/20 16:39:05   330s] #start 3rd optimization iteration ...
[11/20 16:39:05   330s] #    number of violations = 0
[11/20 16:39:05   330s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.23 (MB), peak = 1857.96 (MB)
[11/20 16:39:05   330s] #Complete Detail Routing.
[11/20 16:39:05   330s] #Total number of nets with non-default rule or having extra spacing = 6
[11/20 16:39:05   330s] #Total wire length = 316084 um.
[11/20 16:39:05   330s] #Total half perimeter of net bounding box = 258681 um.
[11/20 16:39:05   330s] #Total wire length on LAYER MET1 = 31406 um.
[11/20 16:39:05   330s] #Total wire length on LAYER MET2 = 103185 um.
[11/20 16:39:05   330s] #Total wire length on LAYER MET3 = 111904 um.
[11/20 16:39:05   330s] #Total wire length on LAYER MET4 = 66195 um.
[11/20 16:39:05   330s] #Total wire length on LAYER MET5 = 264 um.
[11/20 16:39:05   330s] #Total wire length on LAYER METTP = 3131 um.
[11/20 16:39:05   330s] #Total number of vias = 21407
[11/20 16:39:05   330s] #Total number of multi-cut vias = 18305 ( 85.5%)
[11/20 16:39:05   330s] #Total number of single cut vias = 3102 ( 14.5%)
[11/20 16:39:05   330s] #Up-Via Summary (total 21407):
[11/20 16:39:05   330s] #                   single-cut          multi-cut      Total
[11/20 16:39:05   330s] #-----------------------------------------------------------
[11/20 16:39:05   330s] #  Metal 1        2971 ( 25.5%)      8700 ( 74.5%)      11671
[11/20 16:39:05   330s] #  Metal 2          91 (  1.2%)      7308 ( 98.8%)       7399
[11/20 16:39:05   330s] #  Metal 3          37 (  1.7%)      2122 ( 98.3%)       2159
[11/20 16:39:05   330s] #  Metal 4           3 (  2.4%)       120 ( 97.6%)        123
[11/20 16:39:05   330s] #  Metal 5           0 (  0.0%)        55 (100.0%)         55
[11/20 16:39:05   330s] #-----------------------------------------------------------
[11/20 16:39:05   330s] #                 3102 ( 14.5%)     18305 ( 85.5%)      21407 
[11/20 16:39:05   330s] #
[11/20 16:39:05   330s] #Total number of DRC violations = 0
[11/20 16:39:05   330s] #Cpu time = 00:00:01
[11/20 16:39:05   330s] #Elapsed time = 00:00:01
[11/20 16:39:05   330s] #Increased memory = -2.65 (MB)
[11/20 16:39:05   330s] #Total memory = 1422.87 (MB)
[11/20 16:39:05   330s] #Peak memory = 1857.96 (MB)
[11/20 16:39:05   330s] #
[11/20 16:39:05   330s] #start routing for process antenna violation fix ...
[11/20 16:39:05   330s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.21 (MB), peak = 1857.96 (MB)
[11/20 16:39:05   330s] #
[11/20 16:39:05   330s] #Total number of nets with non-default rule or having extra spacing = 6
[11/20 16:39:05   330s] #Total wire length = 316084 um.
[11/20 16:39:05   330s] #Total half perimeter of net bounding box = 258681 um.
[11/20 16:39:05   330s] #Total wire length on LAYER MET1 = 31406 um.
[11/20 16:39:05   330s] #Total wire length on LAYER MET2 = 103185 um.
[11/20 16:39:05   330s] #Total wire length on LAYER MET3 = 111904 um.
[11/20 16:39:05   330s] #Total wire length on LAYER MET4 = 66195 um.
[11/20 16:39:05   330s] #Total wire length on LAYER MET5 = 264 um.
[11/20 16:39:05   330s] #Total wire length on LAYER METTP = 3131 um.
[11/20 16:39:05   330s] #Total number of vias = 21407
[11/20 16:39:05   330s] #Total number of multi-cut vias = 18305 ( 85.5%)
[11/20 16:39:05   330s] #Total number of single cut vias = 3102 ( 14.5%)
[11/20 16:39:05   330s] #Up-Via Summary (total 21407):
[11/20 16:39:05   330s] #                   single-cut          multi-cut      Total
[11/20 16:39:05   330s] #-----------------------------------------------------------
[11/20 16:39:05   330s] #  Metal 1        2971 ( 25.5%)      8700 ( 74.5%)      11671
[11/20 16:39:05   330s] #  Metal 2          91 (  1.2%)      7308 ( 98.8%)       7399
[11/20 16:39:05   330s] #  Metal 3          37 (  1.7%)      2122 ( 98.3%)       2159
[11/20 16:39:05   330s] #  Metal 4           3 (  2.4%)       120 ( 97.6%)        123
[11/20 16:39:05   330s] #  Metal 5           0 (  0.0%)        55 (100.0%)         55
[11/20 16:39:05   330s] #-----------------------------------------------------------
[11/20 16:39:05   330s] #                 3102 ( 14.5%)     18305 ( 85.5%)      21407 
[11/20 16:39:05   330s] #
[11/20 16:39:05   330s] #Total number of DRC violations = 0
[11/20 16:39:05   330s] #Total number of net violated process antenna rule = 0
[11/20 16:39:05   330s] #
[11/20 16:39:06   330s] #
[11/20 16:39:06   330s] #Start Post Route via swapping..
[11/20 16:39:06   330s] #0.31% of area are rerouted by ECO routing.
[11/20 16:39:06   331s] #    number of violations = 0
[11/20 16:39:06   331s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1427.27 (MB), peak = 1857.96 (MB)
[11/20 16:39:06   331s] #    number of violations = 0
[11/20 16:39:06   331s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.38 (MB), peak = 1857.96 (MB)
[11/20 16:39:06   331s] #CELL_VIEW z80_topzera,init has no DRC violation.
[11/20 16:39:06   331s] #Total number of DRC violations = 0
[11/20 16:39:06   331s] #Total number of net violated process antenna rule = 0
[11/20 16:39:06   331s] #Post Route via swapping is done.
[11/20 16:39:06   331s] #Total number of nets with non-default rule or having extra spacing = 6
[11/20 16:39:06   331s] #Total wire length = 316084 um.
[11/20 16:39:06   331s] #Total half perimeter of net bounding box = 258681 um.
[11/20 16:39:06   331s] #Total wire length on LAYER MET1 = 31406 um.
[11/20 16:39:06   331s] #Total wire length on LAYER MET2 = 103185 um.
[11/20 16:39:06   331s] #Total wire length on LAYER MET3 = 111904 um.
[11/20 16:39:06   331s] #Total wire length on LAYER MET4 = 66195 um.
[11/20 16:39:06   331s] #Total wire length on LAYER MET5 = 264 um.
[11/20 16:39:06   331s] #Total wire length on LAYER METTP = 3131 um.
[11/20 16:39:06   331s] #Total number of vias = 21407
[11/20 16:39:06   331s] #Total number of multi-cut vias = 18333 ( 85.6%)
[11/20 16:39:06   331s] #Total number of single cut vias = 3074 ( 14.4%)
[11/20 16:39:06   331s] #Up-Via Summary (total 21407):
[11/20 16:39:06   331s] #                   single-cut          multi-cut      Total
[11/20 16:39:06   331s] #-----------------------------------------------------------
[11/20 16:39:06   331s] #  Metal 1        2966 ( 25.4%)      8705 ( 74.6%)      11671
[11/20 16:39:06   331s] #  Metal 2          80 (  1.1%)      7319 ( 98.9%)       7399
[11/20 16:39:06   331s] #  Metal 3          27 (  1.3%)      2132 ( 98.7%)       2159
[11/20 16:39:06   331s] #  Metal 4           1 (  0.8%)       122 ( 99.2%)        123
[11/20 16:39:06   331s] #  Metal 5           0 (  0.0%)        55 (100.0%)         55
[11/20 16:39:06   331s] #-----------------------------------------------------------
[11/20 16:39:06   331s] #                 3074 ( 14.4%)     18333 ( 85.6%)      21407 
[11/20 16:39:06   331s] #
[11/20 16:39:06   331s] #
[11/20 16:39:06   331s] #detailRoute statistics:
[11/20 16:39:06   331s] #Cpu time = 00:00:03
[11/20 16:39:06   331s] #Elapsed time = 00:00:03
[11/20 16:39:06   331s] #Increased memory = -12.26 (MB)
[11/20 16:39:06   331s] #Total memory = 1419.05 (MB)
[11/20 16:39:06   331s] #Peak memory = 1857.96 (MB)
[11/20 16:39:06   331s] #Number of warnings = 0
[11/20 16:39:06   331s] #Total number of warnings = 169
[11/20 16:39:06   331s] #Number of fails = 0
[11/20 16:39:06   331s] #Total number of fails = 0
[11/20 16:39:06   331s] #Complete detailRoute on Tue Nov 20 16:39:06 2018
[11/20 16:39:06   331s] #
[11/20 16:39:06   331s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:39:06   331s] UM:                                                                   final
[11/20 16:39:06   331s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:39:06   331s] UM:         77.92             58                                      route_design
[11/20 16:39:06   331s] #routeDesign: cpu time = 00:01:17, elapsed time = 00:00:23, memory = 1419.05 (MB), peak = 1857.96 (MB)
[11/20 16:39:06   331s] *** Message Summary: 0 warning(s), 0 error(s)
[11/20 16:39:06   331s] 
[11/20 16:39:06   331s] 0
[11/20 16:39:06   331s] [DEV]innovus 21> eval_legacy { setAnalysisMode -analysisType onChipVariation -cppr both }

[11/20 16:39:12   331s] [DEV]innovus 22> opt_design -post_route
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/20 16:39:39   332s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/20 16:39:39   332s] #spOpts: mergeVia=F 
[11/20 16:39:39   332s] Core basic site is core
[11/20 16:39:39   332s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:39:39   333s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[11/20 16:39:39   333s] Summary for sequential cells idenfication: 
[11/20 16:39:39   333s] Identified SBFF number: 128
[11/20 16:39:39   333s] Identified MBFF number: 0
[11/20 16:39:39   333s] Not identified SBFF number: 0
[11/20 16:39:39   333s] Not identified MBFF number: 0
[11/20 16:39:39   333s] Number of sequential cells which are not FFs: 106
[11/20 16:39:39   333s] 
[11/20 16:39:39   333s] #spOpts: mergeVia=F 
[11/20 16:39:39   333s] Switching SI Aware to true by default in postroute mode   
[11/20 16:39:39   333s] Info: 8 threads available for lower-level modules during optimization.
[11/20 16:39:39   333s] GigaOpt running with 8 threads.
[11/20 16:39:39   333s] Updating RC grid for preRoute extraction ...
[11/20 16:39:39   333s] Initializing multi-corner resistance tables ...
[11/20 16:39:42   335s] Effort level <high> specified for reg2reg path_group
[11/20 16:39:42   335s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2171.4M, totSessionCpu=0:05:35 **
[11/20 16:39:42   335s] #Created 1240 library cell signatures
[11/20 16:39:42   335s] #Created 2547 NETS and 0 SPECIALNETS signatures
[11/20 16:39:42   335s] #Created 2854 instance signatures
[11/20 16:39:42   335s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1442.83 (MB), peak = 1857.96 (MB)
[11/20 16:39:42   335s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1442.85 (MB), peak = 1857.96 (MB)
[11/20 16:39:42   335s] #spOpts: no_cmu 
[11/20 16:39:42   336s] Begin checking placement ... (start mem=2171.4M, init mem=2171.4M)
[11/20 16:39:42   336s] *info: Placed = 2807           (Fixed = 5)
[11/20 16:39:42   336s] *info: Unplaced = 0           
[11/20 16:39:42   336s] Placement Density:16.80%(61783/367698)
[11/20 16:39:42   336s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=2171.4M)
[11/20 16:39:42   336s]  Initial DC engine is -> aae
[11/20 16:39:42   336s]  
[11/20 16:39:42   336s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/20 16:39:42   336s]  
[11/20 16:39:42   336s]  
[11/20 16:39:42   336s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[11/20 16:39:42   336s]  
[11/20 16:39:42   336s] Reset EOS DB
[11/20 16:39:42   336s] Ignoring AAE DB Resetting ...
[11/20 16:39:42   336s]  Set Options for AAE Based Opt flow 
[11/20 16:39:42   336s] *** opt_design -post_route ***
[11/20 16:39:42   336s] DRC Margin: user margin 0.0; extra margin 0
[11/20 16:39:42   336s] Setup Target Slack: user slack 0
[11/20 16:39:42   336s] Hold Target Slack: user slack 0
[11/20 16:39:42   336s] INFO****: The delay profiles based on paritioning incorrect, turning off vt filtering
[11/20 16:39:42   336s] Opt: RC extraction mode changed to 'detail'
[11/20 16:39:42   336s] Summary for sequential cells idenfication: 
[11/20 16:39:42   336s] Identified SBFF number: 128
[11/20 16:39:42   336s] Identified MBFF number: 0
[11/20 16:39:42   336s] Not identified SBFF number: 0
[11/20 16:39:42   336s] Not identified MBFF number: 0
[11/20 16:39:42   336s] Number of sequential cells which are not FFs: 106
[11/20 16:39:42   336s] 
[11/20 16:39:42   336s] ** INFO : this run is activating 'postRoute' automaton
[11/20 16:39:42   336s] Extraction called for design 'z80_topzera' of instances=2853 and nets=2547 using extraction engine 'postRoute' at effort level 'low' .
[11/20 16:39:42   336s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/20 16:39:42   336s] Type 'man IMPEXT-3530' for more detail.
[11/20 16:39:42   336s] PostRoute (effortLevel low) RC Extraction called for design z80_topzera.
[11/20 16:39:42   336s] RC Extraction called in multi-corner(1) mode.
[11/20 16:39:42   336s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/20 16:39:42   336s] Type 'man IMPEXT-6197' for more detail.
[11/20 16:39:42   336s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[11/20 16:39:42   336s] * Layer Id             : 1 - M1
[11/20 16:39:42   336s]       Thickness        : 0.62
[11/20 16:39:42   336s]       Min Width        : 0.23
[11/20 16:39:42   336s]       Layer Dielectric : 4.1
[11/20 16:39:42   336s] * Layer Id             : 2 - M2
[11/20 16:39:42   336s]       Thickness        : 0.62
[11/20 16:39:42   336s]       Min Width        : 0.28
[11/20 16:39:42   336s]       Layer Dielectric : 4.1
[11/20 16:39:42   336s] * Layer Id             : 3 - M3
[11/20 16:39:42   336s]       Thickness        : 0.62
[11/20 16:39:42   336s]       Min Width        : 0.28
[11/20 16:39:42   336s]       Layer Dielectric : 4.1
[11/20 16:39:42   336s] * Layer Id             : 4 - M4
[11/20 16:39:42   336s]       Thickness        : 0.62
[11/20 16:39:42   336s]       Min Width        : 0.28
[11/20 16:39:42   336s]       Layer Dielectric : 4.1
[11/20 16:39:42   336s] * Layer Id             : 5 - M5
[11/20 16:39:42   336s]       Thickness        : 0.62
[11/20 16:39:42   336s]       Min Width        : 0.28
[11/20 16:39:42   336s]       Layer Dielectric : 4.1
[11/20 16:39:42   336s] * Layer Id             : 6 - M6
[11/20 16:39:42   336s]       Thickness        : 1.09
[11/20 16:39:42   336s]       Min Width        : 0.44
[11/20 16:39:42   336s]       Layer Dielectric : 4.1
[11/20 16:39:42   336s] extractDetailRC Option : -outfile /tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d  -basic
[11/20 16:39:42   336s] RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
[11/20 16:39:42   336s]       RC Corner Indexes            0   
[11/20 16:39:42   336s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:39:42   336s] Coupling Cap. Scaling Factor : 1.00000 
[11/20 16:39:42   336s] Resistance Scaling Factor    : 1.00000 
[11/20 16:39:42   336s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:39:42   336s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:39:42   336s] Shrink Factor                : 1.00000
[11/20 16:39:42   336s] Initializing multi-corner resistance tables ...
[11/20 16:39:42   336s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2171.4M)
[11/20 16:39:42   336s] Creating parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d' for storing RC.
[11/20 16:39:42   336s] Extracted 10.0038% (CPU Time= 0:00:00.1  MEM= 2217.5M)
[11/20 16:39:42   336s] Extracted 20.0036% (CPU Time= 0:00:00.1  MEM= 2217.5M)
[11/20 16:39:42   336s] Extracted 30.0034% (CPU Time= 0:00:00.2  MEM= 2217.5M)
[11/20 16:39:43   336s] Extracted 40.0032% (CPU Time= 0:00:00.2  MEM= 2217.5M)
[11/20 16:39:43   336s] Extracted 50.003% (CPU Time= 0:00:00.2  MEM= 2217.5M)
[11/20 16:39:43   336s] Extracted 60.0028% (CPU Time= 0:00:00.2  MEM= 2217.5M)
[11/20 16:39:43   336s] Extracted 70.0026% (CPU Time= 0:00:00.3  MEM= 2217.5M)
[11/20 16:39:43   336s] Extracted 80.0024% (CPU Time= 0:00:00.4  MEM= 2217.5M)
[11/20 16:39:43   337s] Extracted 90.0022% (CPU Time= 0:00:00.4  MEM= 2217.5M)
[11/20 16:39:43   337s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 2217.5M)
[11/20 16:39:43   337s] Number of Extracted Resistors     : 72474
[11/20 16:39:43   337s] Number of Extracted Ground Cap.   : 73550
[11/20 16:39:43   337s] Number of Extracted Coupling Cap. : 183848
[11/20 16:39:43   337s] Opening parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d' for reading.
[11/20 16:39:43   337s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/20 16:39:43   337s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2191.4M)
[11/20 16:39:43   337s] Creating parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb_Filter.rcdb.d' for storing RC.
[11/20 16:39:43   337s] Closing parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d'. 2498 times net's RC data read were performed.
[11/20 16:39:43   337s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2191.441M)
[11/20 16:39:43   337s] Opening parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d' for reading.
[11/20 16:39:43   337s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2191.441M)
[11/20 16:39:43   337s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2191.441M)
[11/20 16:39:43   337s] Opening parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d' for reading.
[11/20 16:39:43   337s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2191.4M)
[11/20 16:39:43   337s] Initializing multi-corner resistance tables ...
[11/20 16:39:43   337s] **INFO: Starting Blocking QThread with 8 CPU
[11/20 16:39:43   337s]    ____________________________________________________________________
[11/20 16:39:43   337s] __/ message from Blocking QThread
[11/20 16:39:43   337s] Multi-CPU acceleration using 8 CPU(s).
[11/20 16:39:44   337s] Multithreaded Timing Analysis is initialized with 8 threads
[11/20 16:39:44   337s] 
[11/20 16:39:44   337s] Message <TA-146> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[11/20 16:39:44   337s] Starting SI iteration 1 using Infinite Timing Windows
[11/20 16:39:44   337s] Begin IPO call back ...
[11/20 16:39:44   337s] End IPO call back ...
[11/20 16:39:44   337s] #################################################################################
[11/20 16:39:44   337s] # Design Stage: PostRoute
[11/20 16:39:44   337s] # Design Name: z80_topzera
[11/20 16:39:44   337s] # Design Mode: 90nm
[11/20 16:39:44   337s] # Analysis Mode: MMMC OCV 
[11/20 16:39:44   337s] # Parasitics Mode: SPEF/RCDB
[11/20 16:39:44   337s] # Signoff Settings: SI On 
[11/20 16:39:44   337s] #################################################################################
Setting infinite Tws ...
[11/20 16:39:44   337s] First Iteration Infinite Tw... 
[11/20 16:39:44   337s] Calculate late delays in OCV mode...
[11/20 16:39:44   337s] Calculate early delays in OCV mode...
[11/20 16:39:44   337s] Topological Sorting (CPU = 0:00:00.0, MEM = 43.1M, InitMEM = 43.1M)
[11/20 16:39:44   337s] **WARN: (IMPESI-3095):	Net: 'D[7]' has no receivers. SI analysis is not performed.
[11/20 16:39:44   337s] **WARN: (IMPESI-3095):	Net: 'D[6]' has no receivers. SI analysis is not performed.
[11/20 16:39:44   337s] **WARN: (IMPESI-3095):	Net: 'D[4]' has no receivers. SI analysis is not performed.
[11/20 16:39:44   337s] **WARN: (IMPESI-3095):	Net: 'D[5]' has no receivers. SI analysis is not performed.
[11/20 16:39:44   337s] **WARN: (IMPESI-3095):	Net: 'D[1]' has no receivers. SI analysis is not performed.
[11/20 16:39:44   337s] **WARN: (IMPESI-3095):	Net: 'D[3]' has no receivers. SI analysis is not performed.
[11/20 16:39:44   337s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:39:44   337s] **WARN: (IMPESI-3095):	Net: 'D[6]' has no receivers. SI analysis is not performed.
[11/20 16:39:44   337s] **WARN: (IMPESI-3095):	Net: 'D[5]' has no receivers. SI analysis is not performed.
[11/20 16:39:44   337s] **WARN: (IMPESI-3095):	Net: 'D[4]' has no receivers. SI analysis is not performed.
[11/20 16:39:44   337s] **WARN: (IMPESI-3095):	Net: 'D[1]' has no receivers. SI analysis is not performed.
[11/20 16:39:44   337s] **WARN: (IMPESI-3095):	Net: 'D[0]' has no receivers. SI analysis is not performed.
[11/20 16:39:44   337s] **WARN: (IMPESI-3095):	Net: 'D[3]' has no receivers. SI analysis is not performed.
[11/20 16:39:44   337s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:39:44   337s] **WARN: (IMPESI-3095):	Net: 'D[0]' has no receivers. SI analysis is not performed.
[11/20 16:39:44   337s] **WARN: (IMPESI-3095):	Net: 'D[7]' has no receivers. SI analysis is not performed.
[11/20 16:39:45   337s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:39:45   337s] **WARN: (IMPESI-3095):	Net: 'D[3]' has no receivers. SI analysis is not performed.
[11/20 16:39:45   337s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:39:45   337s] **WARN: (IMPESI-3095):	Net: 'D[0]' has no receivers. SI analysis is not performed.
[11/20 16:39:45   337s] AAE_INFO-618: Total number of nets in the design is 2547,  100.0 percent of the nets selected for SI analysis
[11/20 16:39:45   337s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:39:45   337s] End delay calculation. (MEM=227.121 CPU=0:00:03.1 REAL=0:00:01.0)
[11/20 16:39:45   337s] *** CDM Built up (cpu=0:00:03.4  real=0:00:01.0  mem= 227.1M) ***
[11/20 16:39:45   337s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 227.1M)
[11/20 16:39:45   337s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/20 16:39:45   337s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 227.1M)
[11/20 16:39:45   337s] 
[11/20 16:39:45   337s] Executing IPO callback for view pruning ..
[11/20 16:39:45   337s] 
[11/20 16:39:45   337s] Active hold views:
[11/20 16:39:45   337s]  default_emulate_view
[11/20 16:39:45   337s]   Dominating endpoints: 0
[11/20 16:39:45   337s]   Dominating TNS: -0.000
[11/20 16:39:45   337s] 
[11/20 16:39:45   337s] Starting SI iteration 2
[11/20 16:39:45   337s] Calculate late delays in OCV mode...
[11/20 16:39:45   337s] Calculate early delays in OCV mode...
[11/20 16:39:45   337s] AAE_INFO-618: Total number of nets in the design is 2547,  0.0 percent of the nets selected for SI analysis
[11/20 16:39:45   337s] End delay calculation. (MEM=235.168 CPU=0:00:00.0 REAL=0:00:00.0)
[11/20 16:39:45   337s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 235.2M) ***
[11/20 16:39:45   337s] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:01.0 totSessionCpu=0:00:05.2 mem=235.2M)
[11/20 16:39:45   337s] Done building cte hold timing graph (fixHold) cpu=0:00:05.2 real=0:00:01.0 totSessionCpu=0:00:05.4 mem=235.2M ***
 
[11/20 16:39:45   343s] _______________________________________________________________________
[11/20 16:39:45   343s] Starting SI iteration 1 using Infinite Timing Windows
[11/20 16:39:45   343s] Begin IPO call back ...
[11/20 16:39:46   343s] End IPO call back ...
[11/20 16:39:46   343s] #################################################################################
[11/20 16:39:46   343s] # Design Stage: PostRoute
[11/20 16:39:46   343s] # Design Name: z80_topzera
[11/20 16:39:46   343s] # Design Mode: 90nm
[11/20 16:39:46   343s] # Analysis Mode: MMMC OCV 
[11/20 16:39:46   343s] # Parasitics Mode: SPEF/RCDB
[11/20 16:39:46   343s] # Signoff Settings: SI On 
[11/20 16:39:46   343s] #################################################################################
Setting infinite Tws ...
[11/20 16:39:46   343s] First Iteration Infinite Tw... 
[11/20 16:39:46   343s] Calculate early delays in OCV mode...
[11/20 16:39:46   343s] Calculate late delays in OCV mode...
[11/20 16:39:46   343s] Topological Sorting (CPU = 0:00:00.0, MEM = 2264.7M, InitMEM = 2264.7M)
[11/20 16:39:46   343s] **WARN: (IMPESI-3095):	Net: 'D[4]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   343s] **WARN: (IMPESI-3095):	Net: 'D[5]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   343s] **WARN: (IMPESI-3095):	Net: 'D[3]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   343s] **WARN: (IMPESI-3095):	Net: 'D[3]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   343s] **WARN: (IMPESI-3095):	Net: 'D[5]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   343s] **WARN: (IMPESI-3095):	Net: 'D[4]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   343s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   343s] **WARN: (IMPESI-3095):	Net: 'D[0]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   343s] **WARN: (IMPESI-3095):	Net: 'D[7]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   343s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   343s] **WARN: (IMPESI-3095):	Net: 'D[0]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   343s] **WARN: (IMPESI-3095):	Net: 'D[1]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   343s] **WARN: (IMPESI-3095):	Net: 'D[7]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   343s] **WARN: (IMPESI-3095):	Net: 'D[1]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   343s] **WARN: (IMPESI-3095):	Net: 'D[6]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   343s] **WARN: (IMPESI-3095):	Net: 'D[6]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   345s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   345s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   345s] **WARN: (IMPESI-3095):	Net: 'D[3]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   345s] **WARN: (IMPESI-3095):	Net: 'D[0]' has no receivers. SI analysis is not performed.
[11/20 16:39:46   346s] AAE_INFO-618: Total number of nets in the design is 2547,  100.0 percent of the nets selected for SI analysis
[11/20 16:39:46   346s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/20 16:39:46   346s] End delay calculation. (MEM=2654.43 CPU=0:00:03.0 REAL=0:00:00.0)
[11/20 16:39:46   346s] *** CDM Built up (cpu=0:00:03.2  real=0:00:00.0  mem= 2654.4M) ***
[11/20 16:39:46   347s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2654.4M)
[11/20 16:39:46   347s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/20 16:39:46   347s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2654.4M)
[11/20 16:39:46   347s] 
[11/20 16:39:46   347s] Executing IPO callback for view pruning ..
[11/20 16:39:46   347s] Starting SI iteration 2
[11/20 16:39:46   347s] Calculate early delays in OCV mode...
[11/20 16:39:46   347s] Calculate late delays in OCV mode...
[11/20 16:39:46   347s] AAE_INFO-618: Total number of nets in the design is 2547,  0.0 percent of the nets selected for SI analysis
[11/20 16:39:46   347s] End delay calculation. (MEM=2662.48 CPU=0:00:00.1 REAL=0:00:00.0)
[11/20 16:39:46   347s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2662.5M) ***
[11/20 16:39:47   348s] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:02.0 totSessionCpu=0:05:47 mem=2662.5M)
[11/20 16:39:47   348s] Restoring autoHoldViews:  default_emulate_view
[11/20 16:39:48   348s] 
[11/20 16:39:48   348s] ------------------------------------------------------------
[11/20 16:39:48   348s]      Initial SI Timing Summary                             
[11/20 16:39:48   348s] ------------------------------------------------------------
[11/20 16:39:48   348s] 
[11/20 16:39:48   348s] Setup views included:
[11/20 16:39:48   348s]  default_emulate_view 
[11/20 16:39:48   348s] 
[11/20 16:39:48   348s] +--------------------+---------+---------+---------+
[11/20 16:39:48   348s] |     Setup mode     |   all   | reg2reg | default |
[11/20 16:39:48   348s] +--------------------+---------+---------+---------+
[11/20 16:39:48   348s] |           WNS (ns):|  0.431  |  0.431  |  0.000  |
[11/20 16:39:48   348s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/20 16:39:48   348s] |    Violating Paths:|    0    |    0    |    0    |
[11/20 16:39:48   348s] |          All Paths:|  1052   |  1052   |    0    |
[11/20 16:39:48   348s] +--------------------+---------+---------+---------+
[11/20 16:39:48   348s] 
[11/20 16:39:48   348s] +----------------+-------------------------------+------------------+
[11/20 16:39:48   348s] |                |              Real             |       Total      |
[11/20 16:39:48   348s] |    DRVs        +------------------+------------+------------------|
[11/20 16:39:48   348s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:39:48   348s] +----------------+------------------+------------+------------------+
[11/20 16:39:48   348s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:39:48   348s] |   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
[11/20 16:39:48   348s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:39:48   348s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:39:48   348s] +----------------+------------------+------------+------------------+
[11/20 16:39:48   348s] 
[11/20 16:39:48   348s] Density: 16.803%
[11/20 16:39:48   348s] Total number of glitch violations: 0
[11/20 16:39:48   348s] ------------------------------------------------------------
[11/20 16:39:48   348s] **opt_design ... cpu = 0:00:12, real = 0:00:06, mem = 2169.5M, totSessionCpu=0:05:47 **
[11/20 16:39:48   348s] Setting latch borrow mode to budget during optimization.
[11/20 16:39:48   349s] Glitch fixing enabled
[11/20 16:39:48   349s] **INFO: Start fixing DRV (Mem = 2236.29M) ...
[11/20 16:39:48   349s] **INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
[11/20 16:39:48   349s] **INFO: Start fixing DRV iteration 1 ...
[11/20 16:39:48   349s] Begin: GigaOpt DRV Optimization
[11/20 16:39:48   349s] Glitch fixing enabled
[11/20 16:39:48   349s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[11/20 16:39:48   349s] Info: 32 top-level, potential tri-state nets excluded from IPO operation.
[11/20 16:39:48   349s] Info: 38 io nets excluded
[11/20 16:39:48   349s] Info: 1 ideal net excluded from IPO operation.
[11/20 16:39:48   349s] Info: 7 clock nets excluded from IPO operation.
[11/20 16:39:48   349s] Summary for sequential cells idenfication: 
[11/20 16:39:48   349s] Identified SBFF number: 128
[11/20 16:39:48   349s] Identified MBFF number: 0
[11/20 16:39:48   349s] Not identified SBFF number: 0
[11/20 16:39:48   349s] Not identified MBFF number: 0
[11/20 16:39:48   349s] Number of sequential cells which are not FFs: 106
[11/20 16:39:48   349s] 
[11/20 16:39:48   349s] DRV pessimism of 5.00% is used.
[11/20 16:39:48   349s] PhyDesignGrid: maxLocalDensity 0.96
[11/20 16:39:48   349s] #spOpts: mergeVia=F 
[11/20 16:39:54   355s] DEBUG: @coeDRVCandCache::init.
[11/20 16:39:54   355s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:39:54   355s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[11/20 16:39:54   355s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:39:54   355s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[11/20 16:39:54   355s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:39:54   355s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/20 16:39:54   355s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/20 16:39:54   355s] Info: violation cost 0.384281 (cap = 0.000000, tran = 0.384281, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:39:54   355s] |     1   |     7   |     8   |      8  |     0   |     0   |     0   |     0   |     0   |     0   | 0.43 |          0|          0|          0|  16.80  |            |           |
[11/20 16:39:54   355s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[11/20 16:39:54   355s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[11/20 16:39:54   355s] Info: violation cost 0.015067 (cap = 0.000000, tran = 0.015067, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:39:54   355s] |     1   |     7   |     8   |      8  |     0   |     0   |     0   |     0   |     0   |     0   | 0.43 |          0|          0|          0|  16.80  |   0:00:00.0|    3053.9M|
[11/20 16:39:54   355s] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:39:54   355s] 
[11/20 16:39:54   355s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3053.9M) ***
[11/20 16:39:54   355s] 
[11/20 16:39:54   355s] Begin: glitch net info
[11/20 16:39:54   355s] glitch slack range: number of glitch nets
[11/20 16:39:54   355s] glitch slack < -0.32 : 0
[11/20 16:39:54   355s] -0.32 < glitch slack < -0.28 : 0
[11/20 16:39:54   355s] -0.28 < glitch slack < -0.24 : 0
[11/20 16:39:54   355s] -0.24 < glitch slack < -0.2 : 0
[11/20 16:39:54   355s] -0.2 < glitch slack < -0.16 : 0
[11/20 16:39:54   355s] -0.16 < glitch slack < -0.12 : 0
[11/20 16:39:54   355s] -0.12 < glitch slack < -0.08 : 0
[11/20 16:39:54   355s] -0.08 < glitch slack < -0.04 : 0
[11/20 16:39:54   355s] -0.04 < glitch slack : 0
[11/20 16:39:54   355s] End: glitch net info
[11/20 16:39:54   355s] DEBUG: @coeDRVCandCache::cleanup.
[11/20 16:39:54   355s] drv optimizer changes nothing and skips refinePlace
[11/20 16:39:54   355s] End: GigaOpt DRV Optimization
[11/20 16:39:54   355s] **opt_design ... cpu = 0:00:19, real = 0:00:12, mem = 2321.6M, totSessionCpu=0:05:54 **
[11/20 16:39:54   355s] *info:
[11/20 16:39:54   355s] **INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 2321.58M).
[11/20 16:39:54   356s] 
[11/20 16:39:54   356s] ------------------------------------------------------------
[11/20 16:39:54   356s]      SI Timing Summary (cpu=0.10min real=0.10min mem=2321.6M)                             
[11/20 16:39:54   356s] ------------------------------------------------------------
[11/20 16:39:54   356s] 
[11/20 16:39:54   356s] Setup views included:
[11/20 16:39:54   356s]  default_emulate_view 
[11/20 16:39:54   356s] 
[11/20 16:39:54   356s] +--------------------+---------+---------+---------+
[11/20 16:39:54   356s] |     Setup mode     |   all   | reg2reg | default |
[11/20 16:39:54   356s] +--------------------+---------+---------+---------+
[11/20 16:39:54   356s] |           WNS (ns):|  0.431  |  0.431  |  0.000  |
[11/20 16:39:54   356s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/20 16:39:54   356s] |    Violating Paths:|    0    |    0    |    0    |
[11/20 16:39:54   356s] |          All Paths:|  1052   |  1052   |    0    |
[11/20 16:39:54   356s] +--------------------+---------+---------+---------+
[11/20 16:39:54   356s] 
[11/20 16:39:54   356s] +----------------+-------------------------------+------------------+
[11/20 16:39:54   356s] |                |              Real             |       Total      |
[11/20 16:39:54   356s] |    DRVs        +------------------+------------+------------------|
[11/20 16:39:54   356s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:39:54   356s] +----------------+------------------+------------+------------------+
[11/20 16:39:54   356s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:39:54   356s] |   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
[11/20 16:39:54   356s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:39:54   356s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:39:54   356s] +----------------+------------------+------------+------------------+
[11/20 16:39:54   356s] 
[11/20 16:39:54   356s] Density: 16.803%
[11/20 16:39:54   356s] Total number of glitch violations: 0
[11/20 16:39:54   356s] ------------------------------------------------------------
[11/20 16:39:54   356s] **opt_design ... cpu = 0:00:19, real = 0:00:12, mem = 2321.6M, totSessionCpu=0:05:55 **
[11/20 16:39:54   356s] *** Timing Is met
[11/20 16:39:54   356s] *** Check timing (0:00:00.0)
[11/20 16:39:54   356s] *** Setup timing is met (target slack 0ns)
[11/20 16:39:54   356s]   Timing Snapshot: (REF)
[11/20 16:39:54   356s]      Weighted WNS: 0.000
[11/20 16:39:54   356s]       All  PG WNS: 0.000
[11/20 16:39:54   356s]       High PG WNS: 0.000
[11/20 16:39:54   356s]       All  PG TNS: 0.000
[11/20 16:39:54   356s]       High PG TNS: 0.000
[11/20 16:39:54   356s]          Tran DRV: 0
[11/20 16:39:54   356s]           Cap DRV: 8
[11/20 16:39:54   356s]        Fanout DRV: 0
[11/20 16:39:54   356s]            Glitch: 0
[11/20 16:39:54   356s]    Category Slack: { [H, 0.431] }
[11/20 16:39:54   356s] 
[11/20 16:39:54   356s] Default Rule : ""
[11/20 16:39:54   356s] Non Default Rules :
[11/20 16:39:54   356s] Worst Slack : 0.431 ns
[11/20 16:39:54   356s] Total 0 nets layer assigned (0.1).
[11/20 16:39:54   356s] GigaOpt: setting up router preferences
[11/20 16:39:54   356s] GigaOpt: 0 nets assigned router directives
[11/20 16:39:54   356s] 
[11/20 16:39:54   356s] Start Assign Priority Nets ...
[11/20 16:39:54   356s] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[11/20 16:39:54   356s] Existing Priority Nets 0 (0.0%)
[11/20 16:39:54   356s] Assigned Priority Nets 0 (0.0%)
[11/20 16:39:55   356s] Default Rule : ""
[11/20 16:39:55   356s] Non Default Rules :
[11/20 16:39:55   356s] Worst Slack : 0.431 ns
[11/20 16:39:55   356s] Total 0 nets layer assigned (0.3).
[11/20 16:39:55   356s] GigaOpt: setting up router preferences
[11/20 16:39:55   356s] GigaOpt: 0 nets assigned router directives
[11/20 16:39:55   356s] 
[11/20 16:39:55   356s] Start Assign Priority Nets ...
[11/20 16:39:55   356s] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[11/20 16:39:55   356s] Existing Priority Nets 0 (0.0%)
[11/20 16:39:55   356s] Assigned Priority Nets 0 (0.0%)
[11/20 16:39:55   357s] 
[11/20 16:39:55   357s] ------------------------------------------------------------
[11/20 16:39:55   357s]         Pre-ecoRoute Summary                             
[11/20 16:39:55   357s] ------------------------------------------------------------
[11/20 16:39:55   357s] 
[11/20 16:39:55   357s] Setup views included:
[11/20 16:39:55   357s]  default_emulate_view 
[11/20 16:39:55   357s] 
[11/20 16:39:55   357s] +--------------------+---------+---------+---------+
[11/20 16:39:55   357s] |     Setup mode     |   all   | reg2reg | default |
[11/20 16:39:55   357s] +--------------------+---------+---------+---------+
[11/20 16:39:55   357s] |           WNS (ns):|  0.431  |  0.431  |  0.000  |
[11/20 16:39:55   357s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/20 16:39:55   357s] |    Violating Paths:|    0    |    0    |    0    |
[11/20 16:39:55   357s] |          All Paths:|  1052   |  1052   |    0    |
[11/20 16:39:55   357s] +--------------------+---------+---------+---------+
[11/20 16:39:55   357s] 
[11/20 16:39:55   357s] +----------------+-------------------------------+------------------+
[11/20 16:39:55   357s] |                |              Real             |       Total      |
[11/20 16:39:55   357s] |    DRVs        +------------------+------------+------------------|
[11/20 16:39:55   357s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:39:55   357s] +----------------+------------------+------------+------------------+
[11/20 16:39:55   357s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:39:55   357s] |   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
[11/20 16:39:55   357s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:39:55   357s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:39:55   357s] +----------------+------------------+------------+------------------+
[11/20 16:39:55   357s] 
[11/20 16:39:55   357s] Density: 16.803%
[11/20 16:39:55   357s] Total number of glitch violations: 0
[11/20 16:39:55   357s] ------------------------------------------------------------
[11/20 16:39:55   357s] -routeWithEco false                      # bool, default=false
[11/20 16:39:55   357s] -routeWithEco true                       # bool, default=false, user setting
[11/20 16:39:55   357s] -routeSelectedNetOnly false              # bool, default=false
[11/20 16:39:55   357s] -routeWithTimingDriven false             # bool, default=false
[11/20 16:39:55   357s] -routeWithSiDriven true                  # bool, default=false, user setting
[11/20 16:39:55   357s] -routeWithSiDriven false                 # bool, default=false, user setting
[11/20 16:39:55   357s] 
[11/20 16:39:55   357s] globalDetailRoute
[11/20 16:39:55   357s] 
[11/20 16:39:55   357s] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[11/20 16:39:55   357s] #setNanoRouteMode -routeBottomRoutingLayer 1
[11/20 16:39:55   357s] #setNanoRouteMode -routeTopRoutingLayer 6
[11/20 16:39:55   357s] #setNanoRouteMode -routeWithEco true
[11/20 16:39:55   357s] #setNanoRouteMode -routeWithSiDriven false
[11/20 16:39:55   357s] #Start globalDetailRoute on Tue Nov 20 16:39:55 2018
[11/20 16:39:55   357s] #
[11/20 16:39:55   357s] Closing parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d'. 2498 times net's RC data read were performed.
[11/20 16:39:56   357s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[11/20 16:39:56   357s] #Loading the last recorded routing design signature
[11/20 16:39:56   357s] #No placement changes detected since last routing
[11/20 16:39:56   357s] #Using multithreading with 8 threads.
[11/20 16:39:56   357s] #Start routing data preparation.
[11/20 16:39:56   357s] #Minimum voltage of a net in the design = 0.000.
[11/20 16:39:56   357s] #Maximum voltage of a net in the design = 1.800.
[11/20 16:39:56   357s] #Voltage range [0.000 - 0.000] has 9 nets.
[11/20 16:39:56   357s] #Voltage range [1.799 - 1.800] has 1 net.
[11/20 16:39:56   357s] #Voltage range [0.000 - 1.800] has 2537 nets.
[11/20 16:39:56   357s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[11/20 16:39:56   357s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[11/20 16:39:56   357s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[11/20 16:39:56   357s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[11/20 16:39:56   357s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[11/20 16:39:56   357s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[11/20 16:39:56   357s] #Regenerating Ggrids automatically.
[11/20 16:39:56   357s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[11/20 16:39:56   357s] #Using automatically generated G-grids.
[11/20 16:39:56   357s] #Done routing data preparation.
[11/20 16:39:56   357s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1488.46 (MB), peak = 1857.96 (MB)
[11/20 16:39:56   357s] #Merging special wires using 8 threads...
[11/20 16:39:56   357s] #Found 0 nets for post-route si or timing fixing.
[11/20 16:39:56   357s] #WARNING (NRGR-8) Clock net CLK bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net CLK bottom preferred routing layer as 1.
[11/20 16:39:56   357s] #WARNING (NRGR-22) Design is already detail routed.
[11/20 16:39:56   357s] #Cpu time = 00:00:00
[11/20 16:39:56   357s] #Elapsed time = 00:00:00
[11/20 16:39:56   357s] #Increased memory = -0.02 (MB)
[11/20 16:39:56   357s] #Total memory = 1488.47 (MB)
[11/20 16:39:56   357s] #Peak memory = 1857.96 (MB)
[11/20 16:39:56   357s] #Using multithreading with 8 threads.
[11/20 16:39:56   358s] #
[11/20 16:39:56   358s] #Start Detail Routing..
[11/20 16:39:56   358s] #start initial detail routing ...
[11/20 16:39:56   358s] #    number of violations = 0
[11/20 16:39:56   358s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1490.05 (MB), peak = 1857.96 (MB)
[11/20 16:39:56   358s] #start 1st optimization iteration ...
[11/20 16:39:56   358s] #    number of violations = 0
[11/20 16:39:56   358s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1490.06 (MB), peak = 1857.96 (MB)
[11/20 16:39:56   358s] #Complete Detail Routing.
[11/20 16:39:56   358s] #Total number of nets with non-default rule or having extra spacing = 6
[11/20 16:39:56   358s] #Total wire length = 316084 um.
[11/20 16:39:56   358s] #Total half perimeter of net bounding box = 258681 um.
[11/20 16:39:56   358s] #Total wire length on LAYER MET1 = 31406 um.
[11/20 16:39:56   358s] #Total wire length on LAYER MET2 = 103185 um.
[11/20 16:39:56   358s] #Total wire length on LAYER MET3 = 111904 um.
[11/20 16:39:56   358s] #Total wire length on LAYER MET4 = 66195 um.
[11/20 16:39:56   358s] #Total wire length on LAYER MET5 = 264 um.
[11/20 16:39:56   358s] #Total wire length on LAYER METTP = 3131 um.
[11/20 16:39:56   358s] #Total number of vias = 21407
[11/20 16:39:56   358s] #Total number of multi-cut vias = 18333 ( 85.6%)
[11/20 16:39:56   358s] #Total number of single cut vias = 3074 ( 14.4%)
[11/20 16:39:56   358s] #Up-Via Summary (total 21407):
[11/20 16:39:56   358s] #                   single-cut          multi-cut      Total
[11/20 16:39:56   358s] #-----------------------------------------------------------
[11/20 16:39:56   358s] #  Metal 1        2966 ( 25.4%)      8705 ( 74.6%)      11671
[11/20 16:39:56   358s] #  Metal 2          80 (  1.1%)      7319 ( 98.9%)       7399
[11/20 16:39:56   358s] #  Metal 3          27 (  1.3%)      2132 ( 98.7%)       2159
[11/20 16:39:56   358s] #  Metal 4           1 (  0.8%)       122 ( 99.2%)        123
[11/20 16:39:56   358s] #  Metal 5           0 (  0.0%)        55 (100.0%)         55
[11/20 16:39:56   358s] #-----------------------------------------------------------
[11/20 16:39:56   358s] #                 3074 ( 14.4%)     18333 ( 85.6%)      21407 
[11/20 16:39:56   358s] #
[11/20 16:39:56   358s] #Total number of DRC violations = 0
[11/20 16:39:56   358s] #Cpu time = 00:00:00
[11/20 16:39:56   358s] #Elapsed time = 00:00:00
[11/20 16:39:56   358s] #Increased memory = 0.24 (MB)
[11/20 16:39:56   358s] #Total memory = 1488.71 (MB)
[11/20 16:39:56   358s] #Peak memory = 1857.96 (MB)
[11/20 16:39:56   358s] #
[11/20 16:39:56   358s] #start routing for process antenna violation fix ...
[11/20 16:39:56   358s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1490.05 (MB), peak = 1857.96 (MB)
[11/20 16:39:56   358s] #
[11/20 16:39:56   358s] #Total number of nets with non-default rule or having extra spacing = 6
[11/20 16:39:56   358s] #Total wire length = 316084 um.
[11/20 16:39:56   358s] #Total half perimeter of net bounding box = 258681 um.
[11/20 16:39:56   358s] #Total wire length on LAYER MET1 = 31406 um.
[11/20 16:39:56   358s] #Total wire length on LAYER MET2 = 103185 um.
[11/20 16:39:56   358s] #Total wire length on LAYER MET3 = 111904 um.
[11/20 16:39:56   358s] #Total wire length on LAYER MET4 = 66195 um.
[11/20 16:39:56   358s] #Total wire length on LAYER MET5 = 264 um.
[11/20 16:39:56   358s] #Total wire length on LAYER METTP = 3131 um.
[11/20 16:39:56   358s] #Total number of vias = 21407
[11/20 16:39:56   358s] #Total number of multi-cut vias = 18333 ( 85.6%)
[11/20 16:39:56   358s] #Total number of single cut vias = 3074 ( 14.4%)
[11/20 16:39:56   358s] #Up-Via Summary (total 21407):
[11/20 16:39:56   358s] #                   single-cut          multi-cut      Total
[11/20 16:39:56   358s] #-----------------------------------------------------------
[11/20 16:39:56   358s] #  Metal 1        2966 ( 25.4%)      8705 ( 74.6%)      11671
[11/20 16:39:56   358s] #  Metal 2          80 (  1.1%)      7319 ( 98.9%)       7399
[11/20 16:39:56   358s] #  Metal 3          27 (  1.3%)      2132 ( 98.7%)       2159
[11/20 16:39:56   358s] #  Metal 4           1 (  0.8%)       122 ( 99.2%)        123
[11/20 16:39:56   358s] #  Metal 5           0 (  0.0%)        55 (100.0%)         55
[11/20 16:39:56   358s] #-----------------------------------------------------------
[11/20 16:39:56   358s] #                 3074 ( 14.4%)     18333 ( 85.6%)      21407 
[11/20 16:39:56   358s] #
[11/20 16:39:56   358s] #Total number of DRC violations = 0
[11/20 16:39:56   358s] #Total number of net violated process antenna rule = 0
[11/20 16:39:56   358s] #
[11/20 16:39:57   358s] #
[11/20 16:39:57   358s] #Start Post Route via swapping..
[11/20 16:39:57   358s] #0.00% of area are rerouted by ECO routing.
[11/20 16:39:57   358s] #    number of violations = 0
[11/20 16:39:57   358s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1490.19 (MB), peak = 1857.96 (MB)
[11/20 16:39:57   358s] #    number of violations = 0
[11/20 16:39:57   358s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1490.19 (MB), peak = 1857.96 (MB)
[11/20 16:39:57   358s] #CELL_VIEW z80_topzera,init has no DRC violation.
[11/20 16:39:57   358s] #Total number of DRC violations = 0
[11/20 16:39:57   358s] #Total number of net violated process antenna rule = 0
[11/20 16:39:57   358s] #No via is swapped.
[11/20 16:39:57   358s] #Post Route via swapping is done.
[11/20 16:39:57   358s] #Total number of nets with non-default rule or having extra spacing = 6
[11/20 16:39:57   358s] #Total wire length = 316084 um.
[11/20 16:39:57   358s] #Total half perimeter of net bounding box = 258681 um.
[11/20 16:39:57   358s] #Total wire length on LAYER MET1 = 31406 um.
[11/20 16:39:57   358s] #Total wire length on LAYER MET2 = 103185 um.
[11/20 16:39:57   358s] #Total wire length on LAYER MET3 = 111904 um.
[11/20 16:39:57   358s] #Total wire length on LAYER MET4 = 66195 um.
[11/20 16:39:57   358s] #Total wire length on LAYER MET5 = 264 um.
[11/20 16:39:57   358s] #Total wire length on LAYER METTP = 3131 um.
[11/20 16:39:57   358s] #Total number of vias = 21407
[11/20 16:39:57   358s] #Total number of multi-cut vias = 18333 ( 85.6%)
[11/20 16:39:57   358s] #Total number of single cut vias = 3074 ( 14.4%)
[11/20 16:39:57   358s] #Up-Via Summary (total 21407):
[11/20 16:39:57   358s] #                   single-cut          multi-cut      Total
[11/20 16:39:57   358s] #-----------------------------------------------------------
[11/20 16:39:57   358s] #  Metal 1        2966 ( 25.4%)      8705 ( 74.6%)      11671
[11/20 16:39:57   358s] #  Metal 2          80 (  1.1%)      7319 ( 98.9%)       7399
[11/20 16:39:57   358s] #  Metal 3          27 (  1.3%)      2132 ( 98.7%)       2159
[11/20 16:39:57   358s] #  Metal 4           1 (  0.8%)       122 ( 99.2%)        123
[11/20 16:39:57   358s] #  Metal 5           0 (  0.0%)        55 (100.0%)         55
[11/20 16:39:57   358s] #-----------------------------------------------------------
[11/20 16:39:57   358s] #                 3074 ( 14.4%)     18333 ( 85.6%)      21407 
[11/20 16:39:57   358s] #
[11/20 16:39:57   358s] #detailRoute Statistics:
[11/20 16:39:57   358s] #Cpu time = 00:00:01
[11/20 16:39:57   358s] #Elapsed time = 00:00:01
[11/20 16:39:57   358s] #Increased memory = 0.24 (MB)
[11/20 16:39:57   358s] #Total memory = 1488.71 (MB)
[11/20 16:39:57   358s] #Peak memory = 1857.96 (MB)
[11/20 16:39:57   358s] #Updating routing design signature
[11/20 16:39:57   358s] #Created 1240 library cell signatures
[11/20 16:39:57   358s] #Created 2547 NETS and 0 SPECIALNETS signatures
[11/20 16:39:57   358s] #Created 2854 instance signatures
[11/20 16:39:57   358s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1488.71 (MB), peak = 1857.96 (MB)
[11/20 16:39:57   358s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1488.72 (MB), peak = 1857.96 (MB)
[11/20 16:39:57   359s] #
[11/20 16:39:57   359s] #globalDetailRoute statistics:
[11/20 16:39:57   359s] #Cpu time = 00:00:02
[11/20 16:39:57   359s] #Elapsed time = 00:00:02
[11/20 16:39:57   359s] #Increased memory = -81.49 (MB)
[11/20 16:39:57   359s] #Total memory = 1484.74 (MB)
[11/20 16:39:57   359s] #Peak memory = 1857.96 (MB)
[11/20 16:39:57   359s] #Number of warnings = 2
[11/20 16:39:57   359s] #Total number of warnings = 171
[11/20 16:39:57   359s] #Number of fails = 0
[11/20 16:39:57   359s] #Total number of fails = 0
[11/20 16:39:57   359s] #Complete globalDetailRoute on Tue Nov 20 16:39:57 2018
[11/20 16:39:57   359s] #
[11/20 16:39:57   359s] **opt_design ... cpu = 0:00:22, real = 0:00:15, mem = 2197.6M, totSessionCpu=0:05:57 **
[11/20 16:39:57   359s] -routeWithEco false                      # bool, default=false
[11/20 16:39:57   359s] -routeSelectedNetOnly false              # bool, default=false
[11/20 16:39:57   359s] -routeWithTimingDriven false             # bool, default=false
[11/20 16:39:57   359s] -routeWithSiDriven true                  # bool, default=false, user setting
[11/20 16:39:57   359s] Extraction called for design 'z80_topzera' of instances=2853 and nets=2547 using extraction engine 'postRoute' at effort level 'low' .
[11/20 16:39:57   359s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/20 16:39:57   359s] Type 'man IMPEXT-3530' for more detail.
[11/20 16:39:57   359s] PostRoute (effortLevel low) RC Extraction called for design z80_topzera.
[11/20 16:39:57   359s] RC Extraction called in multi-corner(1) mode.
[11/20 16:39:57   359s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/20 16:39:57   359s] Type 'man IMPEXT-6197' for more detail.
[11/20 16:39:57   359s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[11/20 16:39:57   359s] * Layer Id             : 1 - M1
[11/20 16:39:57   359s]       Thickness        : 0.62
[11/20 16:39:57   359s]       Min Width        : 0.23
[11/20 16:39:57   359s]       Layer Dielectric : 4.1
[11/20 16:39:57   359s] * Layer Id             : 2 - M2
[11/20 16:39:57   359s]       Thickness        : 0.62
[11/20 16:39:57   359s]       Min Width        : 0.28
[11/20 16:39:57   359s]       Layer Dielectric : 4.1
[11/20 16:39:57   359s] * Layer Id             : 3 - M3
[11/20 16:39:57   359s]       Thickness        : 0.62
[11/20 16:39:57   359s]       Min Width        : 0.28
[11/20 16:39:57   359s]       Layer Dielectric : 4.1
[11/20 16:39:57   359s] * Layer Id             : 4 - M4
[11/20 16:39:57   359s]       Thickness        : 0.62
[11/20 16:39:57   359s]       Min Width        : 0.28
[11/20 16:39:57   359s]       Layer Dielectric : 4.1
[11/20 16:39:57   359s] * Layer Id             : 5 - M5
[11/20 16:39:57   359s]       Thickness        : 0.62
[11/20 16:39:57   359s]       Min Width        : 0.28
[11/20 16:39:57   359s]       Layer Dielectric : 4.1
[11/20 16:39:57   359s] * Layer Id             : 6 - M6
[11/20 16:39:57   359s]       Thickness        : 1.09
[11/20 16:39:57   359s]       Min Width        : 0.44
[11/20 16:39:57   359s]       Layer Dielectric : 4.1
[11/20 16:39:57   359s] extractDetailRC Option : -outfile /tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d -maxResLength 200  -basic
[11/20 16:39:57   359s] RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
[11/20 16:39:57   359s]       RC Corner Indexes            0   
[11/20 16:39:57   359s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:39:57   359s] Coupling Cap. Scaling Factor : 1.00000 
[11/20 16:39:57   359s] Resistance Scaling Factor    : 1.00000 
[11/20 16:39:57   359s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:39:57   359s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:39:57   359s] Shrink Factor                : 1.00000
[11/20 16:39:57   359s] Initializing multi-corner resistance tables ...
[11/20 16:39:57   359s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2197.6M)
[11/20 16:39:57   359s] Creating parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d' for storing RC.
[11/20 16:39:57   359s] Extracted 10.0038% (CPU Time= 0:00:00.2  MEM= 2243.6M)
[11/20 16:39:57   359s] Extracted 20.0036% (CPU Time= 0:00:00.2  MEM= 2243.6M)
[11/20 16:39:57   359s] Extracted 30.0034% (CPU Time= 0:00:00.2  MEM= 2243.6M)
[11/20 16:39:57   359s] Extracted 40.0032% (CPU Time= 0:00:00.2  MEM= 2243.6M)
[11/20 16:39:57   359s] Extracted 50.003% (CPU Time= 0:00:00.2  MEM= 2243.6M)
[11/20 16:39:57   359s] Extracted 60.0028% (CPU Time= 0:00:00.3  MEM= 2243.6M)
[11/20 16:39:57   359s] Extracted 70.0026% (CPU Time= 0:00:00.3  MEM= 2243.6M)
[11/20 16:39:57   359s] Extracted 80.0024% (CPU Time= 0:00:00.5  MEM= 2243.6M)
[11/20 16:39:57   359s] Extracted 90.0022% (CPU Time= 0:00:00.5  MEM= 2243.6M)
[11/20 16:39:58   359s] Extracted 100% (CPU Time= 0:00:00.7  MEM= 2243.6M)
[11/20 16:39:58   359s] Number of Extracted Resistors     : 72474
[11/20 16:39:58   359s] Number of Extracted Ground Cap.   : 73550
[11/20 16:39:58   359s] Number of Extracted Coupling Cap. : 183848
[11/20 16:39:58   359s] Opening parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d' for reading.
[11/20 16:39:58   359s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/20 16:39:58   359s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2217.6M)
[11/20 16:39:58   359s] Creating parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb_Filter.rcdb.d' for storing RC.
[11/20 16:39:58   359s] Closing parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d'. 2498 times net's RC data read were performed.
[11/20 16:39:58   360s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2217.551M)
[11/20 16:39:58   360s] Opening parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d' for reading.
[11/20 16:39:58   360s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2217.551M)
[11/20 16:39:58   360s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2217.551M)
[11/20 16:39:58   360s] **opt_design ... cpu = 0:00:23, real = 0:00:16, mem = 2162.9M, totSessionCpu=0:05:59 **
[11/20 16:39:58   360s] Starting SI iteration 1 using Infinite Timing Windows
[11/20 16:39:58   360s] Begin IPO call back ...
[11/20 16:39:58   360s] End IPO call back ...
[11/20 16:39:58   360s] #################################################################################
[11/20 16:39:58   360s] # Design Stage: PostRoute
[11/20 16:39:58   360s] # Design Name: z80_topzera
[11/20 16:39:58   360s] # Design Mode: 90nm
[11/20 16:39:58   360s] # Analysis Mode: MMMC OCV 
[11/20 16:39:58   360s] # Parasitics Mode: SPEF/RCDB
[11/20 16:39:58   360s] # Signoff Settings: SI On 
[11/20 16:39:58   360s] #################################################################################
[11/20 16:39:58   360s] Message <TA-146> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[11/20 16:39:59   360s] Setting infinite Tws ...
[11/20 16:39:59   360s] First Iteration Infinite Tw... 
[11/20 16:39:59   360s] Calculate early delays in OCV mode...
[11/20 16:39:59   360s] Calculate late delays in OCV mode...
[11/20 16:39:59   360s] Topological Sorting (CPU = 0:00:00.0, MEM = 2286.1M, InitMEM = 2286.1M)
[11/20 16:39:59   360s] Initializing multi-corner resistance tables ...
[11/20 16:39:59   360s] Opening parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d' for reading.
[11/20 16:39:59   360s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2288.1M)
[11/20 16:39:59   360s] AAE_INFO: 8 threads acquired from CTE.
[11/20 16:39:59   364s] AAE_INFO-618: Total number of nets in the design is 2547,  100.0 percent of the nets selected for SI analysis
[11/20 16:39:59   364s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/20 16:39:59   364s] End delay calculation. (MEM=2792.29 CPU=0:00:03.1 REAL=0:00:00.0)
[11/20 16:39:59   364s] *** CDM Built up (cpu=0:00:03.6  real=0:00:01.0  mem= 2792.3M) ***
[11/20 16:39:59   364s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2792.3M)
[11/20 16:39:59   364s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/20 16:39:59   364s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2792.3M)
[11/20 16:39:59   364s] Starting SI iteration 2
[11/20 16:39:59   364s] Calculate early delays in OCV mode...
[11/20 16:39:59   364s] Calculate late delays in OCV mode...
[11/20 16:39:59   364s] AAE_INFO-618: Total number of nets in the design is 2547,  0.0 percent of the nets selected for SI analysis
[11/20 16:39:59   364s] End delay calculation. (MEM=2790.8 CPU=0:00:00.1 REAL=0:00:00.0)
[11/20 16:39:59   364s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2790.8M) ***
[11/20 16:40:00   365s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:02.0 totSessionCpu=0:06:04 mem=2790.8M)
[11/20 16:40:00   365s] Footprint AN211X0 has at least 2 pins...
[11/20 16:40:00   365s] Footprint AN21X1 has at least 3 pins...
[11/20 16:40:00   365s] Footprint AN221X0 has at least 4 pins...
[11/20 16:40:00   365s] Footprint AN222X0 has at least 5 pins...
[11/20 16:40:00   365s] *** Number of Vt Cells Partition = 1
[11/20 16:40:00   365s] Running setup recovery post routing.
[11/20 16:40:00   365s] **opt_design ... cpu = 0:00:29, real = 0:00:18, mem = 2281.0M, totSessionCpu=0:06:04 **
[11/20 16:40:00   365s]   Timing Snapshot: (TGT)
[11/20 16:40:00   365s]      Weighted WNS: 0.000
[11/20 16:40:00   365s]       All  PG WNS: 0.000
[11/20 16:40:00   365s]       High PG WNS: 0.000
[11/20 16:40:00   365s]       All  PG TNS: 0.000
[11/20 16:40:00   365s]       High PG TNS: 0.000
[11/20 16:40:00   365s]          Tran DRV: 0
[11/20 16:40:00   365s]           Cap DRV: 8
[11/20 16:40:00   365s]        Fanout DRV: 0
[11/20 16:40:00   365s]            Glitch: 0
[11/20 16:40:00   365s]    Category Slack: { [H, 0.431] }
[11/20 16:40:00   365s] 
[11/20 16:40:00   365s] C[11/20 16:40:00   365s] 
[11/20 16:40:00   365s]  Recovery Manager:
[11/20 16:40:00   365s]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.100) - Skip
[11/20 16:40:00   365s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[11/20 16:40:00   365s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[11/20 16:40:00   365s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Disabled
[11/20 16:40:00   365s] 
[11/20 16:40:00   365s] 
[11/20 16:40:00   365s]  Recovery Manager:
[11/20 16:40:00   365s]     Tran DRV degradation : 0 (0 -> 0)
[11/20 16:40:00   365s]      Cap DRV degradation : 0 (8 -> 8)
[11/20 16:40:00   365s]   Fanout DRV degradation : 0 (0 -> 0)
[11/20 16:40:00   365s]       Glitch degradation : 0 (0 -> 0)
[11/20 16:40:00   365s]   DRV Recovery (Margin: 100) - Skip
[11/20 16:40:00   365s] 
hecking setup slack degradation ...
[11/20 16:40:00   365s] Checking DRV degradation...
[11/20 16:40:00   365s] **INFO: Skipping DRV recovery as drv did not degraded beyond margin (100)
[11/20 16:40:00   365s] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=2280.98M, totSessionCpu=0:06:04 .
[11/20 16:40:00   365s] **opt_design ... cpu = 0:00:29, real = 0:00:18, mem = 2281.0M, totSessionCpu=0:06:04 **
[11/20 16:40:00   365s] 
[11/20 16:40:00   365s] Latch borrow mode reset to max_borrow
[11/20 16:40:00   366s] Reported timing to dir ./timingReports
[11/20 16:40:00   366s] **opt_design ... cpu = 0:00:29, real = 0:00:18, mem = 2281.0M, totSessionCpu=0:06:04 **
[11/20 16:40:00   366s] Begin: glitch net info
[11/20 16:40:00   366s] glitch slack range: number of glitch nets
[11/20 16:40:00   366s] glitch slack < -0.32 : 0
[11/20 16:40:00   366s] -0.32 < glitch slack < -0.28 : 0
[11/20 16:40:00   366s] -0.28 < glitch slack < -0.24 : 0
[11/20 16:40:00   366s] -0.24 < glitch slack < -0.2 : 0
[11/20 16:40:00   366s] -0.2 < glitch slack < -0.16 : 0
[11/20 16:40:00   366s] -0.16 < glitch slack < -0.12 : 0
[11/20 16:40:00   366s] -0.12 < glitch slack < -0.08 : 0
[11/20 16:40:00   366s] -0.08 < glitch slack < -0.04 : 0
[11/20 16:40:00   366s] -0.04 < glitch slack : 0
[11/20 16:40:00   366s] End: glitch net info
[11/20 16:40:00   366s] 
[11/20 16:40:00   366s] ------------------------------------------------------------
[11/20 16:40:00   366s]      opt_design Final SI Timing Summary                             
[11/20 16:40:00   366s] ------------------------------------------------------------
[11/20 16:40:00   366s] 
[11/20 16:40:00   366s] Setup views included:
[11/20 16:40:00   366s]  default_emulate_view 
[11/20 16:40:00   366s] 
[11/20 16:40:00   366s] +--------------------+---------+---------+---------+
[11/20 16:40:00   366s] |     Setup mode     |   all   | reg2reg | default |
[11/20 16:40:00   366s] +--------------------+---------+---------+---------+
[11/20 16:40:00   366s] |           WNS (ns):|  0.431  |  0.431  |  0.000  |
[11/20 16:40:00   366s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/20 16:40:00   366s] |    Violating Paths:|    0    |    0    |    0    |
[11/20 16:40:00   366s] |          All Paths:|  1052   |  1052   |    0    |
[11/20 16:40:00   366s] +--------------------+---------+---------+---------+
[11/20 16:40:00   366s] 
[11/20 16:40:00   366s] +----------------+-------------------------------+------------------+
[11/20 16:40:00   366s] |                |              Real             |       Total      |
[11/20 16:40:00   366s] |    DRVs        +------------------+------------+------------------|
[11/20 16:40:00   366s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:40:00   366s] +----------------+------------------+------------+------------------+
[11/20 16:40:00   366s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:40:00   366s] |   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
[11/20 16:40:00   366s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:40:00   366s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:40:00   366s] +----------------+------------------+------------+------------------+
[11/20 16:40:00   366s] 
[11/20 16:40:00   366s] Density: 16.803%
[11/20 16:40:00   366s] Total number of glitch violations: 0
[11/20 16:40:00   366s] ------------------------------------------------------------
[11/20 16:40:00   366s] **opt_design ... cpu = 0:00:30, real = 0:00:18, mem = 2283.0M, totSessionCpu=0:06:05 **
[11/20 16:40:00   366s]  ReSet Options after AAE Based Opt flow 
[11/20 16:40:00   366s] Opt: RC extraction mode changed to 'detail'
[11/20 16:40:00   366s] *** Finished opt_design ***
[11/20 16:40:01   366s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:40:01   366s] UM:                                          0.000             0.431  final
[11/20 16:40:01   367s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:40:01   367s] UM:         34.26             55             0.000             0.431  opt_design_postroute
[11/20 16:40:01   367s] 
[11/20 16:40:01   367s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:33.2 real=0:00:22.3)
[11/20 16:40:01   367s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/20 16:40:01   367s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:01.9 real=0:00:02.6)
[11/20 16:40:01   367s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/20 16:40:01   367s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:11.3 real=0:00:04.4)
[11/20 16:40:01   367s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:06.6 real=0:00:06.5)
[11/20 16:40:01   367s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[11/20 16:40:01   367s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.7 real=0:00:00.6)
[11/20 16:40:01   367s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.0 real=0:00:01.8)
[11/20 16:40:01   367s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:05.2 real=0:00:01.5)
[11/20 16:40:01   367s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[11/20 16:40:01   367s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.6 real=0:00:00.3)
[11/20 16:40:01   367s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[11/20 16:40:01   367s] Info: pop threads available for lower-level modules during optimization.
[11/20 16:40:01   367s] 0
[11/20 16:40:01   367s] [DEV]innovus 23> gui_fit
time_design -post_route -report_dir logs/timing/4_post_opt_route -expanded_views
[11/20 16:40:23   368s] 
[11/20 16:40:23   368s]  Reset EOS DB
[11/20 16:40:23   368s] Ignoring AAE DB Resetting ...
[11/20 16:40:23   368s] Closing parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d'. 2498 times net's RC data read were performed.
[11/20 16:40:23   368s] Extraction called for design 'z80_topzera' of instances=2853 and nets=2547 using extraction engine 'postRoute' at effort level 'low' .
[11/20 16:40:23   368s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/20 16:40:23   368s] Type 'man IMPEXT-3530' for more detail.
[11/20 16:40:23   368s] PostRoute (effortLevel low) RC Extraction called for design z80_topzera.
[11/20 16:40:23   368s] RC Extraction called in multi-corner(1) mode.
[11/20 16:40:23   368s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/20 16:40:23   368s] Type 'man IMPEXT-6197' for more detail.
[11/20 16:40:23   368s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[11/20 16:40:23   368s] * Layer Id             : 1 - M1
[11/20 16:40:23   368s]       Thickness        : 0.62
[11/20 16:40:23   368s]       Min Width        : 0.23
[11/20 16:40:23   368s]       Layer Dielectric : 4.1
[11/20 16:40:23   368s] * Layer Id             : 2 - M2
[11/20 16:40:23   368s]       Thickness        : 0.62
[11/20 16:40:23   368s]       Min Width        : 0.28
[11/20 16:40:23   368s]       Layer Dielectric : 4.1
[11/20 16:40:23   368s] * Layer Id             : 3 - M3
[11/20 16:40:23   368s]       Thickness        : 0.62
[11/20 16:40:23   368s]       Min Width        : 0.28
[11/20 16:40:23   368s]       Layer Dielectric : 4.1
[11/20 16:40:23   368s] * Layer Id             : 4 - M4
[11/20 16:40:23   368s]       Thickness        : 0.62
[11/20 16:40:23   368s]       Min Width        : 0.28
[11/20 16:40:23   368s]       Layer Dielectric : 4.1
[11/20 16:40:23   368s] * Layer Id             : 5 - M5
[11/20 16:40:23   368s]       Thickness        : 0.62
[11/20 16:40:23   368s]       Min Width        : 0.28
[11/20 16:40:23   368s]       Layer Dielectric : 4.1
[11/20 16:40:23   368s] * Layer Id             : 6 - M6
[11/20 16:40:23   368s]       Thickness        : 1.09
[11/20 16:40:23   368s]       Min Width        : 0.44
[11/20 16:40:23   368s]       Layer Dielectric : 4.1
[11/20 16:40:23   368s] extractDetailRC Option : -outfile /tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d -maxResLength 200  -basic
[11/20 16:40:23   368s] RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
[11/20 16:40:23   368s]       RC Corner Indexes            0   
[11/20 16:40:23   368s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:40:23   368s] Coupling Cap. Scaling Factor : 1.00000 
[11/20 16:40:23   368s] Resistance Scaling Factor    : 1.00000 
[11/20 16:40:23   368s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:40:23   368s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:40:23   368s] Shrink Factor                : 1.00000
[11/20 16:40:23   368s] Initializing multi-corner resistance tables ...
[11/20 16:40:23   368s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2283.0M)
[11/20 16:40:23   368s] Creating parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d' for storing RC.
[11/20 16:40:23   368s] Extracted 10.0038% (CPU Time= 0:00:00.1  MEM= 2345.0M)
[11/20 16:40:23   368s] Extracted 20.0036% (CPU Time= 0:00:00.2  MEM= 2345.0M)
[11/20 16:40:23   368s] Extracted 30.0034% (CPU Time= 0:00:00.2  MEM= 2345.0M)
[11/20 16:40:23   368s] Extracted 40.0032% (CPU Time= 0:00:00.2  MEM= 2345.0M)
[11/20 16:40:23   368s] Extracted 50.003% (CPU Time= 0:00:00.2  MEM= 2345.0M)
[11/20 16:40:23   368s] Extracted 60.0028% (CPU Time= 0:00:00.3  MEM= 2345.0M)
[11/20 16:40:23   368s] Extracted 70.0026% (CPU Time= 0:00:00.3  MEM= 2345.0M)
[11/20 16:40:24   368s] Extracted 80.0024% (CPU Time= 0:00:00.4  MEM= 2345.0M)
[11/20 16:40:24   368s] Extracted 90.0022% (CPU Time= 0:00:00.4  MEM= 2345.0M)
[11/20 16:40:24   368s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 2345.0M)
[11/20 16:40:24   368s] Number of Extracted Resistors     : 72474
[11/20 16:40:24   368s] Number of Extracted Ground Cap.   : 73550
[11/20 16:40:24   368s] Number of Extracted Coupling Cap. : 183848
[11/20 16:40:24   368s] Opening parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d' for reading.
[11/20 16:40:24   368s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/20 16:40:24   368s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2319.0M)
[11/20 16:40:24   368s] Creating parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb_Filter.rcdb.d' for storing RC.
[11/20 16:40:24   368s] Closing parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d'. 2498 times net's RC data read were performed.
[11/20 16:40:24   369s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2318.988M)
[11/20 16:40:24   369s] Opening parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d' for reading.
[11/20 16:40:24   369s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2318.988M)
[11/20 16:40:24   369s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 2318.988M)
[11/20 16:40:24   369s] Starting SI iteration 1 using Infinite Timing Windows
[11/20 16:40:24   369s] Begin IPO call back ...
[11/20 16:40:25   369s] End IPO call back ...
[11/20 16:40:25   370s] #################################################################################
[11/20 16:40:25   370s] # Design Stage: PostRoute
[11/20 16:40:25   370s] # Design Name: z80_topzera
[11/20 16:40:25   370s] # Design Mode: 90nm
[11/20 16:40:25   370s] # Analysis Mode: MMMC OCV 
[11/20 16:40:25   370s] # Parasitics Mode: SPEF/RCDB
[11/20 16:40:25   370s] # Signoff Settings: SI On 
[11/20 16:40:25   370s] #################################################################################
[11/20 16:40:25   370s] Setting infinite Tws ...
[11/20 16:40:25   370s] First Iteration Infinite Tw... 
[11/20 16:40:25   370s] Calculate early delays in OCV mode...
[11/20 16:40:25   370s] Calculate late delays in OCV mode...
[11/20 16:40:25   370s] Topological Sorting (CPU = 0:00:00.0, MEM = 2310.9M, InitMEM = 2310.9M)
[11/20 16:40:25   370s] Initializing multi-corner resistance tables ...
[11/20 16:40:25   370s] Opening parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d' for reading.
[11/20 16:40:25   370s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2310.9M)
[11/20 16:40:25   370s] AAE_INFO: 8 threads acquired from CTE.
[11/20 16:40:25   370s] **WARN: (IMPESI-3095):	Net: 'D[3]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   370s] **WARN: (IMPESI-3095):	Net: 'D[5]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   370s] **WARN: (IMPESI-3095):	Net: 'D[4]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   370s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   370s] **WARN: (IMPESI-3095):	Net: 'D[1]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   370s] **WARN: (IMPESI-3095):	Net: 'D[5]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   370s] **WARN: (IMPESI-3095):	Net: 'D[3]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   370s] **WARN: (IMPESI-3095):	Net: 'D[4]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   370s] **WARN: (IMPESI-3095):	Net: 'D[0]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   370s] **WARN: (IMPESI-3095):	Net: 'D[7]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   370s] **WARN: (IMPESI-3095):	Net: 'D[1]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   370s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   370s] **WARN: (IMPESI-3095):	Net: 'D[0]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   370s] **WARN: (IMPESI-3095):	Net: 'D[7]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   370s] **WARN: (IMPESI-3095):	Net: 'D[6]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   370s] **WARN: (IMPESI-3095):	Net: 'D[6]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   372s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   372s] **WARN: (IMPESI-3095):	Net: 'D[3]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   372s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   372s] **WARN: (IMPESI-3095):	Net: 'D[0]' has no receivers. SI analysis is not performed.
[11/20 16:40:25   372s] **WARN: (EMS-27):	Message (IMPESI-3095) has exceeded the current message display limit of 20.
[11/20 16:40:25   372s] To increase the message display limit, refer to the product command reference manual.
[11/20 16:40:25   373s] AAE_INFO-618: Total number of nets in the design is 2547,  100.0 percent of the nets selected for SI analysis
[11/20 16:40:25   373s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:40:25   373s] End delay calculation. (MEM=2805.81 CPU=0:00:02.9 REAL=0:00:00.0)
[11/20 16:40:25   373s] *** CDM Built up (cpu=0:00:03.1  real=0:00:00.0  mem= 2805.8M) ***
[11/20 16:40:25   373s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2805.8M)
[11/20 16:40:25   373s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/20 16:40:25   373s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2805.8M)
[11/20 16:40:25   373s] Starting SI iteration 2
[11/20 16:40:25   373s] Calculate early delays in OCV mode...
[11/20 16:40:25   373s] Calculate late delays in OCV mode...
[11/20 16:40:25   373s] AAE_INFO-618: Total number of nets in the design is 2547,  0.0 percent of the nets selected for SI analysis
[11/20 16:40:25   373s] End delay calculation. (MEM=2813.86 CPU=0:00:00.0 REAL=0:00:00.0)
[11/20 16:40:25   373s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2813.9M) ***
[11/20 16:40:26   374s] Effort level <high> specified for reg2reg path_group
[11/20 16:40:26   374s] Begin: glitch net info
[11/20 16:40:26   374s] glitch slack range: number of glitch nets
[11/20 16:40:26   374s] glitch slack < -0.32 : 0
[11/20 16:40:26   374s] -0.32 < glitch slack < -0.28 : 0
[11/20 16:40:26   374s] -0.28 < glitch slack < -0.24 : 0
[11/20 16:40:26   374s] -0.24 < glitch slack < -0.2 : 0
[11/20 16:40:26   374s] -0.2 < glitch slack < -0.16 : 0
[11/20 16:40:26   374s] -0.16 < glitch slack < -0.12 : 0
[11/20 16:40:26   374s] -0.12 < glitch slack < -0.08 : 0
[11/20 16:40:26   374s] -0.08 < glitch slack < -0.04 : 0
[11/20 16:40:26   374s] -0.04 < glitch slack : 0
[11/20 16:40:26   374s] End: glitch net info
[11/20 16:40:26   375s] 
[11/20 16:40:26   375s] ------------------------------------------------------------
[11/20 16:40:26   375s]          time_design Summary                             
[11/20 16:40:26   375s] ------------------------------------------------------------
[11/20 16:40:26   375s] 
[11/20 16:40:26   375s] Setup views included:
[11/20 16:40:26   375s]  default_emulate_view 
[11/20 16:40:26   375s] 
[11/20 16:40:26   375s] +--------------------+---------+---------+---------+
[11/20 16:40:26   375s] |     Setup mode     |   all   | reg2reg | default |
[11/20 16:40:26   375s] +--------------------+---------+---------+---------+
[11/20 16:40:26   375s] |           WNS (ns):|  0.431  |  0.431  |  0.000  |
[11/20 16:40:26   375s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/20 16:40:26   375s] |    Violating Paths:|    0    |    0    |    0    |
[11/20 16:40:26   375s] |          All Paths:|  1052   |  1052   |    0    |
[11/20 16:40:26   375s] +--------------------+---------+---------+---------+
[11/20 16:40:26   375s] |default_emulate_view|  0.431  |  0.431  |  0.000  |
[11/20 16:40:26   375s] |                    |  0.000  |  0.000  |  0.000  |
[11/20 16:40:26   375s] |                    |    0    |    0    |    0    |
[11/20 16:40:26   375s] |                    |  1052   |  1052   |    0    |
[11/20 16:40:26   375s] +--------------------+---------+---------+---------+
[11/20 16:40:26   375s] 
[11/20 16:40:26   375s] +----------------+-------------------------------+------------------+
[11/20 16:40:26   375s] |                |              Real             |       Total      |
[11/20 16:40:26   375s] |    DRVs        +------------------+------------+------------------|
[11/20 16:40:26   375s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/20 16:40:26   375s] +----------------+------------------+------------+------------------+
[11/20 16:40:26   375s] |   max_cap      |      0 (0)       |   0.000    |      8 (8)       |
[11/20 16:40:26   375s] |   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
[11/20 16:40:26   375s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:40:26   375s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/20 16:40:26   375s] +----------------+------------------+------------+------------------+
[11/20 16:40:26   375s] 
[11/20 16:40:26   375s] Density: 16.803%
[11/20 16:40:26   375s] Total number of glitch violations: 0
[11/20 16:40:26   375s] ------------------------------------------------------------
[11/20 16:40:27   375s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/20 16:40:27   375s] UM:          8.19             26             0.000             0.431  time_design
[11/20 16:40:27   375s] Reported timing to dir logs/timing/4_post_opt_route
[11/20 16:40:27   375s] Total CPU time: 7.21 sec
[11/20 16:40:27   375s] Total Real time: 4.0 sec
[11/20 16:40:27   375s] Total Memory Usage: 2289.601562 Mbytes
[11/20 16:40:27   375s] Reset AAE Options
[11/20 16:40:27   375s] [DEV]innovus 24> add_fillers -base_cells DECAP10 DECAP10LP DECAP15 DECAP15LP DECAP25 DECAP25LP DECAP3 DECAP5 DECAP5LP DECAP7 DECAP7LP FEED1 FEED10 FEED15 FEED2 FEED25 FEED3 FEED5 FEED7 FEEDCAP10 FEEDCAP10LP FEEDCAP15 FEEDCAP15LP FEEDCAP2 FEEDCAP25 FEEDCAP25LP FEEDCAP3 FEEDCAP5 FEEDCAP5LP FEEDCAP7 FEEDCAP7LP -prefix FILLER -check_drc
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route command to make the DRC clean.
[11/20 16:40:46   375s] Type 'man IMPSP-5217' for more detail.
[11/20 16:40:46   375s] #spOpts: no_cmu 
[11/20 16:40:46   375s] Core basic site is core
[11/20 16:40:47   376s]   Signal wire search tree: 72461 elements. (cpu=0:00:00.0, mem=0.0M)
[11/20 16:40:47   376s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell DECAP25. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell DECAP25LP. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED25. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEEDCAP25. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEEDCAP25LP. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell DECAP15. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell DECAP15LP. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED15. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEEDCAP15. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEEDCAP15LP. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell DECAP10. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell DECAP10LP. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED10. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEEDCAP10. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEEDCAP10LP. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell DECAP7. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell DECAP7LP. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED7. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEEDCAP7. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEEDCAP7LP. Please check whether it is specified correctly.
[11/20 16:40:47   376s] **WARN: (EMS-27):	Message (IMPSP-5219) has exceeded the current message display limit of 20.
[11/20 16:40:47   376s] To increase the message display limit, refer to the product command reference manual.
[11/20 16:40:47   376s] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[11/20 16:40:48   377s] *INFO: Adding fillers to top-module.
[11/20 16:40:48   377s] *INFO:   Added 1180 filler insts (cell DECAP25 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 190 filler insts (cell DECAP25LP / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 1140 filler insts (cell FEED25 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 0 filler inst  (cell FEEDCAP25 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 0 filler inst  (cell FEEDCAP25LP / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 257 filler insts (cell DECAP15 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 163 filler insts (cell DECAP15LP / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 859 filler insts (cell FEED15 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 0 filler inst  (cell FEEDCAP15 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 0 filler inst  (cell FEEDCAP15LP / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 184 filler insts (cell DECAP10 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 91 filler insts (cell DECAP10LP / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 289 filler insts (cell FEED10 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 0 filler inst  (cell FEEDCAP10 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 0 filler inst  (cell FEEDCAP10LP / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 231 filler insts (cell DECAP7 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 58 filler insts (cell DECAP7LP / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 415 filler insts (cell FEED7 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 0 filler inst  (cell FEEDCAP7 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 0 filler inst  (cell FEEDCAP7LP / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 153 filler insts (cell DECAP5 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 38 filler insts (cell DECAP5LP / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 295 filler insts (cell FEED5 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 0 filler inst  (cell FEEDCAP5 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 0 filler inst  (cell FEEDCAP5LP / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 266 filler insts (cell DECAP3 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 471 filler insts (cell FEED3 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 0 filler inst  (cell FEEDCAP3 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 595 filler insts (cell FEED2 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 0 filler inst  (cell FEEDCAP2 / prefix FILLER).
[11/20 16:40:48   377s] *INFO:   Added 1170 filler insts (cell FEED1 / prefix FILLER).
[11/20 16:40:48   377s] *INFO: Total 8045 filler insts added - prefix FILLER (CPU: 0:00:01.4).
[11/20 16:40:48   377s] For 8045 new insts, *** Applied 4 GNC rules (cpu = 0:00:00.0)
[11/20 16:40:48   377s] 0
[11/20 16:40:48   377s] [DEV]innovus 25> gui_fit
add_metal_fill
[11/20 16:41:20   380s] ************************
[11/20 16:41:20   380s] Timing Aware on 
[11/20 16:41:20   380s] P/G Nets: 10
[11/20 16:41:20   380s] Signal Nets: 2530
[11/20 16:41:20   380s] Clock Nets: 7
[11/20 16:41:20   380s] ************************
[11/20 16:41:20   381s] Multi-CPU acceleration using 8 CPU(s).
[11/20 16:41:20   381s] Density calculation ...... Slot :   0 of   2 Thread : 0
[11/20 16:41:20   381s] Density calculation ...... Slot :   1 of   2 Thread : 1
[11/20 16:41:21   384s] Multi-CPU acceleration using 8 CPU(s).
[11/20 16:41:21   384s] Density calculation ...... Slot :   0 of   2 Thread : 0
[11/20 16:41:21   384s] Density calculation ...... Slot :   1 of   2 Thread : 1
[11/20 16:41:22   387s] End of Density Calculation : cpu time : 0:00:02.4, real time : 0:00:02.0, peak mem : 2500.25 megs
[11/20 16:41:22   387s] Multi-CPU acceleration using 8 CPU(s).
[11/20 16:41:23   388s] Thread/Slave: 0  process data during iteration  1  in region 0 of 1
[11/20 16:41:25   393s] Multi-CPU acceleration using 8 CPU(s).
[11/20 16:41:26   395s] Multi-CPU acceleration using 8 CPU(s).
[11/20 16:41:27   398s] Multi-CPU acceleration using 8 CPU(s).
[11/20 16:41:29   400s] End metal filling: cpu:  0:00:08.6,  real:  0:00:09.0,  peak mem:  2546.25  megs.
[11/20 16:41:29   400s] [DEV]innovus 26> gui_fit
check_connectivity
[11/20 16:41:49   401s] 
[11/20 16:41:49   401s] VERIFY_CONNECTIVITY use new engine.
[11/20 16:41:49   401s] 
[11/20 16:41:49   401s] ******** Start: VERIFY CONNECTIVITY ********
[11/20 16:41:49   401s] Start Time: Tue Nov 20 16:41:49 2018
[11/20 16:41:49   401s] 
[11/20 16:41:49   401s] Design Name: z80_topzera
[11/20 16:41:49   401s] Database Units: 1000
[11/20 16:41:49   401s] Design Boundary: (0.0000, 0.0000) (1114.0000, 1174.0000)
[11/20 16:41:49   401s] Error Limit = 1000; Warning Limit = 50
[11/20 16:41:49   401s] Check all nets
[11/20 16:41:49   401s] Multi-CPU acceleration using 8 CPU(s).
[11/20 16:41:52   405s] 
[11/20 16:41:52   405s] Begin Summary 
[11/20 16:41:52   405s]   Found no problems or warnings.
[11/20 16:41:52   405s] End Summary
[11/20 16:41:52   405s] 
[11/20 16:41:52   405s] End Time: Tue Nov 20 16:41:52 2018
[11/20 16:41:52   405s] Time Elapsed: 0:00:03.0
[11/20 16:41:52   405s] 
[11/20 16:41:52   405s] ******** End: VERIFY CONNECTIVITY ********
[11/20 16:41:52   405s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/20 16:41:52   405s]   (CPU Time: 0:00:01.9  MEM: 2.000M)
[11/20 16:41:52   405s] 
[11/20 16:41:52   405s] [DEV]innovus 27> check_drc

[11/20 16:41:58   405s]  *** Starting Verify DRC (MEM: 2500.2) ***
[11/20 16:41:58   405s] 
[11/20 16:41:58   405s]   VERIFY DRC ...... Starting Verification
[11/20 16:41:58   405s]   VERIFY DRC ...... Initializing
[11/20 16:41:58   405s]   VERIFY DRC ...... Deleting Existing Violations
[11/20 16:41:58   405s]   VERIFY DRC ...... Creating Sub-Areas
[11/20 16:41:58   405s]   VERIFY DRC ...... Using new threading
[11/20 16:41:58   406s]  VERIFY DRC ...... Sub-Area : 1 of 16  Thread : 1
[11/20 16:41:58   406s]  VERIFY DRC ...... Sub-Area : 9 of 16  Thread : 7
[11/20 16:41:58   406s]  VERIFY DRC ...... Sub-Area : 3 of 16  Thread : 2
[11/20 16:41:58   406s]  VERIFY DRC ...... Sub-Area : 13 of 16  Thread : 1
[11/20 16:41:58   406s]  VERIFY DRC ...... Sub-Area : 4 of 16  Thread : 2
[11/20 16:41:58   406s]  VERIFY DRC ...... Sub-Area : 5 of 16  Thread : 7
[11/20 16:41:58   406s]  VERIFY DRC ...... Sub-Area : 2 of 16  Thread : 7
[11/20 16:41:58   407s]  VERIFY DRC ...... Sub-Area : 11 of 16  Thread : 3
[11/20 16:41:58   407s]  VERIFY DRC ...... Sub-Area : 8 of 16  Thread : 7
[11/20 16:41:59   407s]  VERIFY DRC ...... Sub-Area : 16 of 16  Thread : 0
[11/20 16:41:59   407s]  VERIFY DRC ...... Sub-Area : 14 of 16  Thread : 2
[11/20 16:41:59   407s]  VERIFY DRC ...... Sub-Area : 12 of 16  Thread : 0
[11/20 16:41:59   407s]  VERIFY DRC ...... Sub-Area : 15 of 16  Thread : 0
[11/20 16:41:59   407s]  VERIFY DRC ...... Sub-Area : 6 of 16  Thread : 3
[11/20 16:41:59   408s]  VERIFY DRC ...... Sub-Area : 7 of 16  Thread : 3
[11/20 16:42:00   408s]  VERIFY DRC ...... Sub-Area : 10 of 16  Thread : 3
[11/20 16:42:00   408s] 
[11/20 16:42:00   408s]   Verification Complete : 0 Viols.
[11/20 16:42:00   408s] 
[11/20 16:42:00   408s]  *** End Verify DRC (CPU: 0:00:02.8  ELAPSED TIME: 2.00  MEM: 76.4M) ***
[11/20 16:42:00   408s] 
[11/20 16:42:00   408s] [DEV]innovus 28> set_layer_preference violation -is_visible 1
[11/20 16:42:31   411s] gui_fit
check_process_antenna
[11/20 16:43:02   412s] 
[11/20 16:43:02   412s] 
[11/20 16:43:02   412s] ******* START VERIFY ANTENNA ********
[11/20 16:43:02   412s] Report File: z80_topzera.antenna.rpt
[11/20 16:43:02   412s] LEF Macro File: z80_topzera.antenna.lef
[11/20 16:43:03   412s] Verification Complete: 0 Violations
[11/20 16:43:03   412s] ******* DONE VERIFY ANTENNA ********
[11/20 16:43:03   412s] (CPU Time: 0:00:00.4  MEM: 0.004M)
[11/20 16:43:03   412s] 
[11/20 16:43:03   412s] [DEV]innovus 29> extract_rc
[11/20 16:43:10   413s] Closing parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d'. 2498 times net's RC data read were performed.
Extraction called for design 'z80_topzera' of instances=10898 and nets=2548 using extraction engine 'postRoute' at effort level 'low' .
[11/20 16:43:10   413s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/20 16:43:10   413s] Type 'man IMPEXT-3530' for more detail.
[11/20 16:43:10   413s] PostRoute (effortLevel low) RC Extraction called for design z80_topzera.
[11/20 16:43:10   413s] RC Extraction called in multi-corner(1) mode.
[11/20 16:43:10   413s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/20 16:43:10   413s] Type 'man IMPEXT-6197' for more detail.
[11/20 16:43:10   413s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[11/20 16:43:10   413s] * Layer Id             : 1 - M1
[11/20 16:43:10   413s]       Thickness        : 0.62
[11/20 16:43:10   413s]       Min Width        : 0.23
[11/20 16:43:10   413s]       Layer Dielectric : 4.1
[11/20 16:43:10   413s] * Layer Id             : 2 - M2
[11/20 16:43:10   413s]       Thickness        : 0.62
[11/20 16:43:10   413s]       Min Width        : 0.28
[11/20 16:43:10   413s]       Layer Dielectric : 4.1
[11/20 16:43:10   413s] * Layer Id             : 3 - M3
[11/20 16:43:10   413s]       Thickness        : 0.62
[11/20 16:43:10   413s]       Min Width        : 0.28
[11/20 16:43:10   413s]       Layer Dielectric : 4.1
[11/20 16:43:10   413s] * Layer Id             : 4 - M4
[11/20 16:43:10   413s]       Thickness        : 0.62
[11/20 16:43:10   413s]       Min Width        : 0.28
[11/20 16:43:10   413s]       Layer Dielectric : 4.1
[11/20 16:43:10   413s] * Layer Id             : 5 - M5
[11/20 16:43:10   413s]       Thickness        : 0.62
[11/20 16:43:10   413s]       Min Width        : 0.28
[11/20 16:43:10   413s]       Layer Dielectric : 4.1
[11/20 16:43:10   413s] * Layer Id             : 6 - M6
[11/20 16:43:10   413s]       Thickness        : 1.09
[11/20 16:43:10   413s]       Min Width        : 0.44
[11/20 16:43:10   413s]       Layer Dielectric : 4.1
[11/20 16:43:10   413s] extractDetailRC Option : -outfile /tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d -maxResLength 200  -basic
[11/20 16:43:10   413s] RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
[11/20 16:43:10   413s]       RC Corner Indexes            0   
[11/20 16:43:10   413s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:43:10   413s] Coupling Cap. Scaling Factor : 1.00000 
[11/20 16:43:10   413s] Resistance Scaling Factor    : 1.00000 
[11/20 16:43:10   413s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:43:10   413s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:43:10   413s] Shrink Factor                : 1.00000
[11/20 16:43:10   413s] Initializing multi-corner resistance tables ...
[11/20 16:43:10   413s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2389.0M)
[11/20 16:43:10   413s] Creating parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d' for storing RC.
[11/20 16:43:10   413s] Extracted 10.0038% (CPU Time= 0:00:00.2  MEM= 2419.0M)
[11/20 16:43:10   413s] Extracted 20.0036% (CPU Time= 0:00:00.2  MEM= 2419.0M)
[11/20 16:43:10   413s] Extracted 30.0034% (CPU Time= 0:00:00.3  MEM= 2419.0M)
[11/20 16:43:10   413s] Extracted 40.0032% (CPU Time= 0:00:00.3  MEM= 2419.0M)
[11/20 16:43:10   413s] Extracted 50.003% (CPU Time= 0:00:00.3  MEM= 2419.0M)
[11/20 16:43:10   413s] Extracted 60.0028% (CPU Time= 0:00:00.4  MEM= 2419.0M)
[11/20 16:43:10   413s] Extracted 70.0026% (CPU Time= 0:00:00.5  MEM= 2419.0M)
[11/20 16:43:11   413s] Extracted 80.0024% (CPU Time= 0:00:00.7  MEM= 2419.0M)
[11/20 16:43:11   413s] Extracted 90.0022% (CPU Time= 0:00:00.7  MEM= 2419.0M)
[11/20 16:43:11   414s] Extracted 100% (CPU Time= 0:00:00.9  MEM= 2419.0M)
[11/20 16:43:11   414s] Number of Extracted Resistors     : 72474
[11/20 16:43:11   414s] Number of Extracted Ground Cap.   : 73550
[11/20 16:43:11   414s] Number of Extracted Coupling Cap. : 147684
[11/20 16:43:11   414s] Opening parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d' for reading.
[11/20 16:43:11   414s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/20 16:43:11   414s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2389.0M)
[11/20 16:43:11   414s] Creating parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb_Filter.rcdb.d' for storing RC.
[11/20 16:43:11   414s] Closing parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d'. 2498 times net's RC data read were performed.
[11/20 16:43:11   414s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2388.996M)
[11/20 16:43:11   414s] Opening parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d' for reading.
[11/20 16:43:11   414s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=2388.996M)
[11/20 16:43:11   414s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:01.0  MEM: 2388.996M)
[11/20 16:43:11   414s] [DEV]innovus 30> write_netlist logs/a-z80.v
Writing Netlist "logs/a-z80.v" ...
[11/20 16:43:36   414s] [DEV]innovus 31> write_sdf logs/a-z80.sdf

[11/20 16:43:40   414s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[11/20 16:43:40   414s] Starting SI iteration 1 using Infinite Timing Windows
[11/20 16:43:40   414s] #################################################################################
[11/20 16:43:40   414s] # Design Stage: PostRoute
[11/20 16:43:40   414s] # Design Name: z80_topzera
[11/20 16:43:40   414s] # Design Mode: 90nm
[11/20 16:43:40   414s] # Analysis Mode: MMMC OCV 
[11/20 16:43:40   414s] # Parasitics Mode: SPEF/RCDB
[11/20 16:43:40   414s] # Signoff Settings: SI On 
[11/20 16:43:40   414s] #################################################################################
[11/20 16:43:40   415s] Setting infinite Tws ...
[11/20 16:43:40   415s] First Iteration Infinite Tw... 
[11/20 16:43:40   415s] Topological Sorting (CPU = 0:00:00.0, MEM = 2380.9M, InitMEM = 2380.9M)
[11/20 16:43:40   415s] Initializing multi-corner resistance tables ...
[11/20 16:43:40   415s] Opening parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d' for reading.
[11/20 16:43:40   415s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2380.9M)
[11/20 16:43:40   415s] **WARN: (IMPESI-3095):	Net: 'D[7]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   415s] **WARN: (IMPESI-3095):	Net: 'D[4]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   415s] **WARN: (IMPESI-3095):	Net: 'D[6]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   415s] **WARN: (IMPESI-3095):	Net: 'D[5]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   415s] **WARN: (IMPESI-3095):	Net: 'D[1]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   415s] **WARN: (IMPESI-3095):	Net: 'D[7]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   415s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   415s] **WARN: (IMPESI-3095):	Net: 'D[4]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   415s] **WARN: (IMPESI-3095):	Net: 'D[6]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   415s] **WARN: (IMPESI-3095):	Net: 'D[0]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   415s] **WARN: (IMPESI-3095):	Net: 'D[0]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   415s] **WARN: (IMPESI-3095):	Net: 'D[3]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   415s] **WARN: (IMPESI-3095):	Net: 'D[1]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   415s] **WARN: (IMPESI-3095):	Net: 'D[5]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   415s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   415s] **WARN: (IMPESI-3095):	Net: 'D[3]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   417s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   417s] **WARN: (IMPESI-3095):	Net: 'D[3]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   417s] **WARN: (IMPESI-3095):	Net: 'D[0]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   417s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:43:40   417s] **WARN: (EMS-27):	Message (IMPESI-3095) has exceeded the current message display limit of 20.
[11/20 16:43:40   417s] To increase the message display limit, refer to the product command reference manual.
[11/20 16:43:41   418s] AAE_INFO-618: Total number of nets in the design is 2548,  100.0 percent of the nets selected for SI analysis
[11/20 16:43:41   418s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/20 16:43:41   418s] End delay calculation. (MEM=2789.73 CPU=0:00:02.7 REAL=0:00:01.0)
[11/20 16:43:41   418s] *** CDM Built up (cpu=0:00:03.4  real=0:00:01.0  mem= 2789.7M) ***
[11/20 16:43:41   418s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2789.7M)
[11/20 16:43:41   418s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/20 16:43:41   418s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2789.7M)
[11/20 16:43:41   418s] Starting SI iteration 2
[11/20 16:43:41   418s] AAE_INFO-618: Total number of nets in the design is 2548,  0.0 percent of the nets selected for SI analysis
[11/20 16:43:41   418s] End delay calculation. (MEM=2789.73 CPU=0:00:00.0 REAL=0:00:00.0)
[11/20 16:43:41   418s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2789.7M) ***
[11/20 16:43:41   419s] [DEV]innovus 32> write_parasitics -set_load_file logs/a-z80.cap
[11/20 16:43:45   419s] Opening parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d' for reading.
RC Out has the following PVT Info:
[11/20 16:43:45   419s]    RC:default_emulate_rc_corner
[11/20 16:43:45   419s] rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
[11/20 16:43:45   419s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 2998.4M)
[11/20 16:43:45   419s] Closing parasitic data file '/tmp/innovus_temp_29529_ufrgs-server-09_rodrigo.ri_FByQBQ/z80_topzera_29529_BCTu4W.rcdb.d'. 2498 times net's RC data read were performed.
[11/20 16:43:45   419s] [DEV]innovus 33> report_summary

[11/20 16:43:50   419s] Creating directory summaryReport.
[11/20 16:43:50   419s] Start to collect the design information.
[11/20 16:43:50   419s] Build netlist information for Cell z80_topzera.
[11/20 16:43:50   419s] Finished collecting the design information.
[11/20 16:43:50   419s] Generating standard cells used in the design report.
[11/20 16:43:50   419s] Generating IO cells used in the design report.
[11/20 16:43:50   419s] Analyze library ... 
[11/20 16:43:50   419s] ** NOTE: Created directory path 'z80_topzera_via_layer_VIATP.htmsummaryReport' for file 'z80_topzera_via_layer_VIATP.htmsummaryReport/z80_topzera_via_layer_VIA4.htm'.
[11/20 16:43:50   419s] ** NOTE: Created directory path 'z80_topzera_via_layer_VIA4.htmsummaryReport' for file 'z80_topzera_via_layer_VIA4.htmsummaryReport/z80_topzera_via_layer_VIA3.htm'.
[11/20 16:43:51   419s] ** NOTE: Created directory path 'z80_topzera_via_layer_VIA3.htmsummaryReport' for file 'z80_topzera_via_layer_VIA3.htmsummaryReport/z80_topzera_via_layer_VIA2.htm'.
[11/20 16:43:51   419s] ** NOTE: Created directory path 'z80_topzera_via_layer_VIA2.htmsummaryReport' for file 'z80_topzera_via_layer_VIA2.htmsummaryReport/z80_topzera_via_layer_VIA1.htm'.
[11/20 16:43:51   419s] Analyze netlist ... 
[11/20 16:43:51   419s] Generate no-driven nets information report.
[11/20 16:43:51   419s] Generate multi-driven nets information report.
[11/20 16:43:51   419s] Analyze timing ... 
[11/20 16:43:51   419s] Analyze floorplan/placement ... 
[11/20 16:43:51   420s] Analysis Routing ...
[11/20 16:43:51   420s] Report saved in file summaryReport/z80_topzera.main.htm.ascii.
[11/20 16:43:51   420s] [DEV]innovus 34> report_summary --help

[11/20 16:43:57   420s] Usage: report_summary [-help] [-out_dir <string>] [-no_text  | -no_html ] [-out_file <string> | -no_text ] [-no_html  | -browser ] [-exclude_cells_for_density <string> | -exclude_inst_prefix <string>]
[11/20 16:43:57   420s] 
[11/20 16:43:57   420s] **ERROR: (IMPTCM-48):	"--help" is not a legal option for command "report_summary". Either the current option or an option prior to it is not specified correctly.
[11/20 16:43:57   420s] 
[11/20 16:43:57   420s] [DEV]innovus 35> report_summary -out_dir logs/summaryReport

[11/20 16:44:33   420s] Creating directory logs/summaryReport.
[11/20 16:44:33   420s] Start to collect the design information.
[11/20 16:44:33   420s] Build netlist information for Cell z80_topzera.
[11/20 16:44:33   420s] Finished collecting the design information.
[11/20 16:44:33   420s] Generating standard cells used in the design report.
[11/20 16:44:33   420s] Generating IO cells used in the design report.
[11/20 16:44:33   420s] Analyze library ... 
[11/20 16:44:33   420s] ** NOTE: Created directory path 'z80_topzera_via_layer_VIATP.htmlogs/summaryReport' for file 'z80_topzera_via_layer_VIATP.htmlogs/summaryReport/z80_topzera_via_layer_VIA4.htm'.
[11/20 16:44:33   420s] ** NOTE: Created directory path 'z80_topzera_via_layer_VIA4.htmlogs/summaryReport' for file 'z80_topzera_via_layer_VIA4.htmlogs/summaryReport/z80_topzera_via_layer_VIA3.htm'.
[11/20 16:44:33   420s] ** NOTE: Created directory path 'z80_topzera_via_layer_VIA3.htmlogs/summaryReport' for file 'z80_topzera_via_layer_VIA3.htmlogs/summaryReport/z80_topzera_via_layer_VIA2.htm'.
[11/20 16:44:34   420s] ** NOTE: Created directory path 'z80_topzera_via_layer_VIA2.htmlogs/summaryReport' for file 'z80_topzera_via_layer_VIA2.htmlogs/summaryReport/z80_topzera_via_layer_VIA1.htm'.
[11/20 16:44:34   420s] Analyze netlist ... 
[11/20 16:44:34   420s] Generate no-driven nets information report.
[11/20 16:44:34   420s] Generate multi-driven nets information report.
[11/20 16:44:34   420s] Analyze timing ... 
[11/20 16:44:34   420s] Analyze floorplan/placement ... 
[11/20 16:44:34   421s] Analysis Routing ...
[11/20 16:44:34   421s] Report saved in file logs/summaryReport/z80_topzera.main.htm.ascii.
[11/20 16:44:34   421s] [DEV]innovus 36> report_timing --help

[11/20 16:44:40   421s] **ERROR: (TCLCMD-981):	Unsupported extra argument '--help' in command 'report_timing'.
[11/20 16:44:40   421s] 
[11/20 16:44:40   421s] [DEV]innovus 37> report_timing -h

[11/20 16:44:44   421s] Usage: report_timing [-help] [-check_clocks]
[11/20 16:44:44   421s]                      [-check_type {setup hold clock_gating_setup clock_gating_hold clock_gating_pulse_width data_setup data_hold recovery removal pulse_width clock_period clock_separation skew}]
[11/20 16:44:44   421s]                      [-debug {unconstrained}] [-derate_summary] [-fields <column_list>] [-group <groupname_list>] [-max_delay <float>] [-max_slack <float>]
[11/20 16:44:44   421s]                      [-min_slack <float>] [-nets] [-output_format {text csv gtd}] [-path_exceptions {applied ignored all}]
[11/20 16:44:44   421s]                      [-path_type {endpoint summary full full_clock}] [-retime {aocv ssta path_slew_propagation aocv_path_slew_propagation waveform_propagation}]
[11/20 16:44:44   421s]                      [-retime_mode {path exhaustive}] [-sort_by {ssta_yield ssta_violation ssta_nsigma ssta_path_criticality}] [-split_delay]
[11/20 16:44:44   421s]                      [-ssta_criticality <integer>] [-ssta_jpdf] [-ssta_percentile <float>] [-ssta_sigma_multiplier <float>] [-unique_pins] [-view <viewName>]
[11/20 16:44:44   421s]                      [> <filename[.gz]>] [>> <filename[.gz]>] [-late | -early ] [-rise | -fall ] [-begin_end_pair | [[ -max_paths <integer>] [-nworst <integer>]]] [-unconstrained | -point_to_point ] [-collection | -tcl_list ] [-not_through <object_list> | -not_rise_through <object_list> | -not_fall_through <object_list>] [ [-from <pin_list> | -from_rise <pin_list> | -from_fall <pin_list>] [-through <pin_list> | -through_rise <pin_list> | -through_fall <pin_list>] [-to <pin_list> | -to_rise <pin_list> | -to_fall <pin_list>] ]
[11/20 16:44:44   421s] 
[11/20 16:44:44   421s] -help                                    # Prints out the command usage
[11/20 16:44:44   421s] -begin_end_pair                          # Reports all violating paths between unique source and target begin and end pins (bool, optional)
[11/20 16:44:44   421s] -check_clocks                            # Generates reports based on timing paths on the clock network instead of the standard timing to data endpoints
[11/20 16:44:44   421s]                                          # (bool, optional)
[11/20 16:44:44   421s] -check_type {setup hold clock_gating_setup clock_gating_hold clock_gating_pulse_width data_setup data_hold recovery removal pulse_width clock_period clock_separation skew}
[11/20 16:44:44   421s]                                          # Reports only the paths that end at the specified timing check (enum, optional)
[11/20 16:44:44   421s] -collection                              # Returns a collection of timing paths (bool, optional)
[11/20 16:44:44   421s] -debug {unconstrained}                   # Used for debugging various features of the path (enum, optional)
[11/20 16:44:44   421s] -derate_summary                          # Generates an LOCV derating summary table for the launch and capture paths, in addition to the timing report (bool, optional)
[11/20 16:44:44   421s] -early                                   # Generates the timing report for early paths (bool, optional)
[11/20 16:44:44   421s] -fall                                    # Reports the path with the falling edge on the endpoint (bool, optional)
[11/20 16:44:44   421s] -fields <column_list>                    # Formats the report according to the column_list (string, optional)
[11/20 16:44:44   421s] -from <pin_list>                         # Reports the paths going through specified from pins (string, optional)
[11/20 16:44:44   421s] -from_fall <pin_list>                    # Reports the paths going through falling transition of specified from pins (string, optional)
[11/20 16:44:44   421s] -from_rise <pin_list>                    # Reports the paths going through rising transition of specified from pins (string, optional)
[11/20 16:44:44   421s] -group <groupname_list>                  # Reports only paths contained in the groups specified in groupname_list (string, optional)
[11/20 16:44:44   421s] -late                                    # Generates the timing report for late paths (bool, optional)
[11/20 16:44:44   421s] -max_delay <float>                       # path delay limit for unconstrained paths (float, optional)
[11/20 16:44:44   421s] -max_paths <integer>                     # Reports the specified number of worst paths in the design, regardless of the endpoint (int, optional)
[11/20 16:44:44   421s] -max_slack <float>                       # Reports only those paths with slack equal to or less than the value of float are reported (float, optional)
[11/20 16:44:44   421s] -min_slack <float>                       # Reports only those paths whose slack is greater than the specified value (float, optional)
[11/20 16:44:44   421s] -nets                                    # Adds a row to the Timing Point field column to display the net names (bool, optional)
[11/20 16:44:44   421s] -not_fall_through <object_list>          # Reports paths that do not traverse through the falling transition of specified object list (string, optional)
[11/20 16:44:44   421s] -not_rise_through <object_list>          # Reports paths that do not traverse through the rising transition of specified object list (string, optional)
[11/20 16:44:44   421s] -not_through <object_list>               # Reports paths that do not traverse through the specified object list (string, optional)
[11/20 16:44:44   421s] -nworst <integer>                        # Specifies the number of paths to be enumerated for each endpoint (int, optional)
[11/20 16:44:44   421s] -output_format {text csv gtd}            # Generates detailed timing report in different format. (enum, optional)
[11/20 16:44:44   421s] -path_exceptions {applied ignored all}   # Includes information of path exceptions applied and considered for the reported path (enum, optional)
[11/20 16:44:44   421s] -path_type {endpoint summary full full_clock}
[11/20 16:44:44   421s]                                          # The path_type option lets you choose the format of the report by path type
[11/20 16:44:44   421s]                                          # (enum, optional)
[11/20 16:44:44   421s] -point_to_point                          # Traces the worst delay path between a pair of from-to pins (bool, optional)
[11/20 16:44:44   421s] -retime {aocv ssta path_slew_propagation aocv_path_slew_propagation waveform_propagation}
[11/20 16:44:44   421s]                                          # Reanalyzes the specified set of paths using the specified method (enum, optional)
[11/20 16:44:44   421s] -retime_mode {path exhaustive}           # Reanalyzes the specified set of paths using the specified method (enum, optional)
[11/20 16:44:44   421s] -rise                                    # Reports the path with the rising edge on the endpoint (bool, optional)
[11/20 16:44:44   421s] -sort_by {ssta_yield ssta_violation ssta_nsigma ssta_path_criticality}
[11/20 16:44:44   421s]                                          # Sorts the SSTA report in the specified order
[11/20 16:44:44   421s]                                          # (enum, optional)
[11/20 16:44:44   421s] -split_delay                             # Adds a row for the net arc (bool, optional)
[11/20 16:44:44   421s] -ssta_criticality <integer>              # Reports the top N pins with their criticalities and slack values at (mean-3sigma)  (int, optional)
[11/20 16:44:44   421s] -ssta_jpdf                               # Reports joint probability density function (JPDF) of all the paths in addition to individual path reporting (bool, optional)
[11/20 16:44:44   421s] -ssta_percentile <float>                 # yield target for SSTA reports (float, optional)
[11/20 16:44:44   421s] -ssta_sigma_multiplier <float>           # Reports N sigma value (Mean+N*sigma) of the slack (float, optional)
[11/20 16:44:44   421s] -tcl_list                                # Produces the report in Tcl list format instead of a tabular format (bool, optional)
[11/20 16:44:44   421s] -through <pin_list>                      # Reports the paths going through specified pins (string, optional)
[11/20 16:44:44   421s] -through_fall <pin_list>                 # Reports the paths going through falling transition of specified pins (string, optional)
[11/20 16:44:44   421s] -through_rise <pin_list>                 # Reports the paths going through rising transition of specified pins (string, optional)
[11/20 16:44:44   421s] -to <pin_list>                           # Reports the paths going through specified to pins (string, optional)
[11/20 16:44:44   421s] -to_fall <pin_list>                      # Reports the paths going through falling transition of specified to pins (string, optional)
[11/20 16:44:44   421s] -to_rise <pin_list>                      # Reports the paths going through rising transition of specified to pins (string, optional)
[11/20 16:44:44   421s] -unconstrained                           # Reports only the unconstrained paths (bool, optional)
[11/20 16:44:44   421s] -unique_pins                             # Reports paths through unique set of pins (bool, optional)
[11/20 16:44:44   421s] -view <viewName>                         # Generates a timing report for the specified analysis view only. By default all active views are analyzed (string, optional)
[11/20 16:44:44   421s] > <filename[.gz]>                        # Redirects output to specified file (redirect_operator, optional)
[11/20 16:44:44   421s] >> <filename[.gz]>                       # Redirects output to specified file (redirect_operator, optional)
[11/20 16:44:44   421s] 
[11/20 16:44:44   421s] 
[11/20 16:44:44   421s] [DEV]innovus 38> report_timing
###############################################################
[11/20 16:45:08   421s] #  Generated by:      Cadence Innovus 15.20-p005_1
[11/20 16:45:08   421s] #  OS:                Linux x86_64(Host ID ufrgs-server-09)
[11/20 16:45:08   421s] #  Generated on:      Tue Nov 20 16:45:08 2018
[11/20 16:45:08   421s] #  Design:            z80_topzera
[11/20 16:45:08   421s] #  Command:           report_timing
[11/20 16:45:08   421s] ###############################################################
[11/20 16:45:08   421s] Starting SI iteration 1 using Infinite Timing Windows
[11/20 16:45:08   421s] #################################################################################
[11/20 16:45:08   421s] # Design Stage: PostRoute
[11/20 16:45:08   421s] # Design Name: z80_topzera
[11/20 16:45:08   421s] # Design Mode: 90nm
[11/20 16:45:08   421s] # Analysis Mode: MMMC OCV 
[11/20 16:45:08   421s] # Parasitics Mode: SPEF/RCDB
[11/20 16:45:08   421s] # Signoff Settings: SI On 
[11/20 16:45:08   421s] #################################################################################
[11/20 16:45:08   421s] Setting infinite Tws ...
[11/20 16:45:08   421s] First Iteration Infinite Tw... 
[11/20 16:45:08   421s] Calculate early delays in OCV mode...
[11/20 16:45:08   421s] Calculate late delays in OCV mode...
[11/20 16:45:08   422s] Topological Sorting (CPU = 0:00:00.0, MEM = 3014.4M, InitMEM = 3014.4M)
[11/20 16:45:08   422s] **WARN: (IMPESI-3095):	Net: 'D[5]' has no receivers. SI analysis is not performed.
[11/20 16:45:08   422s] **WARN: (IMPESI-3095):	Net: 'D[3]' has no receivers. SI analysis is not performed.
[11/20 16:45:08   422s] **WARN: (IMPESI-3095):	Net: 'D[4]' has no receivers. SI analysis is not performed.
[11/20 16:45:08   422s] **WARN: (IMPESI-3095):	Net: 'D[5]' has no receivers. SI analysis is not performed.
[11/20 16:45:08   422s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:45:08   422s] **WARN: (IMPESI-3095):	Net: 'D[4]' has no receivers. SI analysis is not performed.
[11/20 16:45:08   422s] **WARN: (IMPESI-3095):	Net: 'D[0]' has no receivers. SI analysis is not performed.
[11/20 16:45:08   422s] **WARN: (IMPESI-3095):	Net: 'D[1]' has no receivers. SI analysis is not performed.
[11/20 16:45:08   422s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:45:08   422s] **WARN: (IMPESI-3095):	Net: 'D[0]' has no receivers. SI analysis is not performed.
[11/20 16:45:08   422s] **WARN: (IMPESI-3095):	Net: 'D[6]' has no receivers. SI analysis is not performed.
[11/20 16:45:08   422s] **WARN: (IMPESI-3095):	Net: 'D[7]' has no receivers. SI analysis is not performed.
[11/20 16:45:08   422s] **WARN: (IMPESI-3095):	Net: 'D[3]' has no receivers. SI analysis is not performed.
[11/20 16:45:08   422s] **WARN: (IMPESI-3095):	Net: 'D[6]' has no receivers. SI analysis is not performed.
[11/20 16:45:08   422s] **WARN: (IMPESI-3095):	Net: 'D[1]' has no receivers. SI analysis is not performed.
[11/20 16:45:08   422s] **WARN: (IMPESI-3095):	Net: 'D[7]' has no receivers. SI analysis is not performed.
[11/20 16:45:09   423s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:45:09   423s] **WARN: (IMPESI-3095):	Net: 'D[3]' has no receivers. SI analysis is not performed.
[11/20 16:45:09   423s] **WARN: (IMPESI-3095):	Net: 'D[2]' has no receivers. SI analysis is not performed.
[11/20 16:45:09   423s] **WARN: (IMPESI-3095):	Net: 'D[3]' has no receivers. SI analysis is not performed.
[11/20 16:45:09   423s] **WARN: (EMS-27):	Message (IMPESI-3095) has exceeded the current message display limit of 20.
[11/20 16:45:09   423s] To increase the message display limit, refer to the product command reference manual.
[11/20 16:45:09   425s] AAE_INFO-618: Total number of nets in the design is 2548,  100.0 percent of the nets selected for SI analysis
[11/20 16:45:09   425s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/20 16:45:09   425s] End delay calculation. (MEM=3004.4 CPU=0:00:03.0 REAL=0:00:01.0)
[11/20 16:45:09   425s] *** CDM Built up (cpu=0:00:03.6  real=0:00:01.0  mem= 3004.4M) ***
[11/20 16:45:09   425s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3004.4M)
[11/20 16:45:09   425s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/20 16:45:09   425s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3004.4M)
[11/20 16:45:09   425s] Starting SI iteration 2
[11/20 16:45:09   425s] Calculate early delays in OCV mode...
[11/20 16:45:09   425s] Calculate late delays in OCV mode...
[11/20 16:45:09   425s] AAE_INFO-618: Total number of nets in the design is 2548,  0.0 percent of the nets selected for SI analysis
[11/20 16:45:09   425s] End delay calculation. (MEM=3004.38 CPU=0:00:00.0 REAL=0:00:00.0)
[11/20 16:45:09   425s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3004.4M) ***
[11/20 16:45:09   425s] Path 1: MET (0.369 ns) Setup Check with Pin Z80_INST/address_pins__DFFE_apin_latch_reg[13]/CN->D 
[11/20 16:45:09   425s]              View:default_emulate_view
[11/20 16:45:09   425s]             Group:clock
[11/20 16:45:09   425s]        Startpoint:(R) Z80_INST/ir__opcode_reg[1]/C
[11/20 16:45:09   425s]             Clock:(R) clock
[11/20 16:45:09   425s]          Endpoint:(F) Z80_INST/address_pins__DFFE_apin_latch_reg[13]/D
[11/20 16:45:09   425s]             Clock:(F) clock
[11/20 16:45:09   425s]  
[11/20 16:45:09   425s]                            Capture             Launch
[11/20 16:45:09   425s]        Clock Edge:+         12.500              0.000
[11/20 16:45:09   425s]       Src Latency:+          0.000             -0.519
[11/20 16:45:09   425s]       Net Latency:+          0.555 (P)          0.512 (P)
[11/20 16:45:09   425s]           Arrival:=         13.055             -0.006
[11/20 16:45:09   425s]  
[11/20 16:45:09   425s]             Setup:-          0.367
[11/20 16:45:09   425s]     Required Time:=         12.688
[11/20 16:45:09   425s]      Launch Clock:-         -0.006
[11/20 16:45:09   425s]         Data Path:-         12.326
[11/20 16:45:09   425s]             Slack:=          0.369
[11/20 16:45:09   425s] 
[11/20 16:45:09   425s] #-----------------------------------------------------------------------------------------------------------------
[11/20 16:45:09   425s] # Timing Point                                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
[11/20 16:45:09   425s] #                                                                                            (ns)    (ns)     (ns)  
[11/20 16:45:09   425s] #-----------------------------------------------------------------------------------------------------------------
[11/20 16:45:09   425s]   Z80_INST/ir__opcode_reg[1]/C                      -      C       R     (arrival)      60  0.280       -   -0.006  
[11/20 16:45:09   425s]   Z80_INST/ir__opcode_reg[1]/Q                      -      C->Q    R     SDFRRQX1        9      -   0.697    0.691  
[11/20 16:45:09   425s]   Z80_INST/g5888/Q                                  -      B->Q    F     NA2X1           7  0.656   0.305    0.996  
[11/20 16:45:09   425s]   Z80_INST/g5832/Q                                  -      A->Q    R     NO3X1           2  0.424   0.238    1.234  
[11/20 16:45:09   425s]   Z80_INST/execute__g143717/Q                       -      A->Q    F     NO2X1           4  0.286   0.115    1.349  
[11/20 16:45:09   425s]   Z80_INST/execute__g143465/Q                       -      A->Q    R     NA2X1           5  0.198   0.749    2.098  
[11/20 16:45:09   425s]   Z80_INST/execute__g143289/Q                       -      A->Q    F     NA2X1           6  1.108   0.677    2.775  
[11/20 16:45:09   425s]   Z80_INST/execute__g143047/Q                       -      A->Q    R     AN22X1          2  0.845   0.274    3.048  
[11/20 16:45:09   425s]   Z80_INST/execute__g143790/Q                       -      C->Q    R     OA21X0          3  0.334   0.875    3.924  
[11/20 16:45:09   425s]   Z80_INST/execute__g142816/Q                       -      C->Q    R     OA21X0          3  0.912   0.651    4.575  
[11/20 16:45:09   425s]   Z80_INST/execute__g142748/Q                       -      AN->Q   R     NO4I2X1         1  0.748   0.327    4.902  
[11/20 16:45:09   425s]   Z80_INST/execute__g142734/Q                       -      D->Q    R     OA211X0         3  0.154   0.531    5.433  
[11/20 16:45:09   425s]   Z80_INST/execute__g142680/Q                       -      A->Q    R     AND2X1          3  0.539   0.215    5.648  
[11/20 16:45:09   425s]   Z80_INST/execute__g142665/Q                       -      A->Q    F     NA3X1           3  0.211   0.149    5.798  
[11/20 16:45:09   425s]   Z80_INST/execute__g142636/Q                       -      C->Q    R     AN21X1          2  0.367   0.200    5.997  
[11/20 16:45:09   425s]   Z80_INST/execute__g142562/Q                       -      C->Q    F     NA4I2X1         5  0.235   0.361    6.359  
[11/20 16:45:09   425s]   Z80_INST/execute__g142542/Q                       -      A->Q    R     NO6X0           1  0.237   0.628    6.986  
[11/20 16:45:09   425s]   Z80_INST/execute__g142519/Q                       -      B->Q    F     NA3X1           1  0.416   0.119    7.105  
[11/20 16:45:09   425s]   Z80_INST/g5761/Q                                  -      A->Q    R     EN2X1           4  0.169   0.349    7.455  
[11/20 16:45:09   425s]   Z80_INST/execute__g25948/Q                        -      A->Q    F     ON211X1         2  0.540   0.157    7.612  
[11/20 16:45:09   425s]   Z80_INST/g5760/Q                                  -      AN->Q   F     NO2I1X1         2  0.221   0.211    7.823  
[11/20 16:45:09   425s]   Z80_INST/g5758/Q                                  -      C->Q    R     AN22X1          1  0.161   0.123    7.946  
[11/20 16:45:09   425s]   Z80_INST/g5756/Q                                  -      A->Q    F     NA2X1           3  0.203   0.144    8.090  
[11/20 16:45:09   425s]   Z80_INST/alu_/g712/Q                              -      D->Q    R     AN221X1         2  0.196   0.220    8.310  
[11/20 16:45:09   425s]   Z80_INST/alu_/g709/Q                              -      A->Q    F     NO2X1           3  0.305   0.095    8.405  
[11/20 16:45:09   425s]   Z80_INST/alu_/g685/Q                              -      C->Q    F     OA32X0          1  0.156   0.437    8.843  
[11/20 16:45:09   425s]   Z80_INST/alu_/g684/Q                              -      D->Q    F     AO31X0          3  0.160   0.427    9.270  
[11/20 16:45:09   425s]   Z80_INST/alu_/g47/Q                               -      A->Q    F     BTHX0           1  0.297   0.619    9.889  
[11/20 16:45:09   425s]   Z80_INST/FE_MDBC0_g630/Q                          -      A->Q    F     BUX1            6  0.807   0.358   10.246  
[11/20 16:45:09   425s]   Z80_INST/alu_/g681/Q                              -      A->Q    R     INX1            1  0.222   0.093   10.340  
[11/20 16:45:09   425s]   Z80_INST/alu_/g15/Q                               -      A->Q    F     ITHX1           5  0.100   0.176   10.516  
[11/20 16:45:09   425s]   Z80_INST/reg_file__cdn_loop_breaker197/Q          -      A->Q    F     BUX0            1  1.396   0.483   10.999  
[11/20 16:45:09   425s]   Z80_INST/reg_file__g174/Q                         -      A->Q    F     BTHX4          13  0.165   0.248   11.248  
[11/20 16:45:09   425s]   Z80_INST/g5693/Q                                  -      A->Q    R     INX1            2  0.626   0.187   11.434  
[11/20 16:45:09   425s]   Z80_INST/reg_file__g142/Q                         -      A->Q    F     ITLX1           4  0.198   0.155   11.589  
[11/20 16:45:09   425s]   Z80_INST/address_latch__g546/Q                    -      AN->Q   F     NO2I1X1         2  0.248   0.186   11.775  
[11/20 16:45:09   425s]   Z80_INST/address_latch__g521/Q                    -      IN0->Q  F     MU2X0           1  0.275   0.259   12.035  
[11/20 16:45:09   425s]   Z80_INST/address_latch__g503/Q                    -      IN0->Q  F     MU2X0           1  0.132   0.285   12.320  
[11/20 16:45:09   425s]   Z80_INST/address_pins__DFFE_apin_latch_reg[13]/D  -      D       F     SDFFQX0         1  0.199   0.000   12.320  
[11/20 16:45:09   425s] #-----------------------------------------------------------------------------------------------------------------
[11/20 16:45:09   425s] 
[11/20 16:45:09   425s] [DEV]innovus 39> exit

[11/20 16:45:49   426s] *** Memory Usage v#1 (Current mem = 2307.215M, initial mem = 175.523M) ***
[11/20 16:45:49   426s] 
[11/20 16:45:49   426s] *** Summary of all messages that are not suppressed in this session:
[11/20 16:45:49   426s] Severity  ID               Count  Summary                                  
[11/20 16:45:49   426s] WARNING   IMPLF-200          434  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/20 16:45:49   426s] WARNING   IMPLF-201          362  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/20 16:45:49   426s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/20 16:45:49   426s] WARNING   IMPFP-3961           1  The techSite '%s' has no related cells i...
[11/20 16:45:49   426s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[11/20 16:45:49   426s] WARNING   IMPTS-282           30  Cell '%s' is not a level shifter cell bu...
[11/20 16:45:49   426s] WARNING   IMPEXT-6197         18  The Cap table file is not specified. Thi...
[11/20 16:45:49   426s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[11/20 16:45:49   426s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[11/20 16:45:49   426s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[11/20 16:45:49   426s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[11/20 16:45:49   426s] WARNING   IMPEXT-3530         18  The process node is not set. Use the com...
[11/20 16:45:49   426s] WARNING   IMPEXT-3032          4  Because the cap table file was not provi...
[11/20 16:45:49   426s] WARNING   IMPVL-159         1620  Pin '%s' of cell '%s' is defined in LEF ...
[11/20 16:45:49   426s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/20 16:45:49   426s] WARNING   IMPESI-3095        160  Net: '%s' has no receivers. SI analysis ...
[11/20 16:45:49   426s] WARNING   IMPPP-4055           1  The run time of add_stripes will degrade...
[11/20 16:45:49   426s] WARNING   IMPPP-4063           1  Multi-CPU is set to 4 in add_stripes.  W...
[11/20 16:45:49   426s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[11/20 16:45:49   426s] WARNING   IMPSP-5213           1  Option -fitGap is set to true when one s...
[11/20 16:45:49   426s] WARNING   IMPSP-5217           1  add_fillers command is running on a post...
[11/20 16:45:49   426s] WARNING   IMPSP-5219          31  There is no any metal geometry in filler...
[11/20 16:45:49   426s] WARNING   IMPSP-9100           2  Scan chains exist in this design but -ig...
[11/20 16:45:49   426s] WARNING   IMPOPT-7098          4  WARNING: %s is an undriven net with %d f...
[11/20 16:45:49   426s] WARNING   IMPCCOPT-1041        4  The cts_source_output_max_transition_tim...
[11/20 16:45:49   426s] WARNING   IMPCCOPT-1304        1  Net %s unexpectedly has no routing prese...
[11/20 16:45:49   426s] WARNING   IMPCCOPT-1182        6  The cts_clock_gating_cells property has ...
[11/20 16:45:49   426s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[11/20 16:45:49   426s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[11/20 16:45:49   426s] *** Message Summary: 2720 warning(s), 1 error(s)
[11/20 16:45:49   426s] 
[11/20 16:45:49   426s] --- Ending "Innovus" (totcpu=0:06:50, real=0:13:21, mem=2307.2M) ---
