{
  "programMode": "ram",
  "board": "tangnano9k",
  "name": "verilog",
  "constraintsFile": "tangnano9k.cst",
  "top": "top"
}
