{"raw":{},"required":["Filename","Size"],"package":"yosys","source":"yosys (0.9-1)","version":"0.9-1+b1","section":"electronics","priority":"optional","architecture":"amd64","depends":["libc6 (>= 2.29)","libffi7 (>= 3.3~20180313)","libgcc1 (>= 1:3.0)","libreadline8 (>= 6.0)","libstdc++6 (>= 9)","libtcl8.6 (>= 8.6.0)","python3:any","berkeley-abc (>= 1.01+20161002hgeb6eca6+dfsg)","xdot"],"installedSize":7812,"maintainer":"Debian Science Maintainers <debian-science-maintainers@lists.alioth.debian.org>","description":"Framework for Verilog RTL synthesis","homepage":"http://www.clifford.at/yosys","filename":"pool/main/y/yosys/yosys_0.9-1+b1_amd64.deb","size":2127600,"md5":"56dbae0f9739e6faf0a3261d347bc37c","sha256":"0cc9b0b7b167394a7f66564eb640b1359777aa1dd7b79ba474bcc0324cd62f94","descriptionMd5":"b4a38d1bfabb13bedbd16816bf4105ab"}