/*
 * iaxxx-register-defs-pctrl.h
 *
 * Copyright (c) 2018 Knowles, inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/**********************************************************
 * This file is generated by running a format script
 * on header files shared by Firmware.
 *
 * DO NOT EDIT.
 *
 *********************************************************/

#ifndef __IAXXX_REGISTER_DEFS_PCTRL_H__
#define __IAXXX_REGISTER_DEFS_PCTRL_H__

/*** The base address for this set of registers ***/
#define IAXXX_PCTRL_REGS_ADDR (0x40021000)

/*** PCTRL_DMX_INTR_RAW_STS0 (0x40021000) ***/
/*
 * Status for raw interrupt(s) to DMX.  Status for equivalent unmasked
 * interrupt(s) is in the <a
 * href="#D4080.PCTRL.DMX_INTR_STS0">PCTRL:DMX_INTR_STS0</a> register, which
 * generates the actual DMX interrupt.
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_ADDR (0x40021000)
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_MASK_VAL 0x5f333ff0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_RMASK_VAL 0x5f333ff0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WMASK_VAL 0x5a000ff0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_RESET_VAL 0x00000000

/*
 * Raw status for WCPT0_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 3.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 0 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT0_PRIO2_MASK 0x00000010
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT0_PRIO2_POS 4
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT0_PRIO2_DECL 4

/*
 * Raw status for WCPT1_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 3.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 1 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT1_PRIO2_MASK 0x00000020
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT1_PRIO2_POS 5
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT1_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT1_PRIO2_DECL 5

/*
 * Raw status for WCPT2_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 3.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 2 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT2_PRIO2_MASK 0x00000040
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT2_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT2_PRIO2_POS 6
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT2_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT2_PRIO2_DECL 6

/*
 * Raw status for WCPT3_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 3.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 3 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT3_PRIO2_MASK 0x00000080
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT3_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT3_PRIO2_POS 7
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT3_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_WCPT3_PRIO2_DECL 7

/*
 * Raw status for STMR0_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 3.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR0_PRIO2_MASK 0x00000100
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR0_PRIO2_POS 8
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR0_PRIO2_DECL 8

/*
 * Raw status for STMR1_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 3.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR1_PRIO2_MASK 0x00000200
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR1_PRIO2_POS 9
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR1_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR1_PRIO2_DECL 9

/*
 * Raw status for STMR2_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 3.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 2 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR2_PRIO2_MASK 0x00000400
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR2_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR2_PRIO2_POS 10
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR2_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR2_PRIO2_DECL 10

/*
 * Raw status for STMR3_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 3.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 3 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR3_PRIO2_MASK 0x00000800
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR3_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR3_PRIO2_POS 11
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR3_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_STMR3_PRIO2_DECL 11

/*
 * Raw status for I2C0_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 4.
 * All Interrupts are Level pass-through.
 * Raw Status for I2C0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_I2C0_PRIO2_MASK 0x00001000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_I2C0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_I2C0_PRIO2_POS 12
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_I2C0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_I2C0_PRIO2_DECL 12

/*
 * Raw status for I2C1_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 4.
 * All Interrupts are Level pass-through.
 * Raw Status for I2C1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_I2C1_PRIO2_MASK 0x00002000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_I2C1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_I2C1_PRIO2_POS 13
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_I2C1_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_I2C1_PRIO2_DECL 13

/*
 * Raw status for UART0_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 5.
 * All Interrupts are Level pass-through.
 * Raw Status for UART0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_UART0_PRIO2_MASK 0x00010000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_UART0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_UART0_PRIO2_POS 16
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_UART0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_UART0_PRIO2_DECL 16

/*
 * Raw status for UART1_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 5.
 * All Interrupts are Level pass-through.
 * Raw Status for UART1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_UART1_PRIO2_MASK 0x00020000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_UART1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_UART1_PRIO2_POS 17
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_UART1_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_UART1_PRIO2_DECL 17

/*
 * Raw status for SPI0_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 6.
 * All Interrupts are Level pass-through.
 * Raw Status for SPI0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_SPI0_PRIO2_MASK 0x00100000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_SPI0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_SPI0_PRIO2_POS 20
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_SPI0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_SPI0_PRIO2_DECL 20

/*
 * Raw status for SPI1_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 6.
 * All Interrupts are Level pass-through.
 * Raw Status for SPI1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_SPI1_PRIO2_MASK 0x00200000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_SPI1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_SPI1_PRIO2_POS 21
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_SPI1_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_SPI1_PRIO2_DECL 21

/*
 * Raw status for ARDBEG_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 6.
 * All Interrupts are Level pass-through.
 * Raw Status for Ardbeg interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_ARDBEG_PRIO2_MASK 0x01000000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_ARDBEG_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_ARDBEG_PRIO2_POS 24
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_ARDBEG_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_ARDBEG_PRIO2_DECL 24

/*
 * Raw status for DMAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 7.
 * All Interrupts are Latched level.
 * Raw Status for DMAC interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_DMAC_PRIO2_MASK 0x02000000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_DMAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_DMAC_PRIO2_POS 25
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_DMAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_DMAC_PRIO2_DECL 25

/*
 * Raw status for GPIO_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 8.
 * All Interrupts are Level pass-through.
 * Raw Status for GPIO interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_GPIO_PRIO2_MASK 0x04000000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_GPIO_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_GPIO_PRIO2_POS 26
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_GPIO_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_GPIO_PRIO2_DECL 26

/*
 * Raw status for REG_TRIG_DMX_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 9.
 * All Interrupts are Latched level.
 * Raw Status for Register trigger for interrupt to DMX (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_REG_TRIG_DMX_PRIO2_MASK 0x08000000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_REG_TRIG_DMX_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_REG_TRIG_DMX_PRIO2_POS 27
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_REG_TRIG_DMX_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_REG_TRIG_DMX_PRIO2_DECL 27

/*
 * Raw status for HMD2DMX_IPC0_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 9.
 * All Interrupts are Latched level.
 * Raw Status for HMD to DMX IPC0 interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_HMD2DMX_IPC0_PRIO2_MASK 0x10000000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_HMD2DMX_IPC0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_HMD2DMX_IPC0_PRIO2_POS 28
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_HMD2DMX_IPC0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_HMD2DMX_IPC0_PRIO2_DECL 28

/*
 * Raw status for HMD_WAITI_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 9.
 * All Interrupts are Latched level.
 * Raw Status for HMD Waiti interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_HMD_WAITI_PRIO2_MASK 0x40000000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_HMD_WAITI_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_HMD_WAITI_PRIO2_POS 30
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_HMD_WAITI_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS0_HMD_WAITI_PRIO2_DECL 30

/*** PCTRL_DMX_INTR_RAW_STS1 (0x40021004) ***/
/*
 * Status for raw interrupt(s) to DMX.  Status for equivalent unmasked
 * interrupt(s) is in the <a
 * href="#D4080.PCTRL.DMX_INTR_STS1">PCTRL:DMX_INTR_STS1</a> register, which
 * generates the actual DMX interrupt.
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_ADDR (0x40021004)
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_MASK_VAL 0x007fff3f
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_RMASK_VAL 0x007fff3f
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_WMASK_VAL 0x0003603c
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_RESET_VAL 0x00000000

/*
 * Raw status for DMAC_PAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Raw Status for Unauthorized access to DMAC registers (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMAC_PAC_PRIO2_MASK 0x00000001
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMAC_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMAC_PAC_PRIO2_POS 0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMAC_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMAC_PAC_PRIO2_DECL 0

/*
 * Raw status for GLBL_PAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Raw Status for Unauthorized access error to global memory (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_GLBL_PAC_PRIO2_MASK 0x00000002
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_GLBL_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_GLBL_PAC_PRIO2_POS 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_GLBL_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_GLBL_PAC_PRIO2_DECL 1

/*
 * Raw status for HMD_PAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Raw Status for HMD PAC exception error (Because of inbound accesses to DMX
 * from other cores) (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_PAC_PRIO2_MASK 0x00000004
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_PAC_PRIO2_POS 2
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_PAC_PRIO2_DECL 2

/*
 * Raw status for DMX_PAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Raw Status for DMX PAC exception error (Because of inbound accesses to DMX
 * from other cores) (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_PAC_PRIO2_MASK 0x00000008
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_PAC_PRIO2_POS 3
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_PAC_PRIO2_DECL 3

/*
 * Raw status for HMD_MAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Raw Status for HMD MAC exception error (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_MAC_PRIO2_MASK 0x00000010
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_MAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_MAC_PRIO2_POS 4
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_MAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_MAC_PRIO2_DECL 4

/*
 * Raw status for DMX_MAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Raw Status for DMX MAC exception error (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_MAC_PRIO2_MASK 0x00000020
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_MAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_MAC_PRIO2_POS 5
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_MAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_MAC_PRIO2_DECL 5

/*
 * Raw status for H2P0_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Raw Status for Unauthorized access to H2P0 peripherals (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P0_PRIO2_MASK 0x00000100
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P0_PRIO2_POS 8
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P0_PRIO2_DECL 8

/*
 * Raw status for H2P1_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Raw Status for Unauthorized access to H2P1 peripherals (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P1_PRIO2_MASK 0x00000200
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P1_PRIO2_POS 9
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P1_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P1_PRIO2_DECL 9

/*
 * Raw status for H2P2_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Raw Status for Unauthorized access to H2P2 peripherals (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P2_PRIO2_MASK 0x00000400
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P2_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P2_PRIO2_POS 10
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P2_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P2_PRIO2_DECL 10

/*
 * Raw status for H2P3_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Raw Status for Unauthorized access to H2P3 peripherals (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P3_PRIO2_MASK 0x00000800
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P3_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P3_PRIO2_POS 11
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P3_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2P3_PRIO2_DECL 11

/*
 * Raw status for H2X_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Raw Status for Unauthorized access error to XLMI over AHB bus. There is no
 * access protection over XLMI interface (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2X_PRIO2_MASK 0x00001000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2X_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2X_PRIO2_POS 12
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2X_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_H2X_PRIO2_DECL 12

/*
 * Raw status for HMD_HRESP_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Raw Status for HMD's HRESP error interrupt for writes (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_HRESP_PRIO2_MASK 0x00002000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_HRESP_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_HRESP_PRIO2_POS 13
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_HRESP_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_HRESP_PRIO2_DECL 13

/*
 * Raw status for DMX_HRESP_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Raw Status for DMX's HRESP error interrupt for writes (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_HRESP_PRIO2_MASK 0x00004000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_HRESP_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_HRESP_PRIO2_POS 14
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_HRESP_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_HRESP_PRIO2_DECL 14

/*
 * Raw status for PREADY_ERR_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Raw Status for CNRx's PREADY error interrupt for writes (PRIO2 C Callable)
 *
 Software must read all ERR_PADDR registers to know the source of this
 * interrupt as all interrupts are merged together and presented to PCTRL.
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_PREADY_ERR_PRIO2_MASK 0x00008000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_PREADY_ERR_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_PREADY_ERR_PRIO2_POS 15
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_PREADY_ERR_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_PREADY_ERR_PRIO2_DECL 15

/*
 * Raw status for APLL_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Latched level.
 * Raw Status for APLL Lock-to-Unlock and Unlock-to-Lock interrupt (PRIO2 C
 * Callable)
 *
 Software must clear the RAW_STS before unmasking APLL_PRIO2 interrupt to
 * prevent reporting of a past event.
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_APLL_PRIO2_MASK 0x00010000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_APLL_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_APLL_PRIO2_POS 16
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_APLL_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_APLL_PRIO2_DECL 16

/*
 * Raw status for MPLL_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Latched level.
 * Raw Status for MPLL Lock-to-Unlock and Unlock-to-Lock interrupt (PRIO2 C
 * Callable)
 *
 Software must clear the RAW_STS before unmasking MPLL_PRIO2 interrupt to
 * prevent reporting of a past event.
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_MPLL_PRIO2_MASK 0x00020000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_MPLL_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_MPLL_PRIO2_POS 17
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_MPLL_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_MPLL_PRIO2_DECL 17

/*
 * Raw status for CLK_DETECT_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Level pass-through.
 * Raw Status for Clock detection interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_CLK_DETECT_PRIO2_MASK 0x00040000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_CLK_DETECT_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_CLK_DETECT_PRIO2_POS 18
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_CLK_DETECT_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_CLK_DETECT_PRIO2_DECL 18

/*
 * Raw status for PLL_SWITCH_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Level pass-through.
 * Raw Status for PLL clock switch interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_PLL_SWITCH_PRIO2_MASK 0x00080000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_PLL_SWITCH_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_PLL_SWITCH_PRIO2_POS 19
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_PLL_SWITCH_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_PLL_SWITCH_PRIO2_DECL 19

/*
 * Raw status for HMD_DLS_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Level pass-through.
 * Raw Status for Audio Fabric Dead Line Scheduler interrupt to HMD (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_DLS_PRIO2_MASK 0x00100000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_DLS_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_DLS_PRIO2_POS 20
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_DLS_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_HMD_DLS_PRIO2_DECL 20

/*
 * Raw status for DMX_DLS_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Level pass-through.
 * Raw Status for Audio Fabric Dead Line Scheduler interrupt to DMX (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_DLS_PRIO2_MASK 0x00200000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_DLS_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_DLS_PRIO2_POS 21
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_DLS_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_DMX_DLS_PRIO2_DECL 21

/*
 * Raw status for AF_ERR_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Level pass-through.
 * Raw Status for Audio Fabric Channel Error interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_AF_ERR_PRIO2_MASK 0x00400000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_AF_ERR_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_AF_ERR_PRIO2_POS 22
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_AF_ERR_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS1_AF_ERR_PRIO2_DECL 22

/*** PCTRL_DMX_INTR_RAW_STS2 (0x40021008) ***/
/*
 * Status for raw interrupt(s) to DMX.  Status for equivalent unmasked
 * interrupt(s) is in the <a
 * href="#D4080.PCTRL.DMX_INTR_STS2">PCTRL:DMX_INTR_STS2</a> register, which
 * generates the actual DMX interrupt.
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_ADDR (0x40021008)
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_MASK_VAL 0x57333ff1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_RMASK_VAL 0x57333ff1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WMASK_VAL 0x52000ff1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_RESET_VAL 0x00000000

/*
 * Raw status for REG_TRIG_DMX_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 12.
 * All Interrupts are Latched level.
 * Raw Status for Register trigger for interrupt to DMX (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_REG_TRIG_DMX_PRIO3_MASK 0x00000001
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_REG_TRIG_DMX_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_REG_TRIG_DMX_PRIO3_POS 0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_REG_TRIG_DMX_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_REG_TRIG_DMX_PRIO3_DECL 0

/*
 * Raw status for WCPT0_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 13.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 0 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT0_PRIO3_MASK 0x00000010
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT0_PRIO3_POS 4
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT0_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT0_PRIO3_DECL 4

/*
 * Raw status for WCPT1_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 13.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 1 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT1_PRIO3_MASK 0x00000020
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT1_PRIO3_POS 5
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT1_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT1_PRIO3_DECL 5

/*
 * Raw status for WCPT2_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 13.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 2 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT2_PRIO3_MASK 0x00000040
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT2_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT2_PRIO3_POS 6
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT2_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT2_PRIO3_DECL 6

/*
 * Raw status for WCPT3_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 13.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 3 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT3_PRIO3_MASK 0x00000080
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT3_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT3_PRIO3_POS 7
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT3_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_WCPT3_PRIO3_DECL 7

/*
 * Raw status for STMR0_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 13.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR0_PRIO3_MASK 0x00000100
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR0_PRIO3_POS 8
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR0_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR0_PRIO3_DECL 8

/*
 * Raw status for STMR1_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 13.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR1_PRIO3_MASK 0x00000200
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR1_PRIO3_POS 9
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR1_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR1_PRIO3_DECL 9

/*
 * Raw status for STMR2_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 13.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 2 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR2_PRIO3_MASK 0x00000400
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR2_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR2_PRIO3_POS 10
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR2_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR2_PRIO3_DECL 10

/*
 * Raw status for STMR3_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 13.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 3 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR3_PRIO3_MASK 0x00000800
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR3_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR3_PRIO3_POS 11
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR3_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_STMR3_PRIO3_DECL 11

/*
 * Raw status for I2C0_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 14.
 * All Interrupts are Level pass-through.
 * Raw Status for I2C0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_I2C0_PRIO3_MASK 0x00001000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_I2C0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_I2C0_PRIO3_POS 12
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_I2C0_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_I2C0_PRIO3_DECL 12

/*
 * Raw status for I2C1_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 14.
 * All Interrupts are Level pass-through.
 * Raw Status for I2C1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_I2C1_PRIO3_MASK 0x00002000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_I2C1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_I2C1_PRIO3_POS 13
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_I2C1_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_I2C1_PRIO3_DECL 13

/*
 * Raw status for UART0_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 15.
 * All Interrupts are Level pass-through.
 * Raw Status for UART0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_UART0_PRIO3_MASK 0x00010000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_UART0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_UART0_PRIO3_POS 16
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_UART0_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_UART0_PRIO3_DECL 16

/*
 * Raw status for UART1_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 15.
 * All Interrupts are Level pass-through.
 * Raw Status for UART1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_UART1_PRIO3_MASK 0x00020000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_UART1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_UART1_PRIO3_POS 17
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_UART1_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_UART1_PRIO3_DECL 17

/*
 * Raw status for SPI0_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 16.
 * All Interrupts are Level pass-through.
 * Raw Status for SPI0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_SPI0_PRIO3_MASK 0x00100000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_SPI0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_SPI0_PRIO3_POS 20
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_SPI0_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_SPI0_PRIO3_DECL 20

/*
 * Raw status for SPI1_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 16.
 * All Interrupts are Level pass-through.
 * Raw Status for SPI1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_SPI1_PRIO3_MASK 0x00200000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_SPI1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_SPI1_PRIO3_POS 21
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_SPI1_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_SPI1_PRIO3_DECL 21

/*
 * Raw status for ARDBEG_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 16.
 * All Interrupts are Level pass-through.
 * Raw Status for Ardbeg interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_ARDBEG_PRIO3_MASK 0x01000000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_ARDBEG_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_ARDBEG_PRIO3_POS 24
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_ARDBEG_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_ARDBEG_PRIO3_DECL 24

/*
 * Raw status for DMAC_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 17.
 * All Interrupts are Latched level.
 * Raw Status for DMAC interrupt (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_DMAC_PRIO3_MASK 0x02000000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_DMAC_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_DMAC_PRIO3_POS 25
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_DMAC_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_DMAC_PRIO3_DECL 25

/*
 * Raw status for GPIO_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 18.
 * All Interrupts are Level pass-through.
 * Raw Status for GPIO interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_GPIO_PRIO3_MASK 0x04000000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_GPIO_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_GPIO_PRIO3_POS 26
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_GPIO_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_GPIO_PRIO3_DECL 26

/*
 * Raw status for HMD2DMX_IPC1_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 19.
 * All Interrupts are Latched level.
 * Raw Status for HMD to DMX IPC1 interrupt (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_HMD2DMX_IPC1_PRIO3_MASK 0x10000000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_HMD2DMX_IPC1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_HMD2DMX_IPC1_PRIO3_POS 28
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_HMD2DMX_IPC1_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_HMD2DMX_IPC1_PRIO3_DECL 28

/*
 * Raw status for HMD_WAITI_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 19.
 * All Interrupts are Latched level.
 * Raw Status for HMD Waiti interrupt (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_HMD_WAITI_PRIO3_MASK 0x40000000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_HMD_WAITI_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_HMD_WAITI_PRIO3_POS 30
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_HMD_WAITI_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS2_HMD_WAITI_PRIO3_DECL 30

/*** PCTRL_DMX_INTR_RAW_STS3 (0x4002100c) ***/
/*
 * Status for raw interrupt(s) to DMX.  Status for equivalent unmasked
 * interrupt(s) is in the <a
 * href="#D4080.PCTRL.DMX_INTR_STS3">PCTRL:DMX_INTR_STS3</a> register, which
 * generates the actual DMX interrupt.
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_ADDR (0x4002100c)
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_MASK_VAL 0x57333ff0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_RMASK_VAL 0x57333ff0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WMASK_VAL 0x52000ff0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_RESET_VAL 0x00000000

/*
 * Raw status for WCPT0_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 21.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 0 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT0_PRIO4_MASK 0x00000010
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT0_PRIO4_POS 4
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT0_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT0_PRIO4_DECL 4

/*
 * Raw status for WCPT1_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 21.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 1 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT1_PRIO4_MASK 0x00000020
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT1_PRIO4_POS 5
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT1_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT1_PRIO4_DECL 5

/*
 * Raw status for WCPT2_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 21.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 2 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT2_PRIO4_MASK 0x00000040
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT2_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT2_PRIO4_POS 6
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT2_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT2_PRIO4_DECL 6

/*
 * Raw status for WCPT3_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 21.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 3 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT3_PRIO4_MASK 0x00000080
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT3_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT3_PRIO4_POS 7
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT3_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_WCPT3_PRIO4_DECL 7

/*
 * Raw status for STMR0_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 21.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR0_PRIO4_MASK 0x00000100
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR0_PRIO4_POS 8
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR0_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR0_PRIO4_DECL 8

/*
 * Raw status for STMR1_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 21.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR1_PRIO4_MASK 0x00000200
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR1_PRIO4_POS 9
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR1_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR1_PRIO4_DECL 9

/*
 * Raw status for STMR2_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 21.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 2 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR2_PRIO4_MASK 0x00000400
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR2_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR2_PRIO4_POS 10
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR2_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR2_PRIO4_DECL 10

/*
 * Raw status for STMR3_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 21.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 3 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR3_PRIO4_MASK 0x00000800
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR3_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR3_PRIO4_POS 11
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR3_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_STMR3_PRIO4_DECL 11

/*
 * Raw status for I2C0_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 22.
 * All Interrupts are Level pass-through.
 * Raw Status for I2C0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_I2C0_PRIO4_MASK 0x00001000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_I2C0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_I2C0_PRIO4_POS 12
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_I2C0_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_I2C0_PRIO4_DECL 12

/*
 * Raw status for I2C1_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 22.
 * All Interrupts are Level pass-through.
 * Raw Status for I2C1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_I2C1_PRIO4_MASK 0x00002000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_I2C1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_I2C1_PRIO4_POS 13
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_I2C1_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_I2C1_PRIO4_DECL 13

/*
 * Raw status for UART0_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 23.
 * All Interrupts are Level pass-through.
 * Raw Status for UART0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_UART0_PRIO4_MASK 0x00010000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_UART0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_UART0_PRIO4_POS 16
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_UART0_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_UART0_PRIO4_DECL 16

/*
 * Raw status for UART1_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 23.
 * All Interrupts are Level pass-through.
 * Raw Status for UART1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_UART1_PRIO4_MASK 0x00020000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_UART1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_UART1_PRIO4_POS 17
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_UART1_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_UART1_PRIO4_DECL 17

/*
 * Raw status for SPI0_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 24.
 * All Interrupts are Level pass-through.
 * Raw Status for SPI0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_SPI0_PRIO4_MASK 0x00100000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_SPI0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_SPI0_PRIO4_POS 20
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_SPI0_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_SPI0_PRIO4_DECL 20

/*
 * Raw status for SPI1_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 24.
 * All Interrupts are Level pass-through.
 * Raw Status for SPI1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_SPI1_PRIO4_MASK 0x00200000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_SPI1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_SPI1_PRIO4_POS 21
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_SPI1_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_SPI1_PRIO4_DECL 21

/*
 * Raw status for ARDBEG_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 24.
 * All Interrupts are Level pass-through.
 * Raw Status for Ardbeg interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_ARDBEG_PRIO4_MASK 0x01000000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_ARDBEG_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_ARDBEG_PRIO4_POS 24
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_ARDBEG_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_ARDBEG_PRIO4_DECL 24

/*
 * Raw status for DMAC_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 25.
 * All Interrupts are Latched level.
 * Raw Status for DMAC interrupt (PRIO4 non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_DMAC_PRIO4_MASK 0x02000000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_DMAC_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_DMAC_PRIO4_POS 25
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_DMAC_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_DMAC_PRIO4_DECL 25

/*
 * Raw status for GPIO_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 26.
 * All Interrupts are Level pass-through.
 * Raw Status for GPIO interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_GPIO_PRIO4_MASK 0x04000000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_GPIO_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_GPIO_PRIO4_POS 26
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_GPIO_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_GPIO_PRIO4_DECL 26

/*
 * Raw status for HMD2DMX_IPC0_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 27.
 * All Interrupts are Latched level.
 * Raw Status for HMD to DMX IPC0 interrupt (PRIO4 non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_HMD2DMX_IPC0_PRIO4_MASK 0x10000000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_HMD2DMX_IPC0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_HMD2DMX_IPC0_PRIO4_POS 28
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_HMD2DMX_IPC0_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_HMD2DMX_IPC0_PRIO4_DECL 28

/*
 * Raw status for HMD_WAITI_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 27.
 * All Interrupts are Latched level.
 * Raw Status for HMD Waiti interrupt (PRIO4 non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_HMD_WAITI_PRIO4_MASK 0x40000000
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_HMD_WAITI_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_HMD_WAITI_PRIO4_POS 30
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_HMD_WAITI_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS3_HMD_WAITI_PRIO4_DECL 30

/*** PCTRL_DMX_INTR_RAW_STS4 (0x40021010) ***/
/*
 * Status for raw interrupt(s) to DMX.  Status for equivalent unmasked
 * interrupt(s) is in the <a
 * href="#D4080.PCTRL.DMX_INTR_STS4">PCTRL:DMX_INTR_STS4</a> register, which
 * generates the actual DMX interrupt.
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_ADDR (0x40021010)
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_MASK_VAL 0x00000f31
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_RMASK_VAL 0x00000f31
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_WMASK_VAL 0x00000f01
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_RESET_VAL 0x00000000

/*
 * Raw status for DMAC_PRIO5 interrupt(s) mapped to priority level 5,
 * interrupt 29.
 * All Interrupts are Latched level.
 * Raw Status for DMAC interrupt (PRIO5 non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_DMAC_PRIO5_MASK 0x00000001
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_DMAC_PRIO5_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_DMAC_PRIO5_POS 0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_DMAC_PRIO5_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_DMAC_PRIO5_DECL 0

/*
 * Raw status for HMD_DLS_PRIO5 interrupt(s) mapped to priority level 5,
 * interrupt 30.
 * All Interrupts are Level pass-through.
 * Raw Status for Audio Fabric Dead Line Scheduler interrupt to HMD (PRIO5
 * non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_HMD_DLS_PRIO5_MASK 0x00000010
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_HMD_DLS_PRIO5_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_HMD_DLS_PRIO5_POS 4
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_HMD_DLS_PRIO5_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_HMD_DLS_PRIO5_DECL 4

/*
 * Raw status for DMX_DLS_PRIO5 interrupt(s) mapped to priority level 5,
 * interrupt 30.
 * All Interrupts are Level pass-through.
 * Raw Status for Audio Fabric Dead Line Scheduler interrupt to DMX (PRIO5
 * non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_DMX_DLS_PRIO5_MASK 0x00000020
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_DMX_DLS_PRIO5_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_DMX_DLS_PRIO5_POS 5
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_DMX_DLS_PRIO5_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_DMX_DLS_PRIO5_DECL 5

/*
 * Raw status for STMR0_NMI interrupt(s) mapped to priority level nmi,
 * interrupt 31.
 * All Interrupts are Latched level.
 * Raw Status for STMR (Watchdog) interrupt from STMR0 (NMI non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR0_NMI_MASK 0x00000100
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR0_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR0_NMI_POS 8
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR0_NMI_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR0_NMI_DECL 8

/*
 * Raw status for STMR1_NMI interrupt(s) mapped to priority level nmi,
 * interrupt 31.
 * All Interrupts are Latched level.
 * Raw Status for STMR (Watchdog) interrupt from STMR1 (NMI non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR1_NMI_MASK 0x00000200
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR1_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR1_NMI_POS 9
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR1_NMI_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR1_NMI_DECL 9

/*
 * Raw status for STMR2_NMI interrupt(s) mapped to priority level nmi,
 * interrupt 31.
 * All Interrupts are Latched level.
 * Raw Status for STMR (Watchdog) interrupt from STMR2 (NMI non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR2_NMI_MASK 0x00000400
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR2_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR2_NMI_POS 10
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR2_NMI_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR2_NMI_DECL 10

/*
 * Raw status for STMR3_NMI interrupt(s) mapped to priority level nmi,
 * interrupt 31.
 * All Interrupts are Latched level.
 * Raw Status for STMR (Watchdog) interrupt from STMR3 (NMI non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR3_NMI_MASK 0x00000800
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR3_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR3_NMI_POS 11
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR3_NMI_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_RAW_STS4_STMR3_NMI_DECL 11

/*** PCTRL_HMD_INTR_RAW_STS0 (0x40021014) ***/
/*
 * Status for raw interrupt(s) to HMD.  Status for equivalent unmasked
 * interrupt(s) is in the <a
 * href="#D4080.PCTRL.HMD_INTR_STS0">PCTRL:HMD_INTR_STS0</a> register, which
 * generates the actual HMD interrupt.
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_ADDR (0x40021014)
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_MASK_VAL 0xaf333ff0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_RMASK_VAL 0xaf333ff0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WMASK_VAL 0xaa000ff0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_RESET_VAL 0x00000000

/*
 * Raw status for WCPT0_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 3.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 0 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT0_PRIO2_MASK 0x00000010
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT0_PRIO2_POS 4
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT0_PRIO2_DECL 4

/*
 * Raw status for WCPT1_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 3.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 1 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT1_PRIO2_MASK 0x00000020
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT1_PRIO2_POS 5
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT1_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT1_PRIO2_DECL 5

/*
 * Raw status for WCPT2_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 3.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 2 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT2_PRIO2_MASK 0x00000040
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT2_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT2_PRIO2_POS 6
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT2_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT2_PRIO2_DECL 6

/*
 * Raw status for WCPT3_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 3.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 3 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT3_PRIO2_MASK 0x00000080
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT3_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT3_PRIO2_POS 7
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT3_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_WCPT3_PRIO2_DECL 7

/*
 * Raw status for STMR0_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 3.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR0_PRIO2_MASK 0x00000100
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR0_PRIO2_POS 8
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR0_PRIO2_DECL 8

/*
 * Raw status for STMR1_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 3.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR1_PRIO2_MASK 0x00000200
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR1_PRIO2_POS 9
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR1_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR1_PRIO2_DECL 9

/*
 * Raw status for STMR2_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 3.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 2 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR2_PRIO2_MASK 0x00000400
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR2_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR2_PRIO2_POS 10
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR2_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR2_PRIO2_DECL 10

/*
 * Raw status for STMR3_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 3.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 3 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR3_PRIO2_MASK 0x00000800
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR3_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR3_PRIO2_POS 11
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR3_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_STMR3_PRIO2_DECL 11

/*
 * Raw status for I2C0_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 4.
 * All Interrupts are Level pass-through.
 * Raw Status for I2C0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_I2C0_PRIO2_MASK 0x00001000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_I2C0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_I2C0_PRIO2_POS 12
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_I2C0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_I2C0_PRIO2_DECL 12

/*
 * Raw status for I2C1_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 4.
 * All Interrupts are Level pass-through.
 * Raw Status for I2C1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_I2C1_PRIO2_MASK 0x00002000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_I2C1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_I2C1_PRIO2_POS 13
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_I2C1_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_I2C1_PRIO2_DECL 13

/*
 * Raw status for UART0_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 5.
 * All Interrupts are Level pass-through.
 * Raw Status for UART0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_UART0_PRIO2_MASK 0x00010000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_UART0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_UART0_PRIO2_POS 16
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_UART0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_UART0_PRIO2_DECL 16

/*
 * Raw status for UART1_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 5.
 * All Interrupts are Level pass-through.
 * Raw Status for UART1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_UART1_PRIO2_MASK 0x00020000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_UART1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_UART1_PRIO2_POS 17
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_UART1_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_UART1_PRIO2_DECL 17

/*
 * Raw status for SPI0_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 6.
 * All Interrupts are Level pass-through.
 * Raw Status for SPI0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_SPI0_PRIO2_MASK 0x00100000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_SPI0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_SPI0_PRIO2_POS 20
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_SPI0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_SPI0_PRIO2_DECL 20

/*
 * Raw status for SPI1_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 6.
 * All Interrupts are Level pass-through.
 * Raw Status for SPI1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_SPI1_PRIO2_MASK 0x00200000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_SPI1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_SPI1_PRIO2_POS 21
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_SPI1_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_SPI1_PRIO2_DECL 21

/*
 * Raw status for ARDBEG_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 6.
 * All Interrupts are Level pass-through.
 * Raw Status for Ardbeg interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_ARDBEG_PRIO2_MASK 0x01000000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_ARDBEG_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_ARDBEG_PRIO2_POS 24
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_ARDBEG_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_ARDBEG_PRIO2_DECL 24

/*
 * Raw status for DMAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 7.
 * All Interrupts are Latched level.
 * Raw Status for DMAC interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_DMAC_PRIO2_MASK 0x02000000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_DMAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_DMAC_PRIO2_POS 25
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_DMAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_DMAC_PRIO2_DECL 25

/*
 * Raw status for GPIO_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 8.
 * All Interrupts are Level pass-through.
 * Raw Status for GPIO interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_GPIO_PRIO2_MASK 0x04000000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_GPIO_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_GPIO_PRIO2_POS 26
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_GPIO_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_GPIO_PRIO2_DECL 26

/*
 * Raw status for REG_TRIG_HMD_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 9.
 * All Interrupts are Latched level.
 * Raw Status for Register trigger for interrupt to HMD (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_REG_TRIG_HMD_PRIO2_MASK 0x08000000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_REG_TRIG_HMD_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_REG_TRIG_HMD_PRIO2_POS 27
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_REG_TRIG_HMD_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_REG_TRIG_HMD_PRIO2_DECL 27

/*
 * Raw status for DMX2HMD_IPC0_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 9.
 * All Interrupts are Latched level.
 * Raw Status for DMX to HMD IPC0 interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_DMX2HMD_IPC0_PRIO2_MASK 0x20000000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_DMX2HMD_IPC0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_DMX2HMD_IPC0_PRIO2_POS 29
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_DMX2HMD_IPC0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_DMX2HMD_IPC0_PRIO2_DECL 29

/*
 * Raw status for DMX_WAITI_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 9.
 * All Interrupts are Latched level.
 * Raw Status for DMX Waiti interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_DMX_WAITI_PRIO2_MASK 0x80000000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_DMX_WAITI_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_DMX_WAITI_PRIO2_POS 31
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_DMX_WAITI_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS0_DMX_WAITI_PRIO2_DECL 31

/*** PCTRL_HMD_INTR_RAW_STS1 (0x40021018) ***/
/*
 * Status for raw interrupt(s) to HMD.  Status for equivalent unmasked
 * interrupt(s) is in the <a
 * href="#D4080.PCTRL.HMD_INTR_STS1">PCTRL:HMD_INTR_STS1</a> register, which
 * generates the actual HMD interrupt.
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_ADDR (0x40021018)
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_MASK_VAL 0x007fff3f
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_RMASK_VAL 0x007fff3f
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_WMASK_VAL 0x0003603c
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_RESET_VAL 0x00000000

/*
 * Raw status for DMAC_PAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Raw Status for Unauthorized access to DMAC registers (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMAC_PAC_PRIO2_MASK 0x00000001
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMAC_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMAC_PAC_PRIO2_POS 0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMAC_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMAC_PAC_PRIO2_DECL 0

/*
 * Raw status for GLBL_PAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Raw Status for Unauthorized access error to global memory (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_GLBL_PAC_PRIO2_MASK 0x00000002
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_GLBL_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_GLBL_PAC_PRIO2_POS 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_GLBL_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_GLBL_PAC_PRIO2_DECL 1

/*
 * Raw status for HMD_PAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Raw Status for HMD PAC exception error (Because of inbound accesses to DMX
 * from other cores) (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_PAC_PRIO2_MASK 0x00000004
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_PAC_PRIO2_POS 2
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_PAC_PRIO2_DECL 2

/*
 * Raw status for DMX_PAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Raw Status for DMX PAC exception error (Because of inbound accesses to DMX
 * from other cores) (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_PAC_PRIO2_MASK 0x00000008
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_PAC_PRIO2_POS 3
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_PAC_PRIO2_DECL 3

/*
 * Raw status for HMD_MAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Raw Status for HMD MAC exception error (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_MAC_PRIO2_MASK 0x00000010
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_MAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_MAC_PRIO2_POS 4
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_MAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_MAC_PRIO2_DECL 4

/*
 * Raw status for DMX_MAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Raw Status for DMX MAC exception error (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_MAC_PRIO2_MASK 0x00000020
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_MAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_MAC_PRIO2_POS 5
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_MAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_MAC_PRIO2_DECL 5

/*
 * Raw status for H2P0_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Raw Status for Unauthorized access to H2P0 peripherals (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P0_PRIO2_MASK 0x00000100
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P0_PRIO2_POS 8
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P0_PRIO2_DECL 8

/*
 * Raw status for H2P1_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Raw Status for Unauthorized access to H2P1 peripherals (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P1_PRIO2_MASK 0x00000200
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P1_PRIO2_POS 9
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P1_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P1_PRIO2_DECL 9

/*
 * Raw status for H2P2_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Raw Status for Unauthorized access to H2P2 peripherals (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P2_PRIO2_MASK 0x00000400
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P2_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P2_PRIO2_POS 10
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P2_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P2_PRIO2_DECL 10

/*
 * Raw status for H2P3_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Raw Status for Unauthorized access to H2P3 peripherals (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P3_PRIO2_MASK 0x00000800
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P3_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P3_PRIO2_POS 11
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P3_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2P3_PRIO2_DECL 11

/*
 * Raw status for H2X_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Raw Status for Unauthorized access error to XLMI over AHB bus. There is no
 * access protection over XLMI interface (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2X_PRIO2_MASK 0x00001000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2X_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2X_PRIO2_POS 12
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2X_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_H2X_PRIO2_DECL 12

/*
 * Raw status for HMD_HRESP_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Raw Status for HMD's HRESP error interrupt for writes (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_HRESP_PRIO2_MASK 0x00002000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_HRESP_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_HRESP_PRIO2_POS 13
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_HRESP_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_HRESP_PRIO2_DECL 13

/*
 * Raw status for DMX_HRESP_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Raw Status for DMX's HRESP error interrupt for writes (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_HRESP_PRIO2_MASK 0x00004000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_HRESP_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_HRESP_PRIO2_POS 14
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_HRESP_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_HRESP_PRIO2_DECL 14

/*
 * Raw status for PREADY_ERR_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Raw Status for CNRx's PREADY error interrupt for writes (PRIO2 C Callable)
 *
 Software must read all ERR_PADDR registers to know the source of this
 * interrupt as all interrupts are merged together and presented to PCTRL.
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_PREADY_ERR_PRIO2_MASK 0x00008000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_PREADY_ERR_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_PREADY_ERR_PRIO2_POS 15
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_PREADY_ERR_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_PREADY_ERR_PRIO2_DECL 15

/*
 * Raw status for APLL_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Latched level.
 * Raw Status for APLL Lock-to-Unlock and Unlock-to-Lock interrupt (PRIO2 C
 * Callable)
 *
 Software must clear the RAW_STS before unmasking APLL_PRIO2 interrupt to
 * prevent reporting of a past event.
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_APLL_PRIO2_MASK 0x00010000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_APLL_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_APLL_PRIO2_POS 16
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_APLL_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_APLL_PRIO2_DECL 16

/*
 * Raw status for MPLL_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Latched level.
 * Raw Status for MPLL Lock-to-Unlock and Unlock-to-Lock interrupt (PRIO2 C
 * Callable)
 *
 Software must clear the RAW_STS before unmasking MPLL_PRIO2 interrupt to
 * prevent reporting of a past event.
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_MPLL_PRIO2_MASK 0x00020000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_MPLL_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_MPLL_PRIO2_POS 17
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_MPLL_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_MPLL_PRIO2_DECL 17

/*
 * Raw status for CLK_DETECT_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Level pass-through.
 * Raw Status for Clock detection interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_CLK_DETECT_PRIO2_MASK 0x00040000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_CLK_DETECT_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_CLK_DETECT_PRIO2_POS 18
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_CLK_DETECT_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_CLK_DETECT_PRIO2_DECL 18

/*
 * Raw status for PLL_SWITCH_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Level pass-through.
 * Raw Status for PLL clock switch interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_PLL_SWITCH_PRIO2_MASK 0x00080000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_PLL_SWITCH_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_PLL_SWITCH_PRIO2_POS 19
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_PLL_SWITCH_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_PLL_SWITCH_PRIO2_DECL 19

/*
 * Raw status for HMD_DLS_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Level pass-through.
 * Raw Status for Audio Fabric Dead Line Scheduler interrupt to HMD (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_DLS_PRIO2_MASK 0x00100000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_DLS_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_DLS_PRIO2_POS 20
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_DLS_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_HMD_DLS_PRIO2_DECL 20

/*
 * Raw status for DMX_DLS_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Level pass-through.
 * Raw Status for Audio Fabric Dead Line Scheduler interrupt to DMX (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_DLS_PRIO2_MASK 0x00200000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_DLS_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_DLS_PRIO2_POS 21
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_DLS_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_DMX_DLS_PRIO2_DECL 21

/*
 * Raw status for AF_ERR_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Level pass-through.
 * Raw Status for Audio Fabric Channel Error interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_AF_ERR_PRIO2_MASK 0x00400000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_AF_ERR_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_AF_ERR_PRIO2_POS 22
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_AF_ERR_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS1_AF_ERR_PRIO2_DECL 22

/*** PCTRL_HMD_INTR_RAW_STS2 (0x4002101c) ***/
/*
 * Status for raw interrupt(s) to HMD.  Status for equivalent unmasked
 * interrupt(s) is in the <a
 * href="#D4080.PCTRL.HMD_INTR_STS2">PCTRL:HMD_INTR_STS2</a> register, which
 * generates the actual HMD interrupt.
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_ADDR (0x4002101c)
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_MASK_VAL 0xa7333ff1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_RMASK_VAL 0xa7333ff1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WMASK_VAL 0xa2000ff1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_RESET_VAL 0x00000000

/*
 * Raw status for REG_TRIG_HMD_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 12.
 * All Interrupts are Latched level.
 * Raw Status for Register trigger for interrupt to HMD (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_REG_TRIG_HMD_PRIO3_MASK 0x00000001
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_REG_TRIG_HMD_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_REG_TRIG_HMD_PRIO3_POS 0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_REG_TRIG_HMD_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_REG_TRIG_HMD_PRIO3_DECL 0

/*
 * Raw status for WCPT0_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 13.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 0 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT0_PRIO3_MASK 0x00000010
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT0_PRIO3_POS 4
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT0_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT0_PRIO3_DECL 4

/*
 * Raw status for WCPT1_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 13.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 1 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT1_PRIO3_MASK 0x00000020
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT1_PRIO3_POS 5
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT1_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT1_PRIO3_DECL 5

/*
 * Raw status for WCPT2_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 13.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 2 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT2_PRIO3_MASK 0x00000040
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT2_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT2_PRIO3_POS 6
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT2_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT2_PRIO3_DECL 6

/*
 * Raw status for WCPT3_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 13.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 3 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT3_PRIO3_MASK 0x00000080
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT3_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT3_PRIO3_POS 7
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT3_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_WCPT3_PRIO3_DECL 7

/*
 * Raw status for STMR0_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 13.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR0_PRIO3_MASK 0x00000100
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR0_PRIO3_POS 8
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR0_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR0_PRIO3_DECL 8

/*
 * Raw status for STMR1_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 13.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR1_PRIO3_MASK 0x00000200
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR1_PRIO3_POS 9
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR1_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR1_PRIO3_DECL 9

/*
 * Raw status for STMR2_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 13.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 2 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR2_PRIO3_MASK 0x00000400
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR2_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR2_PRIO3_POS 10
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR2_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR2_PRIO3_DECL 10

/*
 * Raw status for STMR3_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 13.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 3 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR3_PRIO3_MASK 0x00000800
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR3_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR3_PRIO3_POS 11
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR3_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_STMR3_PRIO3_DECL 11

/*
 * Raw status for I2C0_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 14.
 * All Interrupts are Level pass-through.
 * Raw Status for I2C0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_I2C0_PRIO3_MASK 0x00001000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_I2C0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_I2C0_PRIO3_POS 12
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_I2C0_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_I2C0_PRIO3_DECL 12

/*
 * Raw status for I2C1_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 14.
 * All Interrupts are Level pass-through.
 * Raw Status for I2C1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_I2C1_PRIO3_MASK 0x00002000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_I2C1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_I2C1_PRIO3_POS 13
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_I2C1_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_I2C1_PRIO3_DECL 13

/*
 * Raw status for UART0_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 15.
 * All Interrupts are Level pass-through.
 * Raw Status for UART0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_UART0_PRIO3_MASK 0x00010000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_UART0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_UART0_PRIO3_POS 16
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_UART0_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_UART0_PRIO3_DECL 16

/*
 * Raw status for UART1_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 15.
 * All Interrupts are Level pass-through.
 * Raw Status for UART1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_UART1_PRIO3_MASK 0x00020000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_UART1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_UART1_PRIO3_POS 17
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_UART1_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_UART1_PRIO3_DECL 17

/*
 * Raw status for SPI0_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 16.
 * All Interrupts are Level pass-through.
 * Raw Status for SPI0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_SPI0_PRIO3_MASK 0x00100000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_SPI0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_SPI0_PRIO3_POS 20
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_SPI0_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_SPI0_PRIO3_DECL 20

/*
 * Raw status for SPI1_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 16.
 * All Interrupts are Level pass-through.
 * Raw Status for SPI1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_SPI1_PRIO3_MASK 0x00200000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_SPI1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_SPI1_PRIO3_POS 21
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_SPI1_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_SPI1_PRIO3_DECL 21

/*
 * Raw status for ARDBEG_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 16.
 * All Interrupts are Level pass-through.
 * Raw Status for Ardbeg interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_ARDBEG_PRIO3_MASK 0x01000000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_ARDBEG_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_ARDBEG_PRIO3_POS 24
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_ARDBEG_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_ARDBEG_PRIO3_DECL 24

/*
 * Raw status for DMAC_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 17.
 * All Interrupts are Latched level.
 * Raw Status for DMAC interrupt (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_DMAC_PRIO3_MASK 0x02000000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_DMAC_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_DMAC_PRIO3_POS 25
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_DMAC_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_DMAC_PRIO3_DECL 25

/*
 * Raw status for GPIO_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 18.
 * All Interrupts are Level pass-through.
 * Raw Status for GPIO interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_GPIO_PRIO3_MASK 0x04000000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_GPIO_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_GPIO_PRIO3_POS 26
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_GPIO_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_GPIO_PRIO3_DECL 26

/*
 * Raw status for DMX2HMD_IPC1_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 19.
 * All Interrupts are Latched level.
 * Raw Status for DMX to HMD IPC1 interrupt (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_DMX2HMD_IPC1_PRIO3_MASK 0x20000000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_DMX2HMD_IPC1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_DMX2HMD_IPC1_PRIO3_POS 29
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_DMX2HMD_IPC1_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_DMX2HMD_IPC1_PRIO3_DECL 29

/*
 * Raw status for DMX_WAITI_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 19.
 * All Interrupts are Latched level.
 * Raw Status for DMX Waiti interrupt (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_DMX_WAITI_PRIO3_MASK 0x80000000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_DMX_WAITI_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_DMX_WAITI_PRIO3_POS 31
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_DMX_WAITI_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS2_DMX_WAITI_PRIO3_DECL 31

/*** PCTRL_HMD_INTR_RAW_STS3 (0x40021020) ***/
/*
 * Status for raw interrupt(s) to HMD.  Status for equivalent unmasked
 * interrupt(s) is in the <a
 * href="#D4080.PCTRL.HMD_INTR_STS3">PCTRL:HMD_INTR_STS3</a> register, which
 * generates the actual HMD interrupt.
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_ADDR (0x40021020)
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_MASK_VAL 0xa7333ff0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_RMASK_VAL 0xa7333ff0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WMASK_VAL 0xa2000ff0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_RESET_VAL 0x00000000

/*
 * Raw status for WCPT0_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 21.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 0 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT0_PRIO4_MASK 0x00000010
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT0_PRIO4_POS 4
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT0_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT0_PRIO4_DECL 4

/*
 * Raw status for WCPT1_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 21.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 1 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT1_PRIO4_MASK 0x00000020
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT1_PRIO4_POS 5
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT1_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT1_PRIO4_DECL 5

/*
 * Raw status for WCPT2_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 21.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 2 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT2_PRIO4_MASK 0x00000040
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT2_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT2_PRIO4_POS 6
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT2_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT2_PRIO4_DECL 6

/*
 * Raw status for WCPT3_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 21.
 * All Interrupts are Latched level.
 * Raw Status for Wall Clock Presentation Timer 3 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT3_PRIO4_MASK 0x00000080
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT3_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT3_PRIO4_POS 7
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT3_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_WCPT3_PRIO4_DECL 7

/*
 * Raw status for STMR0_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 21.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR0_PRIO4_MASK 0x00000100
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR0_PRIO4_POS 8
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR0_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR0_PRIO4_DECL 8

/*
 * Raw status for STMR1_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 21.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR1_PRIO4_MASK 0x00000200
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR1_PRIO4_POS 9
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR1_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR1_PRIO4_DECL 9

/*
 * Raw status for STMR2_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 21.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 2 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR2_PRIO4_MASK 0x00000400
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR2_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR2_PRIO4_POS 10
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR2_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR2_PRIO4_DECL 10

/*
 * Raw status for STMR3_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 21.
 * All Interrupts are Latched level.
 * Raw Status for Sensor Timer 3 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR3_PRIO4_MASK 0x00000800
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR3_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR3_PRIO4_POS 11
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR3_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_STMR3_PRIO4_DECL 11

/*
 * Raw status for I2C0_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 22.
 * All Interrupts are Level pass-through.
 * Raw Status for I2C0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_I2C0_PRIO4_MASK 0x00001000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_I2C0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_I2C0_PRIO4_POS 12
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_I2C0_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_I2C0_PRIO4_DECL 12

/*
 * Raw status for I2C1_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 22.
 * All Interrupts are Level pass-through.
 * Raw Status for I2C1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_I2C1_PRIO4_MASK 0x00002000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_I2C1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_I2C1_PRIO4_POS 13
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_I2C1_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_I2C1_PRIO4_DECL 13

/*
 * Raw status for UART0_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 23.
 * All Interrupts are Level pass-through.
 * Raw Status for UART0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_UART0_PRIO4_MASK 0x00010000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_UART0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_UART0_PRIO4_POS 16
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_UART0_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_UART0_PRIO4_DECL 16

/*
 * Raw status for UART1_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 23.
 * All Interrupts are Level pass-through.
 * Raw Status for UART1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_UART1_PRIO4_MASK 0x00020000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_UART1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_UART1_PRIO4_POS 17
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_UART1_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_UART1_PRIO4_DECL 17

/*
 * Raw status for SPI0_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 24.
 * All Interrupts are Level pass-through.
 * Raw Status for SPI0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_SPI0_PRIO4_MASK 0x00100000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_SPI0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_SPI0_PRIO4_POS 20
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_SPI0_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_SPI0_PRIO4_DECL 20

/*
 * Raw status for SPI1_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 24.
 * All Interrupts are Level pass-through.
 * Raw Status for SPI1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_SPI1_PRIO4_MASK 0x00200000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_SPI1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_SPI1_PRIO4_POS 21
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_SPI1_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_SPI1_PRIO4_DECL 21

/*
 * Raw status for ARDBEG_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 24.
 * All Interrupts are Level pass-through.
 * Raw Status for Ardbeg interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_ARDBEG_PRIO4_MASK 0x01000000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_ARDBEG_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_ARDBEG_PRIO4_POS 24
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_ARDBEG_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_ARDBEG_PRIO4_DECL 24

/*
 * Raw status for DMAC_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 25.
 * All Interrupts are Latched level.
 * Raw Status for DMAC interrupt (PRIO4 non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_DMAC_PRIO4_MASK 0x02000000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_DMAC_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_DMAC_PRIO4_POS 25
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_DMAC_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_DMAC_PRIO4_DECL 25

/*
 * Raw status for GPIO_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 26.
 * All Interrupts are Level pass-through.
 * Raw Status for GPIO interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_GPIO_PRIO4_MASK 0x04000000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_GPIO_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_GPIO_PRIO4_POS 26
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_GPIO_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_GPIO_PRIO4_DECL 26

/*
 * Raw status for DMX2HMD_IPC0_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 27.
 * All Interrupts are Latched level.
 * Raw Status for DMX to HMD IPC0 interrupt (PRIO4 non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_DMX2HMD_IPC0_PRIO4_MASK 0x20000000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_DMX2HMD_IPC0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_DMX2HMD_IPC0_PRIO4_POS 29
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_DMX2HMD_IPC0_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_DMX2HMD_IPC0_PRIO4_DECL 29

/*
 * Raw status for DMX_WAITI_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 27.
 * All Interrupts are Latched level.
 * Raw Status for DMX Waiti interrupt (PRIO4 non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_DMX_WAITI_PRIO4_MASK 0x80000000
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_DMX_WAITI_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_DMX_WAITI_PRIO4_POS 31
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_DMX_WAITI_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS3_DMX_WAITI_PRIO4_DECL 31

/*** PCTRL_HMD_INTR_RAW_STS4 (0x40021024) ***/
/*
 * Status for raw interrupt(s) to HMD.  Status for equivalent unmasked
 * interrupt(s) is in the <a
 * href="#D4080.PCTRL.HMD_INTR_STS4">PCTRL:HMD_INTR_STS4</a> register, which
 * generates the actual HMD interrupt.
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_ADDR (0x40021024)
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_MASK_VAL 0x00000f31
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_RMASK_VAL 0x00000f31
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_WMASK_VAL 0x00000f01
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_RESET_VAL 0x00000000

/*
 * Raw status for DMAC_PRIO5 interrupt(s) mapped to priority level 5,
 * interrupt 29.
 * All Interrupts are Latched level.
 * Raw Status for DMAC interrupt (PRIO5 non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_DMAC_PRIO5_MASK 0x00000001
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_DMAC_PRIO5_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_DMAC_PRIO5_POS 0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_DMAC_PRIO5_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_DMAC_PRIO5_DECL 0

/*
 * Raw status for HMD_DLS_PRIO5 interrupt(s) mapped to priority level 5,
 * interrupt 30.
 * All Interrupts are Level pass-through.
 * Raw Status for Audio Fabric Dead Line Scheduler interrupt to HMD (PRIO5
 * non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_HMD_DLS_PRIO5_MASK 0x00000010
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_HMD_DLS_PRIO5_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_HMD_DLS_PRIO5_POS 4
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_HMD_DLS_PRIO5_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_HMD_DLS_PRIO5_DECL 4

/*
 * Raw status for DMX_DLS_PRIO5 interrupt(s) mapped to priority level 5,
 * interrupt 30.
 * All Interrupts are Level pass-through.
 * Raw Status for Audio Fabric Dead Line Scheduler interrupt to DMX (PRIO5
 * non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_DMX_DLS_PRIO5_MASK 0x00000020
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_DMX_DLS_PRIO5_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_DMX_DLS_PRIO5_POS 5
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_DMX_DLS_PRIO5_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_DMX_DLS_PRIO5_DECL 5

/*
 * Raw status for STMR0_NMI interrupt(s) mapped to priority level nmi,
 * interrupt 31.
 * All Interrupts are Latched level.
 * Raw Status for STMR (Watchdog) interrupt from STMR0 (NMI non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR0_NMI_MASK 0x00000100
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR0_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR0_NMI_POS 8
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR0_NMI_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR0_NMI_DECL 8

/*
 * Raw status for STMR1_NMI interrupt(s) mapped to priority level nmi,
 * interrupt 31.
 * All Interrupts are Latched level.
 * Raw Status for STMR (Watchdog) interrupt from STMR1 (NMI non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR1_NMI_MASK 0x00000200
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR1_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR1_NMI_POS 9
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR1_NMI_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR1_NMI_DECL 9

/*
 * Raw status for STMR2_NMI interrupt(s) mapped to priority level nmi,
 * interrupt 31.
 * All Interrupts are Latched level.
 * Raw Status for STMR (Watchdog) interrupt from STMR2 (NMI non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR2_NMI_MASK 0x00000400
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR2_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR2_NMI_POS 10
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR2_NMI_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR2_NMI_DECL 10

/*
 * Raw status for STMR3_NMI interrupt(s) mapped to priority level nmi,
 * interrupt 31.
 * All Interrupts are Latched level.
 * Raw Status for STMR (Watchdog) interrupt from STMR3 (NMI non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR3_NMI_MASK 0x00000800
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR3_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR3_NMI_POS 11
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR3_NMI_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_RAW_STS4_STMR3_NMI_DECL 11

/*** PCTRL_DMX_INTR_STS0 (0x40021028) ***/
/*
 * Status for masked interrupts to DMX. Status for equivalent unmasked
 * interrupts is in the <a
 * href="#D4080.PCTRL.DMX_INTR_RAW_STS0">PCTRL:DMX_INTR_RAW_STS0</a>
 * register.
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_ADDR (0x40021028)
#define IAXXX_PCTRL_DMX_INTR_STS0_MASK_VAL 0x5f333ff0
#define IAXXX_PCTRL_DMX_INTR_STS0_RMASK_VAL 0x5f333ff0
#define IAXXX_PCTRL_DMX_INTR_STS0_WMASK_VAL 0x00000000
#define IAXXX_PCTRL_DMX_INTR_STS0_RESET_VAL 0x00000000

/*
 * Status for WCPT0_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 3.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 0 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT0_PRIO2_MASK 0x00000010
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT0_PRIO2_POS 4
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT0_PRIO2_DECL 4

/*
 * Status for WCPT1_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 3.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 1 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT1_PRIO2_MASK 0x00000020
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT1_PRIO2_POS 5
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT1_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT1_PRIO2_DECL 5

/*
 * Status for WCPT2_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 3.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 2 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT2_PRIO2_MASK 0x00000040
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT2_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT2_PRIO2_POS 6
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT2_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT2_PRIO2_DECL 6

/*
 * Status for WCPT3_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 3.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 3 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT3_PRIO2_MASK 0x00000080
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT3_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT3_PRIO2_POS 7
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT3_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_WCPT3_PRIO2_DECL 7

/*
 * Status for STMR0_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 3.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR0_PRIO2_MASK 0x00000100
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR0_PRIO2_POS 8
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR0_PRIO2_DECL 8

/*
 * Status for STMR1_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 3.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR1_PRIO2_MASK 0x00000200
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR1_PRIO2_POS 9
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR1_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR1_PRIO2_DECL 9

/*
 * Status for STMR2_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 3.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 2 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR2_PRIO2_MASK 0x00000400
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR2_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR2_PRIO2_POS 10
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR2_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR2_PRIO2_DECL 10

/*
 * Status for STMR3_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 3.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 3 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR3_PRIO2_MASK 0x00000800
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR3_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR3_PRIO2_POS 11
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR3_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_STMR3_PRIO2_DECL 11

/*
 * Status for I2C0_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 4.
 * All Interrupts are Level pass-through.
 * Unmasked Status for I2C0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_I2C0_PRIO2_MASK 0x00001000
#define IAXXX_PCTRL_DMX_INTR_STS0_I2C0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_I2C0_PRIO2_POS 12
#define IAXXX_PCTRL_DMX_INTR_STS0_I2C0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_I2C0_PRIO2_DECL 12

/*
 * Status for I2C1_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 4.
 * All Interrupts are Level pass-through.
 * Unmasked Status for I2C1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_I2C1_PRIO2_MASK 0x00002000
#define IAXXX_PCTRL_DMX_INTR_STS0_I2C1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_I2C1_PRIO2_POS 13
#define IAXXX_PCTRL_DMX_INTR_STS0_I2C1_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_I2C1_PRIO2_DECL 13

/*
 * Status for UART0_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 5.
 * All Interrupts are Level pass-through.
 * Unmasked Status for UART0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_UART0_PRIO2_MASK 0x00010000
#define IAXXX_PCTRL_DMX_INTR_STS0_UART0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_UART0_PRIO2_POS 16
#define IAXXX_PCTRL_DMX_INTR_STS0_UART0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_UART0_PRIO2_DECL 16

/*
 * Status for UART1_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 5.
 * All Interrupts are Level pass-through.
 * Unmasked Status for UART1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_UART1_PRIO2_MASK 0x00020000
#define IAXXX_PCTRL_DMX_INTR_STS0_UART1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_UART1_PRIO2_POS 17
#define IAXXX_PCTRL_DMX_INTR_STS0_UART1_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_UART1_PRIO2_DECL 17

/*
 * Status for SPI0_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 6.
 * All Interrupts are Level pass-through.
 * Unmasked Status for SPI0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_SPI0_PRIO2_MASK 0x00100000
#define IAXXX_PCTRL_DMX_INTR_STS0_SPI0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_SPI0_PRIO2_POS 20
#define IAXXX_PCTRL_DMX_INTR_STS0_SPI0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_SPI0_PRIO2_DECL 20

/*
 * Status for SPI1_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 6.
 * All Interrupts are Level pass-through.
 * Unmasked Status for SPI1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_SPI1_PRIO2_MASK 0x00200000
#define IAXXX_PCTRL_DMX_INTR_STS0_SPI1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_SPI1_PRIO2_POS 21
#define IAXXX_PCTRL_DMX_INTR_STS0_SPI1_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_SPI1_PRIO2_DECL 21

/*
 * Status for ARDBEG_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 6.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Ardbeg interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_ARDBEG_PRIO2_MASK 0x01000000
#define IAXXX_PCTRL_DMX_INTR_STS0_ARDBEG_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_ARDBEG_PRIO2_POS 24
#define IAXXX_PCTRL_DMX_INTR_STS0_ARDBEG_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_ARDBEG_PRIO2_DECL 24

/*
 * Status for DMAC_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 7.
 * All Interrupts are Latched level.
 * Unmasked Status for DMAC interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_DMAC_PRIO2_MASK 0x02000000
#define IAXXX_PCTRL_DMX_INTR_STS0_DMAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_DMAC_PRIO2_POS 25
#define IAXXX_PCTRL_DMX_INTR_STS0_DMAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_DMAC_PRIO2_DECL 25

/*
 * Status for GPIO_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 8.
 * All Interrupts are Level pass-through.
 * Unmasked Status for GPIO interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_GPIO_PRIO2_MASK 0x04000000
#define IAXXX_PCTRL_DMX_INTR_STS0_GPIO_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_GPIO_PRIO2_POS 26
#define IAXXX_PCTRL_DMX_INTR_STS0_GPIO_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_GPIO_PRIO2_DECL 26

/*
 * Status for REG_TRIG_DMX_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 9.
 * All Interrupts are Latched level.
 * Unmasked Status for Register trigger for interrupt to DMX (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_REG_TRIG_DMX_PRIO2_MASK 0x08000000
#define IAXXX_PCTRL_DMX_INTR_STS0_REG_TRIG_DMX_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_REG_TRIG_DMX_PRIO2_POS 27
#define IAXXX_PCTRL_DMX_INTR_STS0_REG_TRIG_DMX_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_REG_TRIG_DMX_PRIO2_DECL 27

/*
 * Status for HMD2DMX_IPC0_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 9.
 * All Interrupts are Latched level.
 * Unmasked Status for HMD to DMX IPC0 interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_HMD2DMX_IPC0_PRIO2_MASK 0x10000000
#define IAXXX_PCTRL_DMX_INTR_STS0_HMD2DMX_IPC0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_HMD2DMX_IPC0_PRIO2_POS 28
#define IAXXX_PCTRL_DMX_INTR_STS0_HMD2DMX_IPC0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_HMD2DMX_IPC0_PRIO2_DECL 28

/*
 * Status for HMD_WAITI_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 9.
 * All Interrupts are Latched level.
 * Unmasked Status for HMD Waiti interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS0_HMD_WAITI_PRIO2_MASK 0x40000000
#define IAXXX_PCTRL_DMX_INTR_STS0_HMD_WAITI_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS0_HMD_WAITI_PRIO2_POS 30
#define IAXXX_PCTRL_DMX_INTR_STS0_HMD_WAITI_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS0_HMD_WAITI_PRIO2_DECL 30

/*** PCTRL_DMX_INTR_STS1 (0x4002102c) ***/
/*
 * Status for masked interrupts to DMX. Status for equivalent unmasked
 * interrupts is in the <a
 * href="#D4080.PCTRL.DMX_INTR_RAW_STS1">PCTRL:DMX_INTR_RAW_STS1</a>
 * register.
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_ADDR (0x4002102c)
#define IAXXX_PCTRL_DMX_INTR_STS1_MASK_VAL 0x007fff3f
#define IAXXX_PCTRL_DMX_INTR_STS1_RMASK_VAL 0x007fff3f
#define IAXXX_PCTRL_DMX_INTR_STS1_WMASK_VAL 0x00000000
#define IAXXX_PCTRL_DMX_INTR_STS1_RESET_VAL 0x00000000

/*
 * Status for DMAC_PAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Unauthorized access to DMAC registers (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_DMAC_PAC_PRIO2_MASK 0x00000001
#define IAXXX_PCTRL_DMX_INTR_STS1_DMAC_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_DMAC_PAC_PRIO2_POS 0
#define IAXXX_PCTRL_DMX_INTR_STS1_DMAC_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_DMAC_PAC_PRIO2_DECL 0

/*
 * Status for GLBL_PAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Unauthorized access error to global memory (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_GLBL_PAC_PRIO2_MASK 0x00000002
#define IAXXX_PCTRL_DMX_INTR_STS1_GLBL_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_GLBL_PAC_PRIO2_POS 1
#define IAXXX_PCTRL_DMX_INTR_STS1_GLBL_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_GLBL_PAC_PRIO2_DECL 1

/*
 * Status for HMD_PAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Unmasked Status for HMD PAC exception error (Because of inbound accesses
 * to DMX from other cores) (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_PAC_PRIO2_MASK 0x00000004
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_PAC_PRIO2_POS 2
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_PAC_PRIO2_DECL 2

/*
 * Status for DMX_PAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Unmasked Status for DMX PAC exception error (Because of inbound accesses
 * to DMX from other cores) (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_PAC_PRIO2_MASK 0x00000008
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_PAC_PRIO2_POS 3
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_PAC_PRIO2_DECL 3

/*
 * Status for HMD_MAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Unmasked Status for HMD MAC exception error (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_MAC_PRIO2_MASK 0x00000010
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_MAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_MAC_PRIO2_POS 4
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_MAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_MAC_PRIO2_DECL 4

/*
 * Status for DMX_MAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Unmasked Status for DMX MAC exception error (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_MAC_PRIO2_MASK 0x00000020
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_MAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_MAC_PRIO2_POS 5
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_MAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_MAC_PRIO2_DECL 5

/*
 * Status for H2P0_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 10.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Unauthorized access to H2P0 peripherals (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P0_PRIO2_MASK 0x00000100
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P0_PRIO2_POS 8
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P0_PRIO2_DECL 8

/*
 * Status for H2P1_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 10.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Unauthorized access to H2P1 peripherals (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P1_PRIO2_MASK 0x00000200
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P1_PRIO2_POS 9
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P1_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P1_PRIO2_DECL 9

/*
 * Status for H2P2_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 10.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Unauthorized access to H2P2 peripherals (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P2_PRIO2_MASK 0x00000400
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P2_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P2_PRIO2_POS 10
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P2_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P2_PRIO2_DECL 10

/*
 * Status for H2P3_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 10.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Unauthorized access to H2P3 peripherals (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P3_PRIO2_MASK 0x00000800
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P3_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P3_PRIO2_POS 11
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P3_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_H2P3_PRIO2_DECL 11

/*
 * Status for H2X_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 10.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Unauthorized access error to XLMI over AHB bus. There
 * is no access protection over XLMI interface (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_H2X_PRIO2_MASK 0x00001000
#define IAXXX_PCTRL_DMX_INTR_STS1_H2X_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_H2X_PRIO2_POS 12
#define IAXXX_PCTRL_DMX_INTR_STS1_H2X_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_H2X_PRIO2_DECL 12

/*
 * Status for HMD_HRESP_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Unmasked Status for HMD's HRESP error interrupt for writes (PRIO2 C
 * Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_HRESP_PRIO2_MASK 0x00002000
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_HRESP_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_HRESP_PRIO2_POS 13
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_HRESP_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_HRESP_PRIO2_DECL 13

/*
 * Status for DMX_HRESP_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Unmasked Status for DMX's HRESP error interrupt for writes (PRIO2 C
 * Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_HRESP_PRIO2_MASK 0x00004000
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_HRESP_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_HRESP_PRIO2_POS 14
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_HRESP_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_HRESP_PRIO2_DECL 14

/*
 * Status for PREADY_ERR_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Unmasked Status for CNRx's PREADY error interrupt for writes (PRIO2 C
 * Callable)
 *
 Software must read all ERR_PADDR registers to know the source of this
 * interrupt as all interrupts are merged together and presented to PCTRL.
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_PREADY_ERR_PRIO2_MASK 0x00008000
#define IAXXX_PCTRL_DMX_INTR_STS1_PREADY_ERR_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_PREADY_ERR_PRIO2_POS 15
#define IAXXX_PCTRL_DMX_INTR_STS1_PREADY_ERR_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_PREADY_ERR_PRIO2_DECL 15

/*
 * Status for APLL_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 11.
 * All Interrupts are Latched level.
 * Unmasked Status for APLL Lock-to-Unlock and Unlock-to-Lock interrupt
 * (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_APLL_PRIO2_MASK 0x00010000
#define IAXXX_PCTRL_DMX_INTR_STS1_APLL_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_APLL_PRIO2_POS 16
#define IAXXX_PCTRL_DMX_INTR_STS1_APLL_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_APLL_PRIO2_DECL 16

/*
 * Status for MPLL_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 11.
 * All Interrupts are Latched level.
 * Unmasked Status for MPLL Lock-to-Unlock and Unlock-to-Lock interrupt
 * (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_MPLL_PRIO2_MASK 0x00020000
#define IAXXX_PCTRL_DMX_INTR_STS1_MPLL_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_MPLL_PRIO2_POS 17
#define IAXXX_PCTRL_DMX_INTR_STS1_MPLL_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_MPLL_PRIO2_DECL 17

/*
 * Status for CLK_DETECT_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Clock detection interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_CLK_DETECT_PRIO2_MASK 0x00040000
#define IAXXX_PCTRL_DMX_INTR_STS1_CLK_DETECT_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_CLK_DETECT_PRIO2_POS 18
#define IAXXX_PCTRL_DMX_INTR_STS1_CLK_DETECT_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_CLK_DETECT_PRIO2_DECL 18

/*
 * Status for PLL_SWITCH_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Level pass-through.
 * Unmasked Status for PLL clock switch interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_PLL_SWITCH_PRIO2_MASK 0x00080000
#define IAXXX_PCTRL_DMX_INTR_STS1_PLL_SWITCH_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_PLL_SWITCH_PRIO2_POS 19
#define IAXXX_PCTRL_DMX_INTR_STS1_PLL_SWITCH_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_PLL_SWITCH_PRIO2_DECL 19

/*
 * Status for HMD_DLS_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Audio Fabric Dead Line Scheduler interrupt to HMD
 * (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_DLS_PRIO2_MASK 0x00100000
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_DLS_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_DLS_PRIO2_POS 20
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_DLS_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_HMD_DLS_PRIO2_DECL 20

/*
 * Status for DMX_DLS_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Audio Fabric Dead Line Scheduler interrupt to DMX
 * (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_DLS_PRIO2_MASK 0x00200000
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_DLS_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_DLS_PRIO2_POS 21
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_DLS_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_DMX_DLS_PRIO2_DECL 21

/*
 * Status for AF_ERR_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 11.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Audio Fabric Channel Error interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS1_AF_ERR_PRIO2_MASK 0x00400000
#define IAXXX_PCTRL_DMX_INTR_STS1_AF_ERR_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS1_AF_ERR_PRIO2_POS 22
#define IAXXX_PCTRL_DMX_INTR_STS1_AF_ERR_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS1_AF_ERR_PRIO2_DECL 22

/*** PCTRL_DMX_INTR_STS2 (0x40021030) ***/
/*
 * Status for masked interrupts to DMX. Status for equivalent unmasked
 * interrupts is in the <a
 * href="#D4080.PCTRL.DMX_INTR_RAW_STS2">PCTRL:DMX_INTR_RAW_STS2</a>
 * register.
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_ADDR (0x40021030)
#define IAXXX_PCTRL_DMX_INTR_STS2_MASK_VAL 0x57333ff1
#define IAXXX_PCTRL_DMX_INTR_STS2_RMASK_VAL 0x57333ff1
#define IAXXX_PCTRL_DMX_INTR_STS2_WMASK_VAL 0x00000000
#define IAXXX_PCTRL_DMX_INTR_STS2_RESET_VAL 0x00000000

/*
 * Status for REG_TRIG_DMX_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 12.
 * All Interrupts are Latched level.
 * Unmasked Status for Register trigger for interrupt to DMX (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_REG_TRIG_DMX_PRIO3_MASK 0x00000001
#define IAXXX_PCTRL_DMX_INTR_STS2_REG_TRIG_DMX_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_REG_TRIG_DMX_PRIO3_POS 0
#define IAXXX_PCTRL_DMX_INTR_STS2_REG_TRIG_DMX_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_REG_TRIG_DMX_PRIO3_DECL 0

/*
 * Status for WCPT0_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 13.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 0 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT0_PRIO3_MASK 0x00000010
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT0_PRIO3_POS 4
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT0_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT0_PRIO3_DECL 4

/*
 * Status for WCPT1_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 13.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 1 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT1_PRIO3_MASK 0x00000020
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT1_PRIO3_POS 5
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT1_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT1_PRIO3_DECL 5

/*
 * Status for WCPT2_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 13.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 2 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT2_PRIO3_MASK 0x00000040
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT2_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT2_PRIO3_POS 6
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT2_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT2_PRIO3_DECL 6

/*
 * Status for WCPT3_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 13.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 3 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT3_PRIO3_MASK 0x00000080
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT3_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT3_PRIO3_POS 7
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT3_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_WCPT3_PRIO3_DECL 7

/*
 * Status for STMR0_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 13.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR0_PRIO3_MASK 0x00000100
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR0_PRIO3_POS 8
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR0_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR0_PRIO3_DECL 8

/*
 * Status for STMR1_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 13.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR1_PRIO3_MASK 0x00000200
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR1_PRIO3_POS 9
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR1_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR1_PRIO3_DECL 9

/*
 * Status for STMR2_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 13.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 2 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR2_PRIO3_MASK 0x00000400
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR2_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR2_PRIO3_POS 10
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR2_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR2_PRIO3_DECL 10

/*
 * Status for STMR3_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 13.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 3 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR3_PRIO3_MASK 0x00000800
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR3_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR3_PRIO3_POS 11
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR3_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_STMR3_PRIO3_DECL 11

/*
 * Status for I2C0_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 14.
 * All Interrupts are Level pass-through.
 * Unmasked Status for I2C0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_I2C0_PRIO3_MASK 0x00001000
#define IAXXX_PCTRL_DMX_INTR_STS2_I2C0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_I2C0_PRIO3_POS 12
#define IAXXX_PCTRL_DMX_INTR_STS2_I2C0_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_I2C0_PRIO3_DECL 12

/*
 * Status for I2C1_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 14.
 * All Interrupts are Level pass-through.
 * Unmasked Status for I2C1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_I2C1_PRIO3_MASK 0x00002000
#define IAXXX_PCTRL_DMX_INTR_STS2_I2C1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_I2C1_PRIO3_POS 13
#define IAXXX_PCTRL_DMX_INTR_STS2_I2C1_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_I2C1_PRIO3_DECL 13

/*
 * Status for UART0_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 15.
 * All Interrupts are Level pass-through.
 * Unmasked Status for UART0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_UART0_PRIO3_MASK 0x00010000
#define IAXXX_PCTRL_DMX_INTR_STS2_UART0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_UART0_PRIO3_POS 16
#define IAXXX_PCTRL_DMX_INTR_STS2_UART0_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_UART0_PRIO3_DECL 16

/*
 * Status for UART1_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 15.
 * All Interrupts are Level pass-through.
 * Unmasked Status for UART1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_UART1_PRIO3_MASK 0x00020000
#define IAXXX_PCTRL_DMX_INTR_STS2_UART1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_UART1_PRIO3_POS 17
#define IAXXX_PCTRL_DMX_INTR_STS2_UART1_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_UART1_PRIO3_DECL 17

/*
 * Status for SPI0_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 16.
 * All Interrupts are Level pass-through.
 * Unmasked Status for SPI0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_SPI0_PRIO3_MASK 0x00100000
#define IAXXX_PCTRL_DMX_INTR_STS2_SPI0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_SPI0_PRIO3_POS 20
#define IAXXX_PCTRL_DMX_INTR_STS2_SPI0_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_SPI0_PRIO3_DECL 20

/*
 * Status for SPI1_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 16.
 * All Interrupts are Level pass-through.
 * Unmasked Status for SPI1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_SPI1_PRIO3_MASK 0x00200000
#define IAXXX_PCTRL_DMX_INTR_STS2_SPI1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_SPI1_PRIO3_POS 21
#define IAXXX_PCTRL_DMX_INTR_STS2_SPI1_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_SPI1_PRIO3_DECL 21

/*
 * Status for ARDBEG_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 16.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Ardbeg interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_ARDBEG_PRIO3_MASK 0x01000000
#define IAXXX_PCTRL_DMX_INTR_STS2_ARDBEG_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_ARDBEG_PRIO3_POS 24
#define IAXXX_PCTRL_DMX_INTR_STS2_ARDBEG_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_ARDBEG_PRIO3_DECL 24

/*
 * Status for DMAC_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 17.
 * All Interrupts are Latched level.
 * Unmasked Status for DMAC interrupt (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_DMAC_PRIO3_MASK 0x02000000
#define IAXXX_PCTRL_DMX_INTR_STS2_DMAC_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_DMAC_PRIO3_POS 25
#define IAXXX_PCTRL_DMX_INTR_STS2_DMAC_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_DMAC_PRIO3_DECL 25

/*
 * Status for GPIO_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 18.
 * All Interrupts are Level pass-through.
 * Unmasked Status for GPIO interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_GPIO_PRIO3_MASK 0x04000000
#define IAXXX_PCTRL_DMX_INTR_STS2_GPIO_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_GPIO_PRIO3_POS 26
#define IAXXX_PCTRL_DMX_INTR_STS2_GPIO_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_GPIO_PRIO3_DECL 26

/*
 * Status for HMD2DMX_IPC1_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 19.
 * All Interrupts are Latched level.
 * Unmasked Status for HMD to DMX IPC1 interrupt (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_HMD2DMX_IPC1_PRIO3_MASK 0x10000000
#define IAXXX_PCTRL_DMX_INTR_STS2_HMD2DMX_IPC1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_HMD2DMX_IPC1_PRIO3_POS 28
#define IAXXX_PCTRL_DMX_INTR_STS2_HMD2DMX_IPC1_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_HMD2DMX_IPC1_PRIO3_DECL 28

/*
 * Status for HMD_WAITI_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 19.
 * All Interrupts are Latched level.
 * Unmasked Status for HMD Waiti interrupt (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS2_HMD_WAITI_PRIO3_MASK 0x40000000
#define IAXXX_PCTRL_DMX_INTR_STS2_HMD_WAITI_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS2_HMD_WAITI_PRIO3_POS 30
#define IAXXX_PCTRL_DMX_INTR_STS2_HMD_WAITI_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS2_HMD_WAITI_PRIO3_DECL 30

/*** PCTRL_DMX_INTR_STS3 (0x40021034) ***/
/*
 * Status for masked interrupts to DMX. Status for equivalent unmasked
 * interrupts is in the <a
 * href="#D4080.PCTRL.DMX_INTR_RAW_STS3">PCTRL:DMX_INTR_RAW_STS3</a>
 * register.
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_ADDR (0x40021034)
#define IAXXX_PCTRL_DMX_INTR_STS3_MASK_VAL 0x57333ff0
#define IAXXX_PCTRL_DMX_INTR_STS3_RMASK_VAL 0x57333ff0
#define IAXXX_PCTRL_DMX_INTR_STS3_WMASK_VAL 0x00000000
#define IAXXX_PCTRL_DMX_INTR_STS3_RESET_VAL 0x00000000

/*
 * Status for WCPT0_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 21.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 0 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT0_PRIO4_MASK 0x00000010
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT0_PRIO4_POS 4
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT0_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT0_PRIO4_DECL 4

/*
 * Status for WCPT1_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 21.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 1 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT1_PRIO4_MASK 0x00000020
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT1_PRIO4_POS 5
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT1_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT1_PRIO4_DECL 5

/*
 * Status for WCPT2_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 21.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 2 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT2_PRIO4_MASK 0x00000040
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT2_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT2_PRIO4_POS 6
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT2_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT2_PRIO4_DECL 6

/*
 * Status for WCPT3_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 21.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 3 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT3_PRIO4_MASK 0x00000080
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT3_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT3_PRIO4_POS 7
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT3_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_WCPT3_PRIO4_DECL 7

/*
 * Status for STMR0_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 21.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR0_PRIO4_MASK 0x00000100
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR0_PRIO4_POS 8
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR0_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR0_PRIO4_DECL 8

/*
 * Status for STMR1_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 21.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR1_PRIO4_MASK 0x00000200
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR1_PRIO4_POS 9
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR1_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR1_PRIO4_DECL 9

/*
 * Status for STMR2_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 21.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 2 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR2_PRIO4_MASK 0x00000400
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR2_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR2_PRIO4_POS 10
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR2_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR2_PRIO4_DECL 10

/*
 * Status for STMR3_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 21.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 3 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR3_PRIO4_MASK 0x00000800
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR3_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR3_PRIO4_POS 11
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR3_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_STMR3_PRIO4_DECL 11

/*
 * Status for I2C0_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 22.
 * All Interrupts are Level pass-through.
 * Unmasked Status for I2C0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_I2C0_PRIO4_MASK 0x00001000
#define IAXXX_PCTRL_DMX_INTR_STS3_I2C0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_I2C0_PRIO4_POS 12
#define IAXXX_PCTRL_DMX_INTR_STS3_I2C0_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_I2C0_PRIO4_DECL 12

/*
 * Status for I2C1_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 22.
 * All Interrupts are Level pass-through.
 * Unmasked Status for I2C1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_I2C1_PRIO4_MASK 0x00002000
#define IAXXX_PCTRL_DMX_INTR_STS3_I2C1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_I2C1_PRIO4_POS 13
#define IAXXX_PCTRL_DMX_INTR_STS3_I2C1_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_I2C1_PRIO4_DECL 13

/*
 * Status for UART0_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 23.
 * All Interrupts are Level pass-through.
 * Unmasked Status for UART0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_UART0_PRIO4_MASK 0x00010000
#define IAXXX_PCTRL_DMX_INTR_STS3_UART0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_UART0_PRIO4_POS 16
#define IAXXX_PCTRL_DMX_INTR_STS3_UART0_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_UART0_PRIO4_DECL 16

/*
 * Status for UART1_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 23.
 * All Interrupts are Level pass-through.
 * Unmasked Status for UART1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_UART1_PRIO4_MASK 0x00020000
#define IAXXX_PCTRL_DMX_INTR_STS3_UART1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_UART1_PRIO4_POS 17
#define IAXXX_PCTRL_DMX_INTR_STS3_UART1_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_UART1_PRIO4_DECL 17

/*
 * Status for SPI0_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 24.
 * All Interrupts are Level pass-through.
 * Unmasked Status for SPI0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_SPI0_PRIO4_MASK 0x00100000
#define IAXXX_PCTRL_DMX_INTR_STS3_SPI0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_SPI0_PRIO4_POS 20
#define IAXXX_PCTRL_DMX_INTR_STS3_SPI0_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_SPI0_PRIO4_DECL 20

/*
 * Status for SPI1_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 24.
 * All Interrupts are Level pass-through.
 * Unmasked Status for SPI1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_SPI1_PRIO4_MASK 0x00200000
#define IAXXX_PCTRL_DMX_INTR_STS3_SPI1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_SPI1_PRIO4_POS 21
#define IAXXX_PCTRL_DMX_INTR_STS3_SPI1_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_SPI1_PRIO4_DECL 21

/*
 * Status for ARDBEG_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 24.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Ardbeg interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_ARDBEG_PRIO4_MASK 0x01000000
#define IAXXX_PCTRL_DMX_INTR_STS3_ARDBEG_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_ARDBEG_PRIO4_POS 24
#define IAXXX_PCTRL_DMX_INTR_STS3_ARDBEG_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_ARDBEG_PRIO4_DECL 24

/*
 * Status for DMAC_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 25.
 * All Interrupts are Latched level.
 * Unmasked Status for DMAC interrupt (PRIO4 non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_DMAC_PRIO4_MASK 0x02000000
#define IAXXX_PCTRL_DMX_INTR_STS3_DMAC_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_DMAC_PRIO4_POS 25
#define IAXXX_PCTRL_DMX_INTR_STS3_DMAC_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_DMAC_PRIO4_DECL 25

/*
 * Status for GPIO_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 26.
 * All Interrupts are Level pass-through.
 * Unmasked Status for GPIO interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_GPIO_PRIO4_MASK 0x04000000
#define IAXXX_PCTRL_DMX_INTR_STS3_GPIO_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_GPIO_PRIO4_POS 26
#define IAXXX_PCTRL_DMX_INTR_STS3_GPIO_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_GPIO_PRIO4_DECL 26

/*
 * Status for HMD2DMX_IPC0_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 27.
 * All Interrupts are Latched level.
 * Unmasked Status for HMD to DMX IPC0 interrupt (PRIO4 non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_HMD2DMX_IPC0_PRIO4_MASK 0x10000000
#define IAXXX_PCTRL_DMX_INTR_STS3_HMD2DMX_IPC0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_HMD2DMX_IPC0_PRIO4_POS 28
#define IAXXX_PCTRL_DMX_INTR_STS3_HMD2DMX_IPC0_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_HMD2DMX_IPC0_PRIO4_DECL 28

/*
 * Status for HMD_WAITI_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 27.
 * All Interrupts are Latched level.
 * Unmasked Status for HMD Waiti interrupt (PRIO4 non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS3_HMD_WAITI_PRIO4_MASK 0x40000000
#define IAXXX_PCTRL_DMX_INTR_STS3_HMD_WAITI_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS3_HMD_WAITI_PRIO4_POS 30
#define IAXXX_PCTRL_DMX_INTR_STS3_HMD_WAITI_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS3_HMD_WAITI_PRIO4_DECL 30

/*** PCTRL_DMX_INTR_STS4 (0x40021038) ***/
/*
 * Status for masked interrupts to DMX. Status for equivalent unmasked
 * interrupts is in the <a
 * href="#D4080.PCTRL.DMX_INTR_RAW_STS4">PCTRL:DMX_INTR_RAW_STS4</a>
 * register.
 */
#define IAXXX_PCTRL_DMX_INTR_STS4_ADDR (0x40021038)
#define IAXXX_PCTRL_DMX_INTR_STS4_MASK_VAL 0x00000f31
#define IAXXX_PCTRL_DMX_INTR_STS4_RMASK_VAL 0x00000f31
#define IAXXX_PCTRL_DMX_INTR_STS4_WMASK_VAL 0x00000000
#define IAXXX_PCTRL_DMX_INTR_STS4_RESET_VAL 0x00000000

/*
 * Status for DMAC_PRIO5 interrupt(s) mapped to priority level 5, interrupt
 * 29.
 * All Interrupts are Latched level.
 * Unmasked Status for DMAC interrupt (PRIO5 non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS4_DMAC_PRIO5_MASK 0x00000001
#define IAXXX_PCTRL_DMX_INTR_STS4_DMAC_PRIO5_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS4_DMAC_PRIO5_POS 0
#define IAXXX_PCTRL_DMX_INTR_STS4_DMAC_PRIO5_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS4_DMAC_PRIO5_DECL 0

/*
 * Status for HMD_DLS_PRIO5 interrupt(s) mapped to priority level 5,
 * interrupt 30.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Audio Fabric Dead Line Scheduler interrupt to HMD
 * (PRIO5 non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS4_HMD_DLS_PRIO5_MASK 0x00000010
#define IAXXX_PCTRL_DMX_INTR_STS4_HMD_DLS_PRIO5_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS4_HMD_DLS_PRIO5_POS 4
#define IAXXX_PCTRL_DMX_INTR_STS4_HMD_DLS_PRIO5_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS4_HMD_DLS_PRIO5_DECL 4

/*
 * Status for DMX_DLS_PRIO5 interrupt(s) mapped to priority level 5,
 * interrupt 30.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Audio Fabric Dead Line Scheduler interrupt to DMX
 * (PRIO5 non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS4_DMX_DLS_PRIO5_MASK 0x00000020
#define IAXXX_PCTRL_DMX_INTR_STS4_DMX_DLS_PRIO5_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS4_DMX_DLS_PRIO5_POS 5
#define IAXXX_PCTRL_DMX_INTR_STS4_DMX_DLS_PRIO5_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS4_DMX_DLS_PRIO5_DECL 5

/*
 * Status for STMR0_NMI interrupt(s) mapped to priority level nmi, interrupt
 * 31.
 * All Interrupts are Latched level.
 * Unmasked Status for STMR (Watchdog) interrupt from STMR0 (NMI non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR0_NMI_MASK 0x00000100
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR0_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR0_NMI_POS 8
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR0_NMI_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR0_NMI_DECL 8

/*
 * Status for STMR1_NMI interrupt(s) mapped to priority level nmi, interrupt
 * 31.
 * All Interrupts are Latched level.
 * Unmasked Status for STMR (Watchdog) interrupt from STMR1 (NMI non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR1_NMI_MASK 0x00000200
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR1_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR1_NMI_POS 9
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR1_NMI_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR1_NMI_DECL 9

/*
 * Status for STMR2_NMI interrupt(s) mapped to priority level nmi, interrupt
 * 31.
 * All Interrupts are Latched level.
 * Unmasked Status for STMR (Watchdog) interrupt from STMR2 (NMI non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR2_NMI_MASK 0x00000400
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR2_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR2_NMI_POS 10
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR2_NMI_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR2_NMI_DECL 10

/*
 * Status for STMR3_NMI interrupt(s) mapped to priority level nmi, interrupt
 * 31.
 * All Interrupts are Latched level.
 * Unmasked Status for STMR (Watchdog) interrupt from STMR3 (NMI non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR3_NMI_MASK 0x00000800
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR3_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR3_NMI_POS 11
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR3_NMI_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_STS4_STMR3_NMI_DECL 11

/*** PCTRL_HMD_INTR_STS0 (0x4002103c) ***/
/*
 * Status for masked interrupts to HMD. Status for equivalent unmasked
 * interrupts is in the <a
 * href="#D4080.PCTRL.HMD_INTR_RAW_STS0">PCTRL:HMD_INTR_RAW_STS0</a>
 * register.
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_ADDR (0x4002103c)
#define IAXXX_PCTRL_HMD_INTR_STS0_MASK_VAL 0xaf333ff0
#define IAXXX_PCTRL_HMD_INTR_STS0_RMASK_VAL 0xaf333ff0
#define IAXXX_PCTRL_HMD_INTR_STS0_WMASK_VAL 0x00000000
#define IAXXX_PCTRL_HMD_INTR_STS0_RESET_VAL 0x00000000

/*
 * Status for WCPT0_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 3.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 0 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT0_PRIO2_MASK 0x00000010
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT0_PRIO2_POS 4
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT0_PRIO2_DECL 4

/*
 * Status for WCPT1_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 3.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 1 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT1_PRIO2_MASK 0x00000020
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT1_PRIO2_POS 5
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT1_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT1_PRIO2_DECL 5

/*
 * Status for WCPT2_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 3.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 2 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT2_PRIO2_MASK 0x00000040
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT2_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT2_PRIO2_POS 6
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT2_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT2_PRIO2_DECL 6

/*
 * Status for WCPT3_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 3.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 3 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT3_PRIO2_MASK 0x00000080
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT3_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT3_PRIO2_POS 7
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT3_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_WCPT3_PRIO2_DECL 7

/*
 * Status for STMR0_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 3.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR0_PRIO2_MASK 0x00000100
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR0_PRIO2_POS 8
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR0_PRIO2_DECL 8

/*
 * Status for STMR1_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 3.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR1_PRIO2_MASK 0x00000200
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR1_PRIO2_POS 9
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR1_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR1_PRIO2_DECL 9

/*
 * Status for STMR2_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 3.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 2 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR2_PRIO2_MASK 0x00000400
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR2_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR2_PRIO2_POS 10
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR2_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR2_PRIO2_DECL 10

/*
 * Status for STMR3_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 3.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 3 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR3_PRIO2_MASK 0x00000800
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR3_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR3_PRIO2_POS 11
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR3_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_STMR3_PRIO2_DECL 11

/*
 * Status for I2C0_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 4.
 * All Interrupts are Level pass-through.
 * Unmasked Status for I2C0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_I2C0_PRIO2_MASK 0x00001000
#define IAXXX_PCTRL_HMD_INTR_STS0_I2C0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_I2C0_PRIO2_POS 12
#define IAXXX_PCTRL_HMD_INTR_STS0_I2C0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_I2C0_PRIO2_DECL 12

/*
 * Status for I2C1_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 4.
 * All Interrupts are Level pass-through.
 * Unmasked Status for I2C1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_I2C1_PRIO2_MASK 0x00002000
#define IAXXX_PCTRL_HMD_INTR_STS0_I2C1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_I2C1_PRIO2_POS 13
#define IAXXX_PCTRL_HMD_INTR_STS0_I2C1_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_I2C1_PRIO2_DECL 13

/*
 * Status for UART0_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 5.
 * All Interrupts are Level pass-through.
 * Unmasked Status for UART0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_UART0_PRIO2_MASK 0x00010000
#define IAXXX_PCTRL_HMD_INTR_STS0_UART0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_UART0_PRIO2_POS 16
#define IAXXX_PCTRL_HMD_INTR_STS0_UART0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_UART0_PRIO2_DECL 16

/*
 * Status for UART1_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 5.
 * All Interrupts are Level pass-through.
 * Unmasked Status for UART1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_UART1_PRIO2_MASK 0x00020000
#define IAXXX_PCTRL_HMD_INTR_STS0_UART1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_UART1_PRIO2_POS 17
#define IAXXX_PCTRL_HMD_INTR_STS0_UART1_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_UART1_PRIO2_DECL 17

/*
 * Status for SPI0_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 6.
 * All Interrupts are Level pass-through.
 * Unmasked Status for SPI0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_SPI0_PRIO2_MASK 0x00100000
#define IAXXX_PCTRL_HMD_INTR_STS0_SPI0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_SPI0_PRIO2_POS 20
#define IAXXX_PCTRL_HMD_INTR_STS0_SPI0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_SPI0_PRIO2_DECL 20

/*
 * Status for SPI1_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 6.
 * All Interrupts are Level pass-through.
 * Unmasked Status for SPI1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_SPI1_PRIO2_MASK 0x00200000
#define IAXXX_PCTRL_HMD_INTR_STS0_SPI1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_SPI1_PRIO2_POS 21
#define IAXXX_PCTRL_HMD_INTR_STS0_SPI1_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_SPI1_PRIO2_DECL 21

/*
 * Status for ARDBEG_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 6.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Ardbeg interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_ARDBEG_PRIO2_MASK 0x01000000
#define IAXXX_PCTRL_HMD_INTR_STS0_ARDBEG_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_ARDBEG_PRIO2_POS 24
#define IAXXX_PCTRL_HMD_INTR_STS0_ARDBEG_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_ARDBEG_PRIO2_DECL 24

/*
 * Status for DMAC_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 7.
 * All Interrupts are Latched level.
 * Unmasked Status for DMAC interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_DMAC_PRIO2_MASK 0x02000000
#define IAXXX_PCTRL_HMD_INTR_STS0_DMAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_DMAC_PRIO2_POS 25
#define IAXXX_PCTRL_HMD_INTR_STS0_DMAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_DMAC_PRIO2_DECL 25

/*
 * Status for GPIO_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 8.
 * All Interrupts are Level pass-through.
 * Unmasked Status for GPIO interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_GPIO_PRIO2_MASK 0x04000000
#define IAXXX_PCTRL_HMD_INTR_STS0_GPIO_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_GPIO_PRIO2_POS 26
#define IAXXX_PCTRL_HMD_INTR_STS0_GPIO_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_GPIO_PRIO2_DECL 26

/*
 * Status for REG_TRIG_HMD_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 9.
 * All Interrupts are Latched level.
 * Unmasked Status for Register trigger for interrupt to HMD (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_REG_TRIG_HMD_PRIO2_MASK 0x08000000
#define IAXXX_PCTRL_HMD_INTR_STS0_REG_TRIG_HMD_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_REG_TRIG_HMD_PRIO2_POS 27
#define IAXXX_PCTRL_HMD_INTR_STS0_REG_TRIG_HMD_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_REG_TRIG_HMD_PRIO2_DECL 27

/*
 * Status for DMX2HMD_IPC0_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 9.
 * All Interrupts are Latched level.
 * Unmasked Status for DMX to HMD IPC0 interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_DMX2HMD_IPC0_PRIO2_MASK 0x20000000
#define IAXXX_PCTRL_HMD_INTR_STS0_DMX2HMD_IPC0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_DMX2HMD_IPC0_PRIO2_POS 29
#define IAXXX_PCTRL_HMD_INTR_STS0_DMX2HMD_IPC0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_DMX2HMD_IPC0_PRIO2_DECL 29

/*
 * Status for DMX_WAITI_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 9.
 * All Interrupts are Latched level.
 * Unmasked Status for DMX Waiti interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS0_DMX_WAITI_PRIO2_MASK 0x80000000
#define IAXXX_PCTRL_HMD_INTR_STS0_DMX_WAITI_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS0_DMX_WAITI_PRIO2_POS 31
#define IAXXX_PCTRL_HMD_INTR_STS0_DMX_WAITI_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS0_DMX_WAITI_PRIO2_DECL 31

/*** PCTRL_HMD_INTR_STS1 (0x40021040) ***/
/*
 * Status for masked interrupts to HMD. Status for equivalent unmasked
 * interrupts is in the <a
 * href="#D4080.PCTRL.HMD_INTR_RAW_STS1">PCTRL:HMD_INTR_RAW_STS1</a>
 * register.
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_ADDR (0x40021040)
#define IAXXX_PCTRL_HMD_INTR_STS1_MASK_VAL 0x007fff3f
#define IAXXX_PCTRL_HMD_INTR_STS1_RMASK_VAL 0x007fff3f
#define IAXXX_PCTRL_HMD_INTR_STS1_WMASK_VAL 0x00000000
#define IAXXX_PCTRL_HMD_INTR_STS1_RESET_VAL 0x00000000

/*
 * Status for DMAC_PAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Unauthorized access to DMAC registers (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_DMAC_PAC_PRIO2_MASK 0x00000001
#define IAXXX_PCTRL_HMD_INTR_STS1_DMAC_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_DMAC_PAC_PRIO2_POS 0
#define IAXXX_PCTRL_HMD_INTR_STS1_DMAC_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_DMAC_PAC_PRIO2_DECL 0

/*
 * Status for GLBL_PAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Unauthorized access error to global memory (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_GLBL_PAC_PRIO2_MASK 0x00000002
#define IAXXX_PCTRL_HMD_INTR_STS1_GLBL_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_GLBL_PAC_PRIO2_POS 1
#define IAXXX_PCTRL_HMD_INTR_STS1_GLBL_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_GLBL_PAC_PRIO2_DECL 1

/*
 * Status for HMD_PAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Unmasked Status for HMD PAC exception error (Because of inbound accesses
 * to DMX from other cores) (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_PAC_PRIO2_MASK 0x00000004
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_PAC_PRIO2_POS 2
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_PAC_PRIO2_DECL 2

/*
 * Status for DMX_PAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Unmasked Status for DMX PAC exception error (Because of inbound accesses
 * to DMX from other cores) (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_PAC_PRIO2_MASK 0x00000008
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_PAC_PRIO2_POS 3
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_PAC_PRIO2_DECL 3

/*
 * Status for HMD_MAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Unmasked Status for HMD MAC exception error (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_MAC_PRIO2_MASK 0x00000010
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_MAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_MAC_PRIO2_POS 4
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_MAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_MAC_PRIO2_DECL 4

/*
 * Status for DMX_MAC_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Unmasked Status for DMX MAC exception error (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_MAC_PRIO2_MASK 0x00000020
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_MAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_MAC_PRIO2_POS 5
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_MAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_MAC_PRIO2_DECL 5

/*
 * Status for H2P0_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 10.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Unauthorized access to H2P0 peripherals (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P0_PRIO2_MASK 0x00000100
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P0_PRIO2_POS 8
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P0_PRIO2_DECL 8

/*
 * Status for H2P1_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 10.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Unauthorized access to H2P1 peripherals (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P1_PRIO2_MASK 0x00000200
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P1_PRIO2_POS 9
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P1_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P1_PRIO2_DECL 9

/*
 * Status for H2P2_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 10.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Unauthorized access to H2P2 peripherals (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P2_PRIO2_MASK 0x00000400
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P2_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P2_PRIO2_POS 10
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P2_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P2_PRIO2_DECL 10

/*
 * Status for H2P3_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 10.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Unauthorized access to H2P3 peripherals (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P3_PRIO2_MASK 0x00000800
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P3_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P3_PRIO2_POS 11
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P3_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_H2P3_PRIO2_DECL 11

/*
 * Status for H2X_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 10.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Unauthorized access error to XLMI over AHB bus. There
 * is no access protection over XLMI interface (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_H2X_PRIO2_MASK 0x00001000
#define IAXXX_PCTRL_HMD_INTR_STS1_H2X_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_H2X_PRIO2_POS 12
#define IAXXX_PCTRL_HMD_INTR_STS1_H2X_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_H2X_PRIO2_DECL 12

/*
 * Status for HMD_HRESP_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Unmasked Status for HMD's HRESP error interrupt for writes (PRIO2 C
 * Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_HRESP_PRIO2_MASK 0x00002000
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_HRESP_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_HRESP_PRIO2_POS 13
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_HRESP_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_HRESP_PRIO2_DECL 13

/*
 * Status for DMX_HRESP_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Latched level.
 * Unmasked Status for DMX's HRESP error interrupt for writes (PRIO2 C
 * Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_HRESP_PRIO2_MASK 0x00004000
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_HRESP_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_HRESP_PRIO2_POS 14
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_HRESP_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_HRESP_PRIO2_DECL 14

/*
 * Status for PREADY_ERR_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 10.
 * All Interrupts are Level pass-through.
 * Unmasked Status for CNRx's PREADY error interrupt for writes (PRIO2 C
 * Callable)
 *
 Software must read all ERR_PADDR registers to know the source of this
 * interrupt as all interrupts are merged together and presented to PCTRL.
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_PREADY_ERR_PRIO2_MASK 0x00008000
#define IAXXX_PCTRL_HMD_INTR_STS1_PREADY_ERR_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_PREADY_ERR_PRIO2_POS 15
#define IAXXX_PCTRL_HMD_INTR_STS1_PREADY_ERR_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_PREADY_ERR_PRIO2_DECL 15

/*
 * Status for APLL_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 11.
 * All Interrupts are Latched level.
 * Unmasked Status for APLL Lock-to-Unlock and Unlock-to-Lock interrupt
 * (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_APLL_PRIO2_MASK 0x00010000
#define IAXXX_PCTRL_HMD_INTR_STS1_APLL_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_APLL_PRIO2_POS 16
#define IAXXX_PCTRL_HMD_INTR_STS1_APLL_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_APLL_PRIO2_DECL 16

/*
 * Status for MPLL_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 11.
 * All Interrupts are Latched level.
 * Unmasked Status for MPLL Lock-to-Unlock and Unlock-to-Lock interrupt
 * (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_MPLL_PRIO2_MASK 0x00020000
#define IAXXX_PCTRL_HMD_INTR_STS1_MPLL_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_MPLL_PRIO2_POS 17
#define IAXXX_PCTRL_HMD_INTR_STS1_MPLL_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_MPLL_PRIO2_DECL 17

/*
 * Status for CLK_DETECT_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Clock detection interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_CLK_DETECT_PRIO2_MASK 0x00040000
#define IAXXX_PCTRL_HMD_INTR_STS1_CLK_DETECT_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_CLK_DETECT_PRIO2_POS 18
#define IAXXX_PCTRL_HMD_INTR_STS1_CLK_DETECT_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_CLK_DETECT_PRIO2_DECL 18

/*
 * Status for PLL_SWITCH_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Level pass-through.
 * Unmasked Status for PLL clock switch interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_PLL_SWITCH_PRIO2_MASK 0x00080000
#define IAXXX_PCTRL_HMD_INTR_STS1_PLL_SWITCH_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_PLL_SWITCH_PRIO2_POS 19
#define IAXXX_PCTRL_HMD_INTR_STS1_PLL_SWITCH_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_PLL_SWITCH_PRIO2_DECL 19

/*
 * Status for HMD_DLS_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Audio Fabric Dead Line Scheduler interrupt to HMD
 * (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_DLS_PRIO2_MASK 0x00100000
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_DLS_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_DLS_PRIO2_POS 20
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_DLS_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_HMD_DLS_PRIO2_DECL 20

/*
 * Status for DMX_DLS_PRIO2 interrupt(s) mapped to priority level 2,
 * interrupt 11.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Audio Fabric Dead Line Scheduler interrupt to DMX
 * (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_DLS_PRIO2_MASK 0x00200000
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_DLS_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_DLS_PRIO2_POS 21
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_DLS_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_DMX_DLS_PRIO2_DECL 21

/*
 * Status for AF_ERR_PRIO2 interrupt(s) mapped to priority level 2, interrupt
 * 11.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Audio Fabric Channel Error interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS1_AF_ERR_PRIO2_MASK 0x00400000
#define IAXXX_PCTRL_HMD_INTR_STS1_AF_ERR_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS1_AF_ERR_PRIO2_POS 22
#define IAXXX_PCTRL_HMD_INTR_STS1_AF_ERR_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS1_AF_ERR_PRIO2_DECL 22

/*** PCTRL_HMD_INTR_STS2 (0x40021044) ***/
/*
 * Status for masked interrupts to HMD. Status for equivalent unmasked
 * interrupts is in the <a
 * href="#D4080.PCTRL.HMD_INTR_RAW_STS2">PCTRL:HMD_INTR_RAW_STS2</a>
 * register.
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_ADDR (0x40021044)
#define IAXXX_PCTRL_HMD_INTR_STS2_MASK_VAL 0xa7333ff1
#define IAXXX_PCTRL_HMD_INTR_STS2_RMASK_VAL 0xa7333ff1
#define IAXXX_PCTRL_HMD_INTR_STS2_WMASK_VAL 0x00000000
#define IAXXX_PCTRL_HMD_INTR_STS2_RESET_VAL 0x00000000

/*
 * Status for REG_TRIG_HMD_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 12.
 * All Interrupts are Latched level.
 * Unmasked Status for Register trigger for interrupt to HMD (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_REG_TRIG_HMD_PRIO3_MASK 0x00000001
#define IAXXX_PCTRL_HMD_INTR_STS2_REG_TRIG_HMD_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_REG_TRIG_HMD_PRIO3_POS 0
#define IAXXX_PCTRL_HMD_INTR_STS2_REG_TRIG_HMD_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_REG_TRIG_HMD_PRIO3_DECL 0

/*
 * Status for WCPT0_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 13.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 0 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT0_PRIO3_MASK 0x00000010
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT0_PRIO3_POS 4
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT0_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT0_PRIO3_DECL 4

/*
 * Status for WCPT1_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 13.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 1 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT1_PRIO3_MASK 0x00000020
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT1_PRIO3_POS 5
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT1_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT1_PRIO3_DECL 5

/*
 * Status for WCPT2_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 13.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 2 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT2_PRIO3_MASK 0x00000040
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT2_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT2_PRIO3_POS 6
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT2_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT2_PRIO3_DECL 6

/*
 * Status for WCPT3_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 13.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 3 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT3_PRIO3_MASK 0x00000080
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT3_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT3_PRIO3_POS 7
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT3_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_WCPT3_PRIO3_DECL 7

/*
 * Status for STMR0_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 13.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR0_PRIO3_MASK 0x00000100
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR0_PRIO3_POS 8
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR0_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR0_PRIO3_DECL 8

/*
 * Status for STMR1_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 13.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR1_PRIO3_MASK 0x00000200
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR1_PRIO3_POS 9
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR1_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR1_PRIO3_DECL 9

/*
 * Status for STMR2_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 13.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 2 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR2_PRIO3_MASK 0x00000400
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR2_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR2_PRIO3_POS 10
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR2_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR2_PRIO3_DECL 10

/*
 * Status for STMR3_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 13.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 3 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR3_PRIO3_MASK 0x00000800
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR3_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR3_PRIO3_POS 11
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR3_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_STMR3_PRIO3_DECL 11

/*
 * Status for I2C0_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 14.
 * All Interrupts are Level pass-through.
 * Unmasked Status for I2C0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_I2C0_PRIO3_MASK 0x00001000
#define IAXXX_PCTRL_HMD_INTR_STS2_I2C0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_I2C0_PRIO3_POS 12
#define IAXXX_PCTRL_HMD_INTR_STS2_I2C0_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_I2C0_PRIO3_DECL 12

/*
 * Status for I2C1_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 14.
 * All Interrupts are Level pass-through.
 * Unmasked Status for I2C1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_I2C1_PRIO3_MASK 0x00002000
#define IAXXX_PCTRL_HMD_INTR_STS2_I2C1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_I2C1_PRIO3_POS 13
#define IAXXX_PCTRL_HMD_INTR_STS2_I2C1_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_I2C1_PRIO3_DECL 13

/*
 * Status for UART0_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 15.
 * All Interrupts are Level pass-through.
 * Unmasked Status for UART0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_UART0_PRIO3_MASK 0x00010000
#define IAXXX_PCTRL_HMD_INTR_STS2_UART0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_UART0_PRIO3_POS 16
#define IAXXX_PCTRL_HMD_INTR_STS2_UART0_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_UART0_PRIO3_DECL 16

/*
 * Status for UART1_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 15.
 * All Interrupts are Level pass-through.
 * Unmasked Status for UART1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_UART1_PRIO3_MASK 0x00020000
#define IAXXX_PCTRL_HMD_INTR_STS2_UART1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_UART1_PRIO3_POS 17
#define IAXXX_PCTRL_HMD_INTR_STS2_UART1_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_UART1_PRIO3_DECL 17

/*
 * Status for SPI0_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 16.
 * All Interrupts are Level pass-through.
 * Unmasked Status for SPI0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_SPI0_PRIO3_MASK 0x00100000
#define IAXXX_PCTRL_HMD_INTR_STS2_SPI0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_SPI0_PRIO3_POS 20
#define IAXXX_PCTRL_HMD_INTR_STS2_SPI0_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_SPI0_PRIO3_DECL 20

/*
 * Status for SPI1_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 16.
 * All Interrupts are Level pass-through.
 * Unmasked Status for SPI1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_SPI1_PRIO3_MASK 0x00200000
#define IAXXX_PCTRL_HMD_INTR_STS2_SPI1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_SPI1_PRIO3_POS 21
#define IAXXX_PCTRL_HMD_INTR_STS2_SPI1_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_SPI1_PRIO3_DECL 21

/*
 * Status for ARDBEG_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 16.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Ardbeg interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_ARDBEG_PRIO3_MASK 0x01000000
#define IAXXX_PCTRL_HMD_INTR_STS2_ARDBEG_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_ARDBEG_PRIO3_POS 24
#define IAXXX_PCTRL_HMD_INTR_STS2_ARDBEG_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_ARDBEG_PRIO3_DECL 24

/*
 * Status for DMAC_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 17.
 * All Interrupts are Latched level.
 * Unmasked Status for DMAC interrupt (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_DMAC_PRIO3_MASK 0x02000000
#define IAXXX_PCTRL_HMD_INTR_STS2_DMAC_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_DMAC_PRIO3_POS 25
#define IAXXX_PCTRL_HMD_INTR_STS2_DMAC_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_DMAC_PRIO3_DECL 25

/*
 * Status for GPIO_PRIO3 interrupt(s) mapped to priority level 3, interrupt
 * 18.
 * All Interrupts are Level pass-through.
 * Unmasked Status for GPIO interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_GPIO_PRIO3_MASK 0x04000000
#define IAXXX_PCTRL_HMD_INTR_STS2_GPIO_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_GPIO_PRIO3_POS 26
#define IAXXX_PCTRL_HMD_INTR_STS2_GPIO_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_GPIO_PRIO3_DECL 26

/*
 * Status for DMX2HMD_IPC1_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 19.
 * All Interrupts are Latched level.
 * Unmasked Status for DMX to HMD IPC1 interrupt (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_DMX2HMD_IPC1_PRIO3_MASK 0x20000000
#define IAXXX_PCTRL_HMD_INTR_STS2_DMX2HMD_IPC1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_DMX2HMD_IPC1_PRIO3_POS 29
#define IAXXX_PCTRL_HMD_INTR_STS2_DMX2HMD_IPC1_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_DMX2HMD_IPC1_PRIO3_DECL 29

/*
 * Status for DMX_WAITI_PRIO3 interrupt(s) mapped to priority level 3,
 * interrupt 19.
 * All Interrupts are Latched level.
 * Unmasked Status for DMX Waiti interrupt (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS2_DMX_WAITI_PRIO3_MASK 0x80000000
#define IAXXX_PCTRL_HMD_INTR_STS2_DMX_WAITI_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS2_DMX_WAITI_PRIO3_POS 31
#define IAXXX_PCTRL_HMD_INTR_STS2_DMX_WAITI_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS2_DMX_WAITI_PRIO3_DECL 31

/*** PCTRL_HMD_INTR_STS3 (0x40021048) ***/
/*
 * Status for masked interrupts to HMD. Status for equivalent unmasked
 * interrupts is in the <a
 * href="#D4080.PCTRL.HMD_INTR_RAW_STS3">PCTRL:HMD_INTR_RAW_STS3</a>
 * register.
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_ADDR (0x40021048)
#define IAXXX_PCTRL_HMD_INTR_STS3_MASK_VAL 0xa7333ff0
#define IAXXX_PCTRL_HMD_INTR_STS3_RMASK_VAL 0xa7333ff0
#define IAXXX_PCTRL_HMD_INTR_STS3_WMASK_VAL 0x00000000
#define IAXXX_PCTRL_HMD_INTR_STS3_RESET_VAL 0x00000000

/*
 * Status for WCPT0_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 21.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 0 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT0_PRIO4_MASK 0x00000010
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT0_PRIO4_POS 4
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT0_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT0_PRIO4_DECL 4

/*
 * Status for WCPT1_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 21.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 1 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT1_PRIO4_MASK 0x00000020
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT1_PRIO4_POS 5
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT1_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT1_PRIO4_DECL 5

/*
 * Status for WCPT2_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 21.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 2 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT2_PRIO4_MASK 0x00000040
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT2_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT2_PRIO4_POS 6
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT2_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT2_PRIO4_DECL 6

/*
 * Status for WCPT3_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 21.
 * All Interrupts are Latched level.
 * Unmasked Status for Wall Clock Presentation Timer 3 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT3_PRIO4_MASK 0x00000080
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT3_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT3_PRIO4_POS 7
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT3_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_WCPT3_PRIO4_DECL 7

/*
 * Status for STMR0_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 21.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR0_PRIO4_MASK 0x00000100
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR0_PRIO4_POS 8
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR0_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR0_PRIO4_DECL 8

/*
 * Status for STMR1_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 21.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR1_PRIO4_MASK 0x00000200
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR1_PRIO4_POS 9
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR1_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR1_PRIO4_DECL 9

/*
 * Status for STMR2_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 21.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 2 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR2_PRIO4_MASK 0x00000400
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR2_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR2_PRIO4_POS 10
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR2_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR2_PRIO4_DECL 10

/*
 * Status for STMR3_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 21.
 * All Interrupts are Latched level.
 * Unmasked Status for Sensor Timer 3 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR3_PRIO4_MASK 0x00000800
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR3_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR3_PRIO4_POS 11
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR3_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_STMR3_PRIO4_DECL 11

/*
 * Status for I2C0_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 22.
 * All Interrupts are Level pass-through.
 * Unmasked Status for I2C0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_I2C0_PRIO4_MASK 0x00001000
#define IAXXX_PCTRL_HMD_INTR_STS3_I2C0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_I2C0_PRIO4_POS 12
#define IAXXX_PCTRL_HMD_INTR_STS3_I2C0_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_I2C0_PRIO4_DECL 12

/*
 * Status for I2C1_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 22.
 * All Interrupts are Level pass-through.
 * Unmasked Status for I2C1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_I2C1_PRIO4_MASK 0x00002000
#define IAXXX_PCTRL_HMD_INTR_STS3_I2C1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_I2C1_PRIO4_POS 13
#define IAXXX_PCTRL_HMD_INTR_STS3_I2C1_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_I2C1_PRIO4_DECL 13

/*
 * Status for UART0_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 23.
 * All Interrupts are Level pass-through.
 * Unmasked Status for UART0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_UART0_PRIO4_MASK 0x00010000
#define IAXXX_PCTRL_HMD_INTR_STS3_UART0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_UART0_PRIO4_POS 16
#define IAXXX_PCTRL_HMD_INTR_STS3_UART0_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_UART0_PRIO4_DECL 16

/*
 * Status for UART1_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 23.
 * All Interrupts are Level pass-through.
 * Unmasked Status for UART1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_UART1_PRIO4_MASK 0x00020000
#define IAXXX_PCTRL_HMD_INTR_STS3_UART1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_UART1_PRIO4_POS 17
#define IAXXX_PCTRL_HMD_INTR_STS3_UART1_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_UART1_PRIO4_DECL 17

/*
 * Status for SPI0_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 24.
 * All Interrupts are Level pass-through.
 * Unmasked Status for SPI0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_SPI0_PRIO4_MASK 0x00100000
#define IAXXX_PCTRL_HMD_INTR_STS3_SPI0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_SPI0_PRIO4_POS 20
#define IAXXX_PCTRL_HMD_INTR_STS3_SPI0_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_SPI0_PRIO4_DECL 20

/*
 * Status for SPI1_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 24.
 * All Interrupts are Level pass-through.
 * Unmasked Status for SPI1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_SPI1_PRIO4_MASK 0x00200000
#define IAXXX_PCTRL_HMD_INTR_STS3_SPI1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_SPI1_PRIO4_POS 21
#define IAXXX_PCTRL_HMD_INTR_STS3_SPI1_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_SPI1_PRIO4_DECL 21

/*
 * Status for ARDBEG_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 24.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Ardbeg interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_ARDBEG_PRIO4_MASK 0x01000000
#define IAXXX_PCTRL_HMD_INTR_STS3_ARDBEG_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_ARDBEG_PRIO4_POS 24
#define IAXXX_PCTRL_HMD_INTR_STS3_ARDBEG_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_ARDBEG_PRIO4_DECL 24

/*
 * Status for DMAC_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 25.
 * All Interrupts are Latched level.
 * Unmasked Status for DMAC interrupt (PRIO4 non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_DMAC_PRIO4_MASK 0x02000000
#define IAXXX_PCTRL_HMD_INTR_STS3_DMAC_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_DMAC_PRIO4_POS 25
#define IAXXX_PCTRL_HMD_INTR_STS3_DMAC_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_DMAC_PRIO4_DECL 25

/*
 * Status for GPIO_PRIO4 interrupt(s) mapped to priority level 4, interrupt
 * 26.
 * All Interrupts are Level pass-through.
 * Unmasked Status for GPIO interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_GPIO_PRIO4_MASK 0x04000000
#define IAXXX_PCTRL_HMD_INTR_STS3_GPIO_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_GPIO_PRIO4_POS 26
#define IAXXX_PCTRL_HMD_INTR_STS3_GPIO_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_GPIO_PRIO4_DECL 26

/*
 * Status for DMX2HMD_IPC0_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 27.
 * All Interrupts are Latched level.
 * Unmasked Status for DMX to HMD IPC0 interrupt (PRIO4 non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_DMX2HMD_IPC0_PRIO4_MASK 0x20000000
#define IAXXX_PCTRL_HMD_INTR_STS3_DMX2HMD_IPC0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_DMX2HMD_IPC0_PRIO4_POS 29
#define IAXXX_PCTRL_HMD_INTR_STS3_DMX2HMD_IPC0_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_DMX2HMD_IPC0_PRIO4_DECL 29

/*
 * Status for DMX_WAITI_PRIO4 interrupt(s) mapped to priority level 4,
 * interrupt 27.
 * All Interrupts are Latched level.
 * Unmasked Status for DMX Waiti interrupt (PRIO4 non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS3_DMX_WAITI_PRIO4_MASK 0x80000000
#define IAXXX_PCTRL_HMD_INTR_STS3_DMX_WAITI_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS3_DMX_WAITI_PRIO4_POS 31
#define IAXXX_PCTRL_HMD_INTR_STS3_DMX_WAITI_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS3_DMX_WAITI_PRIO4_DECL 31

/*** PCTRL_HMD_INTR_STS4 (0x4002104c) ***/
/*
 * Status for masked interrupts to HMD. Status for equivalent unmasked
 * interrupts is in the <a
 * href="#D4080.PCTRL.HMD_INTR_RAW_STS4">PCTRL:HMD_INTR_RAW_STS4</a>
 * register.
 */
#define IAXXX_PCTRL_HMD_INTR_STS4_ADDR (0x4002104c)
#define IAXXX_PCTRL_HMD_INTR_STS4_MASK_VAL 0x00000f31
#define IAXXX_PCTRL_HMD_INTR_STS4_RMASK_VAL 0x00000f31
#define IAXXX_PCTRL_HMD_INTR_STS4_WMASK_VAL 0x00000000
#define IAXXX_PCTRL_HMD_INTR_STS4_RESET_VAL 0x00000000

/*
 * Status for DMAC_PRIO5 interrupt(s) mapped to priority level 5, interrupt
 * 29.
 * All Interrupts are Latched level.
 * Unmasked Status for DMAC interrupt (PRIO5 non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS4_DMAC_PRIO5_MASK 0x00000001
#define IAXXX_PCTRL_HMD_INTR_STS4_DMAC_PRIO5_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS4_DMAC_PRIO5_POS 0
#define IAXXX_PCTRL_HMD_INTR_STS4_DMAC_PRIO5_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS4_DMAC_PRIO5_DECL 0

/*
 * Status for HMD_DLS_PRIO5 interrupt(s) mapped to priority level 5,
 * interrupt 30.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Audio Fabric Dead Line Scheduler interrupt to HMD
 * (PRIO5 non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS4_HMD_DLS_PRIO5_MASK 0x00000010
#define IAXXX_PCTRL_HMD_INTR_STS4_HMD_DLS_PRIO5_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS4_HMD_DLS_PRIO5_POS 4
#define IAXXX_PCTRL_HMD_INTR_STS4_HMD_DLS_PRIO5_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS4_HMD_DLS_PRIO5_DECL 4

/*
 * Status for DMX_DLS_PRIO5 interrupt(s) mapped to priority level 5,
 * interrupt 30.
 * All Interrupts are Level pass-through.
 * Unmasked Status for Audio Fabric Dead Line Scheduler interrupt to DMX
 * (PRIO5 non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS4_DMX_DLS_PRIO5_MASK 0x00000020
#define IAXXX_PCTRL_HMD_INTR_STS4_DMX_DLS_PRIO5_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS4_DMX_DLS_PRIO5_POS 5
#define IAXXX_PCTRL_HMD_INTR_STS4_DMX_DLS_PRIO5_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS4_DMX_DLS_PRIO5_DECL 5

/*
 * Status for STMR0_NMI interrupt(s) mapped to priority level nmi, interrupt
 * 31.
 * All Interrupts are Latched level.
 * Unmasked Status for STMR (Watchdog) interrupt from STMR0 (NMI non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR0_NMI_MASK 0x00000100
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR0_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR0_NMI_POS 8
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR0_NMI_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR0_NMI_DECL 8

/*
 * Status for STMR1_NMI interrupt(s) mapped to priority level nmi, interrupt
 * 31.
 * All Interrupts are Latched level.
 * Unmasked Status for STMR (Watchdog) interrupt from STMR1 (NMI non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR1_NMI_MASK 0x00000200
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR1_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR1_NMI_POS 9
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR1_NMI_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR1_NMI_DECL 9

/*
 * Status for STMR2_NMI interrupt(s) mapped to priority level nmi, interrupt
 * 31.
 * All Interrupts are Latched level.
 * Unmasked Status for STMR (Watchdog) interrupt from STMR2 (NMI non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR2_NMI_MASK 0x00000400
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR2_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR2_NMI_POS 10
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR2_NMI_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR2_NMI_DECL 10

/*
 * Status for STMR3_NMI interrupt(s) mapped to priority level nmi, interrupt
 * 31.
 * All Interrupts are Latched level.
 * Unmasked Status for STMR (Watchdog) interrupt from STMR3 (NMI non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR3_NMI_MASK 0x00000800
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR3_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR3_NMI_POS 11
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR3_NMI_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_STS4_STMR3_NMI_DECL 11

/*** PCTRL_DMX_INTR_UNMASK0 (0x40021050) ***/
/*
 * Unmask interrupts to DMX.
 * A '0' in a bit position masks the interrupt, and
 * a '1' in a bit position unmasks the interrupt.
 *
 It is recommended for Software to clear the RAW_STS before unmasking an
 * interrupt to prevent reporting of a past event.
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_ADDR (0x40021050)
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_MASK_VAL 0x5f333ff0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_RMASK_VAL 0x5f333ff0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WMASK_VAL 0x5f333ff0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_RESET_VAL 0x00000000

/*
 * Unmask WCPT0_PRIO2 interrupts mapped to priority level 2, interrupt 3.
 * Unmask control for Wall Clock Presentation Timer 0 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT0_PRIO2_MASK 0x00000010
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT0_PRIO2_POS 4
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT0_PRIO2_DECL 4

/*
 * Unmask WCPT1_PRIO2 interrupts mapped to priority level 2, interrupt 3.
 * Unmask control for Wall Clock Presentation Timer 1 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT1_PRIO2_MASK 0x00000020
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT1_PRIO2_POS 5
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT1_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT1_PRIO2_DECL 5

/*
 * Unmask WCPT2_PRIO2 interrupts mapped to priority level 2, interrupt 3.
 * Unmask control for Wall Clock Presentation Timer 2 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT2_PRIO2_MASK 0x00000040
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT2_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT2_PRIO2_POS 6
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT2_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT2_PRIO2_DECL 6

/*
 * Unmask WCPT3_PRIO2 interrupts mapped to priority level 2, interrupt 3.
 * Unmask control for Wall Clock Presentation Timer 3 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT3_PRIO2_MASK 0x00000080
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT3_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT3_PRIO2_POS 7
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT3_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_WCPT3_PRIO2_DECL 7

/*
 * Unmask STMR0_PRIO2 interrupts mapped to priority level 2, interrupt 3.
 * Unmask control for Sensor Timer 0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR0_PRIO2_MASK 0x00000100
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR0_PRIO2_POS 8
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR0_PRIO2_DECL 8

/*
 * Unmask STMR1_PRIO2 interrupts mapped to priority level 2, interrupt 3.
 * Unmask control for Sensor Timer 1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR1_PRIO2_MASK 0x00000200
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR1_PRIO2_POS 9
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR1_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR1_PRIO2_DECL 9

/*
 * Unmask STMR2_PRIO2 interrupts mapped to priority level 2, interrupt 3.
 * Unmask control for Sensor Timer 2 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR2_PRIO2_MASK 0x00000400
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR2_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR2_PRIO2_POS 10
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR2_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR2_PRIO2_DECL 10

/*
 * Unmask STMR3_PRIO2 interrupts mapped to priority level 2, interrupt 3.
 * Unmask control for Sensor Timer 3 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR3_PRIO2_MASK 0x00000800
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR3_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR3_PRIO2_POS 11
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR3_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_STMR3_PRIO2_DECL 11

/*
 * Unmask I2C0_PRIO2 interrupts mapped to priority level 2, interrupt 4.
 * Unmask control for I2C0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_I2C0_PRIO2_MASK 0x00001000
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_I2C0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_I2C0_PRIO2_POS 12
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_I2C0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_I2C0_PRIO2_DECL 12

/*
 * Unmask I2C1_PRIO2 interrupts mapped to priority level 2, interrupt 4.
 * Unmask control for I2C1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_I2C1_PRIO2_MASK 0x00002000
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_I2C1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_I2C1_PRIO2_POS 13
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_I2C1_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_I2C1_PRIO2_DECL 13

/*
 * Unmask UART0_PRIO2 interrupts mapped to priority level 2, interrupt 5.
 * Unmask control for UART0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_UART0_PRIO2_MASK 0x00010000
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_UART0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_UART0_PRIO2_POS 16
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_UART0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_UART0_PRIO2_DECL 16

/*
 * Unmask UART1_PRIO2 interrupts mapped to priority level 2, interrupt 5.
 * Unmask control for UART1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_UART1_PRIO2_MASK 0x00020000
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_UART1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_UART1_PRIO2_POS 17
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_UART1_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_UART1_PRIO2_DECL 17

/*
 * Unmask SPI0_PRIO2 interrupts mapped to priority level 2, interrupt 6.
 * Unmask control for SPI0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_SPI0_PRIO2_MASK 0x00100000
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_SPI0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_SPI0_PRIO2_POS 20
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_SPI0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_SPI0_PRIO2_DECL 20

/*
 * Unmask SPI1_PRIO2 interrupts mapped to priority level 2, interrupt 6.
 * Unmask control for SPI1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_SPI1_PRIO2_MASK 0x00200000
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_SPI1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_SPI1_PRIO2_POS 21
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_SPI1_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_SPI1_PRIO2_DECL 21

/*
 * Unmask ARDBEG_PRIO2 interrupts mapped to priority level 2, interrupt 6.
 * Unmask control for Ardbeg interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_ARDBEG_PRIO2_MASK 0x01000000
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_ARDBEG_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_ARDBEG_PRIO2_POS 24
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_ARDBEG_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_ARDBEG_PRIO2_DECL 24

/*
 * Unmask DMAC_PRIO2 interrupts mapped to priority level 2, interrupt 7.
 * Unmask control for DMAC interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_DMAC_PRIO2_MASK 0x02000000
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_DMAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_DMAC_PRIO2_POS 25
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_DMAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_DMAC_PRIO2_DECL 25

/*
 * Unmask GPIO_PRIO2 interrupts mapped to priority level 2, interrupt 8.
 * Unmask control for GPIO interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_GPIO_PRIO2_MASK 0x04000000
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_GPIO_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_GPIO_PRIO2_POS 26
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_GPIO_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_GPIO_PRIO2_DECL 26

/*
 * Unmask REG_TRIG_DMX_PRIO2 interrupts mapped to priority level 2, interrupt
 * 9.
 * Unmask control for Register trigger for interrupt to DMX (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_REG_TRIG_DMX_PRIO2_MASK 0x08000000
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_REG_TRIG_DMX_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_REG_TRIG_DMX_PRIO2_POS 27
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_REG_TRIG_DMX_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_REG_TRIG_DMX_PRIO2_DECL 27

/*
 * Unmask HMD2DMX_IPC0_PRIO2 interrupts mapped to priority level 2, interrupt
 * 9.
 * Unmask control for HMD to DMX IPC0 interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_HMD2DMX_IPC0_PRIO2_MASK 0x10000000
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_HMD2DMX_IPC0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_HMD2DMX_IPC0_PRIO2_POS 28
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_HMD2DMX_IPC0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_HMD2DMX_IPC0_PRIO2_DECL 28

/*
 * Unmask HMD_WAITI_PRIO2 interrupts mapped to priority level 2, interrupt 9.
 * Unmask control for HMD Waiti interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_HMD_WAITI_PRIO2_MASK 0x40000000
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_HMD_WAITI_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_HMD_WAITI_PRIO2_POS 30
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_HMD_WAITI_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK0_HMD_WAITI_PRIO2_DECL 30

/*** PCTRL_DMX_INTR_UNMASK1 (0x40021054) ***/
/*
 * Unmask interrupts to DMX.
 * A '0' in a bit position masks the interrupt, and
 * a '1' in a bit position unmasks the interrupt.
 *
 It is recommended for Software to clear the RAW_STS before unmasking an
 * interrupt to prevent reporting of a past event.
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_ADDR (0x40021054)
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_MASK_VAL 0x007fff3f
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_RMASK_VAL 0x007fff3f
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_WMASK_VAL 0x007fff3f
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_RESET_VAL 0x00000000

/*
 * Unmask DMAC_PAC_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for Unauthorized access to DMAC registers (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMAC_PAC_PRIO2_MASK 0x00000001
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMAC_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMAC_PAC_PRIO2_POS 0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMAC_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMAC_PAC_PRIO2_DECL 0

/*
 * Unmask GLBL_PAC_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for Unauthorized access error to global memory (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_GLBL_PAC_PRIO2_MASK 0x00000002
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_GLBL_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_GLBL_PAC_PRIO2_POS 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_GLBL_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_GLBL_PAC_PRIO2_DECL 1

/*
 * Unmask HMD_PAC_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for HMD PAC exception error (Because of inbound accesses to
 * DMX from other cores) (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_PAC_PRIO2_MASK 0x00000004
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_PAC_PRIO2_POS 2
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_PAC_PRIO2_DECL 2

/*
 * Unmask DMX_PAC_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for DMX PAC exception error (Because of inbound accesses to
 * DMX from other cores) (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_PAC_PRIO2_MASK 0x00000008
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_PAC_PRIO2_POS 3
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_PAC_PRIO2_DECL 3

/*
 * Unmask HMD_MAC_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for HMD MAC exception error (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_MAC_PRIO2_MASK 0x00000010
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_MAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_MAC_PRIO2_POS 4
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_MAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_MAC_PRIO2_DECL 4

/*
 * Unmask DMX_MAC_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for DMX MAC exception error (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_MAC_PRIO2_MASK 0x00000020
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_MAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_MAC_PRIO2_POS 5
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_MAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_MAC_PRIO2_DECL 5

/*
 * Unmask H2P0_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for Unauthorized access to H2P0 peripherals (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P0_PRIO2_MASK 0x00000100
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P0_PRIO2_POS 8
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P0_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P0_PRIO2_DECL 8

/*
 * Unmask H2P1_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for Unauthorized access to H2P1 peripherals (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P1_PRIO2_MASK 0x00000200
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P1_PRIO2_POS 9
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P1_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P1_PRIO2_DECL 9

/*
 * Unmask H2P2_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for Unauthorized access to H2P2 peripherals (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P2_PRIO2_MASK 0x00000400
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P2_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P2_PRIO2_POS 10
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P2_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P2_PRIO2_DECL 10

/*
 * Unmask H2P3_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for Unauthorized access to H2P3 peripherals (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P3_PRIO2_MASK 0x00000800
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P3_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P3_PRIO2_POS 11
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P3_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2P3_PRIO2_DECL 11

/*
 * Unmask H2X_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for Unauthorized access error to XLMI over AHB bus. There
 * is no access protection over XLMI interface (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2X_PRIO2_MASK 0x00001000
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2X_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2X_PRIO2_POS 12
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2X_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_H2X_PRIO2_DECL 12

/*
 * Unmask HMD_HRESP_PRIO2 interrupts mapped to priority level 2, interrupt
 * 10.
 * Unmask control for HMD's HRESP error interrupt for writes (PRIO2 C
 * Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_HRESP_PRIO2_MASK 0x00002000
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_HRESP_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_HRESP_PRIO2_POS 13
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_HRESP_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_HRESP_PRIO2_DECL 13

/*
 * Unmask DMX_HRESP_PRIO2 interrupts mapped to priority level 2, interrupt
 * 10.
 * Unmask control for DMX's HRESP error interrupt for writes (PRIO2 C
 * Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_HRESP_PRIO2_MASK 0x00004000
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_HRESP_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_HRESP_PRIO2_POS 14
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_HRESP_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_HRESP_PRIO2_DECL 14

/*
 * Unmask PREADY_ERR_PRIO2 interrupts mapped to priority level 2, interrupt
 * 10.
 * Unmask control for CNRx's PREADY error interrupt for writes (PRIO2 C
 * Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_PREADY_ERR_PRIO2_MASK 0x00008000
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_PREADY_ERR_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_PREADY_ERR_PRIO2_POS 15
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_PREADY_ERR_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_PREADY_ERR_PRIO2_DECL 15

/*
 * Unmask APLL_PRIO2 interrupts mapped to priority level 2, interrupt 11.
 * Unmask control for APLL Lock-to-Unlock and Unlock-to-Lock interrupt (PRIO2
 * C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_APLL_PRIO2_MASK 0x00010000
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_APLL_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_APLL_PRIO2_POS 16
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_APLL_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_APLL_PRIO2_DECL 16

/*
 * Unmask MPLL_PRIO2 interrupts mapped to priority level 2, interrupt 11.
 * Unmask control for MPLL Lock-to-Unlock and Unlock-to-Lock interrupt (PRIO2
 * C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_MPLL_PRIO2_MASK 0x00020000
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_MPLL_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_MPLL_PRIO2_POS 17
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_MPLL_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_MPLL_PRIO2_DECL 17

/*
 * Unmask CLK_DETECT_PRIO2 interrupts mapped to priority level 2, interrupt
 * 11.
 * Unmask control for Clock detection interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_CLK_DETECT_PRIO2_MASK 0x00040000
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_CLK_DETECT_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_CLK_DETECT_PRIO2_POS 18
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_CLK_DETECT_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_CLK_DETECT_PRIO2_DECL 18

/*
 * Unmask PLL_SWITCH_PRIO2 interrupts mapped to priority level 2, interrupt
 * 11.
 * Unmask control for PLL clock switch interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_PLL_SWITCH_PRIO2_MASK 0x00080000
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_PLL_SWITCH_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_PLL_SWITCH_PRIO2_POS 19
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_PLL_SWITCH_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_PLL_SWITCH_PRIO2_DECL 19

/*
 * Unmask HMD_DLS_PRIO2 interrupts mapped to priority level 2, interrupt 11.
 * Unmask control for Audio Fabric Dead Line Scheduler interrupt to HMD
 * (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_DLS_PRIO2_MASK 0x00100000
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_DLS_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_DLS_PRIO2_POS 20
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_DLS_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_HMD_DLS_PRIO2_DECL 20

/*
 * Unmask DMX_DLS_PRIO2 interrupts mapped to priority level 2, interrupt 11.
 * Unmask control for Audio Fabric Dead Line Scheduler interrupt to DMX
 * (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_DLS_PRIO2_MASK 0x00200000
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_DLS_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_DLS_PRIO2_POS 21
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_DLS_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_DMX_DLS_PRIO2_DECL 21

/*
 * Unmask AF_ERR_PRIO2 interrupts mapped to priority level 2, interrupt 11.
 * Unmask control for Audio Fabric Channel Error interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_AF_ERR_PRIO2_MASK 0x00400000
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_AF_ERR_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_AF_ERR_PRIO2_POS 22
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_AF_ERR_PRIO2_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK1_AF_ERR_PRIO2_DECL 22

/*** PCTRL_DMX_INTR_UNMASK2 (0x40021058) ***/
/*
 * Unmask interrupts to DMX.
 * A '0' in a bit position masks the interrupt, and
 * a '1' in a bit position unmasks the interrupt.
 *
 It is recommended for Software to clear the RAW_STS before unmasking an
 * interrupt to prevent reporting of a past event.
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_ADDR (0x40021058)
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_MASK_VAL 0x57333ff1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_RMASK_VAL 0x57333ff1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WMASK_VAL 0x57333ff1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_RESET_VAL 0x00000000

/*
 * Unmask REG_TRIG_DMX_PRIO3 interrupts mapped to priority level 3, interrupt
 * 12.
 * Unmask control for Register trigger for interrupt to DMX (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_REG_TRIG_DMX_PRIO3_MASK 0x00000001
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_REG_TRIG_DMX_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_REG_TRIG_DMX_PRIO3_POS 0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_REG_TRIG_DMX_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_REG_TRIG_DMX_PRIO3_DECL 0

/*
 * Unmask WCPT0_PRIO3 interrupts mapped to priority level 3, interrupt 13.
 * Unmask control for Wall Clock Presentation Timer 0 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT0_PRIO3_MASK 0x00000010
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT0_PRIO3_POS 4
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT0_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT0_PRIO3_DECL 4

/*
 * Unmask WCPT1_PRIO3 interrupts mapped to priority level 3, interrupt 13.
 * Unmask control for Wall Clock Presentation Timer 1 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT1_PRIO3_MASK 0x00000020
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT1_PRIO3_POS 5
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT1_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT1_PRIO3_DECL 5

/*
 * Unmask WCPT2_PRIO3 interrupts mapped to priority level 3, interrupt 13.
 * Unmask control for Wall Clock Presentation Timer 2 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT2_PRIO3_MASK 0x00000040
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT2_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT2_PRIO3_POS 6
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT2_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT2_PRIO3_DECL 6

/*
 * Unmask WCPT3_PRIO3 interrupts mapped to priority level 3, interrupt 13.
 * Unmask control for Wall Clock Presentation Timer 3 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT3_PRIO3_MASK 0x00000080
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT3_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT3_PRIO3_POS 7
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT3_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_WCPT3_PRIO3_DECL 7

/*
 * Unmask STMR0_PRIO3 interrupts mapped to priority level 3, interrupt 13.
 * Unmask control for Sensor Timer 0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR0_PRIO3_MASK 0x00000100
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR0_PRIO3_POS 8
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR0_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR0_PRIO3_DECL 8

/*
 * Unmask STMR1_PRIO3 interrupts mapped to priority level 3, interrupt 13.
 * Unmask control for Sensor Timer 1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR1_PRIO3_MASK 0x00000200
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR1_PRIO3_POS 9
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR1_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR1_PRIO3_DECL 9

/*
 * Unmask STMR2_PRIO3 interrupts mapped to priority level 3, interrupt 13.
 * Unmask control for Sensor Timer 2 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR2_PRIO3_MASK 0x00000400
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR2_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR2_PRIO3_POS 10
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR2_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR2_PRIO3_DECL 10

/*
 * Unmask STMR3_PRIO3 interrupts mapped to priority level 3, interrupt 13.
 * Unmask control for Sensor Timer 3 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR3_PRIO3_MASK 0x00000800
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR3_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR3_PRIO3_POS 11
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR3_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_STMR3_PRIO3_DECL 11

/*
 * Unmask I2C0_PRIO3 interrupts mapped to priority level 3, interrupt 14.
 * Unmask control for I2C0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_I2C0_PRIO3_MASK 0x00001000
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_I2C0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_I2C0_PRIO3_POS 12
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_I2C0_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_I2C0_PRIO3_DECL 12

/*
 * Unmask I2C1_PRIO3 interrupts mapped to priority level 3, interrupt 14.
 * Unmask control for I2C1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_I2C1_PRIO3_MASK 0x00002000
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_I2C1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_I2C1_PRIO3_POS 13
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_I2C1_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_I2C1_PRIO3_DECL 13

/*
 * Unmask UART0_PRIO3 interrupts mapped to priority level 3, interrupt 15.
 * Unmask control for UART0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_UART0_PRIO3_MASK 0x00010000
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_UART0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_UART0_PRIO3_POS 16
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_UART0_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_UART0_PRIO3_DECL 16

/*
 * Unmask UART1_PRIO3 interrupts mapped to priority level 3, interrupt 15.
 * Unmask control for UART1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_UART1_PRIO3_MASK 0x00020000
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_UART1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_UART1_PRIO3_POS 17
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_UART1_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_UART1_PRIO3_DECL 17

/*
 * Unmask SPI0_PRIO3 interrupts mapped to priority level 3, interrupt 16.
 * Unmask control for SPI0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_SPI0_PRIO3_MASK 0x00100000
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_SPI0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_SPI0_PRIO3_POS 20
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_SPI0_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_SPI0_PRIO3_DECL 20

/*
 * Unmask SPI1_PRIO3 interrupts mapped to priority level 3, interrupt 16.
 * Unmask control for SPI1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_SPI1_PRIO3_MASK 0x00200000
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_SPI1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_SPI1_PRIO3_POS 21
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_SPI1_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_SPI1_PRIO3_DECL 21

/*
 * Unmask ARDBEG_PRIO3 interrupts mapped to priority level 3, interrupt 16.
 * Unmask control for Ardbeg interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_ARDBEG_PRIO3_MASK 0x01000000
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_ARDBEG_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_ARDBEG_PRIO3_POS 24
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_ARDBEG_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_ARDBEG_PRIO3_DECL 24

/*
 * Unmask DMAC_PRIO3 interrupts mapped to priority level 3, interrupt 17.
 * Unmask control for DMAC interrupt (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_DMAC_PRIO3_MASK 0x02000000
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_DMAC_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_DMAC_PRIO3_POS 25
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_DMAC_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_DMAC_PRIO3_DECL 25

/*
 * Unmask GPIO_PRIO3 interrupts mapped to priority level 3, interrupt 18.
 * Unmask control for GPIO interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_GPIO_PRIO3_MASK 0x04000000
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_GPIO_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_GPIO_PRIO3_POS 26
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_GPIO_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_GPIO_PRIO3_DECL 26

/*
 * Unmask HMD2DMX_IPC1_PRIO3 interrupts mapped to priority level 3, interrupt
 * 19.
 * Unmask control for HMD to DMX IPC1 interrupt (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_HMD2DMX_IPC1_PRIO3_MASK 0x10000000
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_HMD2DMX_IPC1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_HMD2DMX_IPC1_PRIO3_POS 28
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_HMD2DMX_IPC1_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_HMD2DMX_IPC1_PRIO3_DECL 28

/*
 * Unmask HMD_WAITI_PRIO3 interrupts mapped to priority level 3, interrupt
 * 19.
 * Unmask control for HMD Waiti interrupt (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_HMD_WAITI_PRIO3_MASK 0x40000000
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_HMD_WAITI_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_HMD_WAITI_PRIO3_POS 30
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_HMD_WAITI_PRIO3_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK2_HMD_WAITI_PRIO3_DECL 30

/*** PCTRL_DMX_INTR_UNMASK3 (0x4002105c) ***/
/*
 * Unmask interrupts to DMX.
 * A '0' in a bit position masks the interrupt, and
 * a '1' in a bit position unmasks the interrupt.
 *
 It is recommended for Software to clear the RAW_STS before unmasking an
 * interrupt to prevent reporting of a past event.
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_ADDR (0x4002105c)
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_MASK_VAL 0x57333ff0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_RMASK_VAL 0x57333ff0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WMASK_VAL 0x57333ff0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_RESET_VAL 0x00000000

/*
 * Unmask WCPT0_PRIO4 interrupts mapped to priority level 4, interrupt 21.
 * Unmask control for Wall Clock Presentation Timer 0 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT0_PRIO4_MASK 0x00000010
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT0_PRIO4_POS 4
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT0_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT0_PRIO4_DECL 4

/*
 * Unmask WCPT1_PRIO4 interrupts mapped to priority level 4, interrupt 21.
 * Unmask control for Wall Clock Presentation Timer 1 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT1_PRIO4_MASK 0x00000020
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT1_PRIO4_POS 5
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT1_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT1_PRIO4_DECL 5

/*
 * Unmask WCPT2_PRIO4 interrupts mapped to priority level 4, interrupt 21.
 * Unmask control for Wall Clock Presentation Timer 2 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT2_PRIO4_MASK 0x00000040
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT2_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT2_PRIO4_POS 6
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT2_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT2_PRIO4_DECL 6

/*
 * Unmask WCPT3_PRIO4 interrupts mapped to priority level 4, interrupt 21.
 * Unmask control for Wall Clock Presentation Timer 3 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT3_PRIO4_MASK 0x00000080
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT3_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT3_PRIO4_POS 7
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT3_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_WCPT3_PRIO4_DECL 7

/*
 * Unmask STMR0_PRIO4 interrupts mapped to priority level 4, interrupt 21.
 * Unmask control for Sensor Timer 0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR0_PRIO4_MASK 0x00000100
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR0_PRIO4_POS 8
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR0_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR0_PRIO4_DECL 8

/*
 * Unmask STMR1_PRIO4 interrupts mapped to priority level 4, interrupt 21.
 * Unmask control for Sensor Timer 1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR1_PRIO4_MASK 0x00000200
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR1_PRIO4_POS 9
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR1_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR1_PRIO4_DECL 9

/*
 * Unmask STMR2_PRIO4 interrupts mapped to priority level 4, interrupt 21.
 * Unmask control for Sensor Timer 2 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR2_PRIO4_MASK 0x00000400
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR2_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR2_PRIO4_POS 10
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR2_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR2_PRIO4_DECL 10

/*
 * Unmask STMR3_PRIO4 interrupts mapped to priority level 4, interrupt 21.
 * Unmask control for Sensor Timer 3 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR3_PRIO4_MASK 0x00000800
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR3_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR3_PRIO4_POS 11
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR3_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_STMR3_PRIO4_DECL 11

/*
 * Unmask I2C0_PRIO4 interrupts mapped to priority level 4, interrupt 22.
 * Unmask control for I2C0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_I2C0_PRIO4_MASK 0x00001000
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_I2C0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_I2C0_PRIO4_POS 12
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_I2C0_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_I2C0_PRIO4_DECL 12

/*
 * Unmask I2C1_PRIO4 interrupts mapped to priority level 4, interrupt 22.
 * Unmask control for I2C1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_I2C1_PRIO4_MASK 0x00002000
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_I2C1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_I2C1_PRIO4_POS 13
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_I2C1_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_I2C1_PRIO4_DECL 13

/*
 * Unmask UART0_PRIO4 interrupts mapped to priority level 4, interrupt 23.
 * Unmask control for UART0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_UART0_PRIO4_MASK 0x00010000
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_UART0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_UART0_PRIO4_POS 16
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_UART0_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_UART0_PRIO4_DECL 16

/*
 * Unmask UART1_PRIO4 interrupts mapped to priority level 4, interrupt 23.
 * Unmask control for UART1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_UART1_PRIO4_MASK 0x00020000
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_UART1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_UART1_PRIO4_POS 17
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_UART1_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_UART1_PRIO4_DECL 17

/*
 * Unmask SPI0_PRIO4 interrupts mapped to priority level 4, interrupt 24.
 * Unmask control for SPI0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_SPI0_PRIO4_MASK 0x00100000
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_SPI0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_SPI0_PRIO4_POS 20
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_SPI0_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_SPI0_PRIO4_DECL 20

/*
 * Unmask SPI1_PRIO4 interrupts mapped to priority level 4, interrupt 24.
 * Unmask control for SPI1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_SPI1_PRIO4_MASK 0x00200000
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_SPI1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_SPI1_PRIO4_POS 21
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_SPI1_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_SPI1_PRIO4_DECL 21

/*
 * Unmask ARDBEG_PRIO4 interrupts mapped to priority level 4, interrupt 24.
 * Unmask control for Ardbeg interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_ARDBEG_PRIO4_MASK 0x01000000
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_ARDBEG_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_ARDBEG_PRIO4_POS 24
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_ARDBEG_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_ARDBEG_PRIO4_DECL 24

/*
 * Unmask DMAC_PRIO4 interrupts mapped to priority level 4, interrupt 25.
 * Unmask control for DMAC interrupt (PRIO4 non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_DMAC_PRIO4_MASK 0x02000000
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_DMAC_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_DMAC_PRIO4_POS 25
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_DMAC_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_DMAC_PRIO4_DECL 25

/*
 * Unmask GPIO_PRIO4 interrupts mapped to priority level 4, interrupt 26.
 * Unmask control for GPIO interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_GPIO_PRIO4_MASK 0x04000000
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_GPIO_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_GPIO_PRIO4_POS 26
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_GPIO_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_GPIO_PRIO4_DECL 26

/*
 * Unmask HMD2DMX_IPC0_PRIO4 interrupts mapped to priority level 4, interrupt
 * 27.
 * Unmask control for HMD to DMX IPC0 interrupt (PRIO4 non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_HMD2DMX_IPC0_PRIO4_MASK 0x10000000
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_HMD2DMX_IPC0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_HMD2DMX_IPC0_PRIO4_POS 28
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_HMD2DMX_IPC0_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_HMD2DMX_IPC0_PRIO4_DECL 28

/*
 * Unmask HMD_WAITI_PRIO4 interrupts mapped to priority level 4, interrupt
 * 27.
 * Unmask control for HMD Waiti interrupt (PRIO4 non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_HMD_WAITI_PRIO4_MASK 0x40000000
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_HMD_WAITI_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_HMD_WAITI_PRIO4_POS 30
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_HMD_WAITI_PRIO4_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK3_HMD_WAITI_PRIO4_DECL 30

/*** PCTRL_DMX_INTR_UNMASK4 (0x40021060) ***/
/*
 * Unmask interrupts to DMX.
 * A '0' in a bit position masks the interrupt, and
 * a '1' in a bit position unmasks the interrupt.
 *
 It is recommended for Software to clear the RAW_STS before unmasking an
 * interrupt to prevent reporting of a past event.
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_ADDR (0x40021060)
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_MASK_VAL 0x00000f31
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_RMASK_VAL 0x00000f31
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_WMASK_VAL 0x00000f31
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_RESET_VAL 0x00000000

/*
 * Unmask DMAC_PRIO5 interrupts mapped to priority level 5, interrupt 29.
 * Unmask control for DMAC interrupt (PRIO5 non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_DMAC_PRIO5_MASK 0x00000001
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_DMAC_PRIO5_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_DMAC_PRIO5_POS 0
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_DMAC_PRIO5_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_DMAC_PRIO5_DECL 0

/*
 * Unmask HMD_DLS_PRIO5 interrupts mapped to priority level 5, interrupt 30.
 * Unmask control for Audio Fabric Dead Line Scheduler interrupt to HMD
 * (PRIO5 non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_HMD_DLS_PRIO5_MASK 0x00000010
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_HMD_DLS_PRIO5_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_HMD_DLS_PRIO5_POS 4
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_HMD_DLS_PRIO5_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_HMD_DLS_PRIO5_DECL 4

/*
 * Unmask DMX_DLS_PRIO5 interrupts mapped to priority level 5, interrupt 30.
 * Unmask control for Audio Fabric Dead Line Scheduler interrupt to DMX
 * (PRIO5 non C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_DMX_DLS_PRIO5_MASK 0x00000020
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_DMX_DLS_PRIO5_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_DMX_DLS_PRIO5_POS 5
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_DMX_DLS_PRIO5_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_DMX_DLS_PRIO5_DECL 5

/*
 * Unmask STMR0_NMI interrupts mapped to priority level nmi, interrupt 31.
 * Unmask control for STMR (Watchdog) interrupt from STMR0 (NMI non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR0_NMI_MASK 0x00000100
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR0_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR0_NMI_POS 8
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR0_NMI_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR0_NMI_DECL 8

/*
 * Unmask STMR1_NMI interrupts mapped to priority level nmi, interrupt 31.
 * Unmask control for STMR (Watchdog) interrupt from STMR1 (NMI non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR1_NMI_MASK 0x00000200
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR1_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR1_NMI_POS 9
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR1_NMI_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR1_NMI_DECL 9

/*
 * Unmask STMR2_NMI interrupts mapped to priority level nmi, interrupt 31.
 * Unmask control for STMR (Watchdog) interrupt from STMR2 (NMI non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR2_NMI_MASK 0x00000400
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR2_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR2_NMI_POS 10
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR2_NMI_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR2_NMI_DECL 10

/*
 * Unmask STMR3_NMI interrupts mapped to priority level nmi, interrupt 31.
 * Unmask control for STMR (Watchdog) interrupt from STMR3 (NMI non
 * C-Callable)
 */
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR3_NMI_MASK 0x00000800
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR3_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR3_NMI_POS 11
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR3_NMI_SIZE 1
#define IAXXX_PCTRL_DMX_INTR_UNMASK4_STMR3_NMI_DECL 11

/*** PCTRL_HMD_INTR_UNMASK0 (0x40021064) ***/
/*
 * Unmask interrupts to HMD.
 * A '0' in a bit position masks the interrupt, and
 * a '1' in a bit position unmasks the interrupt.
 *
 It is recommended for Software to clear the RAW_STS before unmasking an
 * interrupt to prevent reporting of a past event.
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_ADDR (0x40021064)
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_MASK_VAL 0xaf333ff0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_RMASK_VAL 0xaf333ff0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WMASK_VAL 0xaf333ff0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_RESET_VAL 0x00000000

/*
 * Unmask WCPT0_PRIO2 interrupts mapped to priority level 2, interrupt 3.
 * Unmask control for Wall Clock Presentation Timer 0 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT0_PRIO2_MASK 0x00000010
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT0_PRIO2_POS 4
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT0_PRIO2_DECL 4

/*
 * Unmask WCPT1_PRIO2 interrupts mapped to priority level 2, interrupt 3.
 * Unmask control for Wall Clock Presentation Timer 1 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT1_PRIO2_MASK 0x00000020
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT1_PRIO2_POS 5
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT1_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT1_PRIO2_DECL 5

/*
 * Unmask WCPT2_PRIO2 interrupts mapped to priority level 2, interrupt 3.
 * Unmask control for Wall Clock Presentation Timer 2 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT2_PRIO2_MASK 0x00000040
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT2_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT2_PRIO2_POS 6
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT2_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT2_PRIO2_DECL 6

/*
 * Unmask WCPT3_PRIO2 interrupts mapped to priority level 2, interrupt 3.
 * Unmask control for Wall Clock Presentation Timer 3 interrupt (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT3_PRIO2_MASK 0x00000080
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT3_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT3_PRIO2_POS 7
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT3_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_WCPT3_PRIO2_DECL 7

/*
 * Unmask STMR0_PRIO2 interrupts mapped to priority level 2, interrupt 3.
 * Unmask control for Sensor Timer 0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR0_PRIO2_MASK 0x00000100
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR0_PRIO2_POS 8
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR0_PRIO2_DECL 8

/*
 * Unmask STMR1_PRIO2 interrupts mapped to priority level 2, interrupt 3.
 * Unmask control for Sensor Timer 1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR1_PRIO2_MASK 0x00000200
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR1_PRIO2_POS 9
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR1_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR1_PRIO2_DECL 9

/*
 * Unmask STMR2_PRIO2 interrupts mapped to priority level 2, interrupt 3.
 * Unmask control for Sensor Timer 2 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR2_PRIO2_MASK 0x00000400
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR2_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR2_PRIO2_POS 10
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR2_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR2_PRIO2_DECL 10

/*
 * Unmask STMR3_PRIO2 interrupts mapped to priority level 2, interrupt 3.
 * Unmask control for Sensor Timer 3 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR3_PRIO2_MASK 0x00000800
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR3_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR3_PRIO2_POS 11
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR3_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_STMR3_PRIO2_DECL 11

/*
 * Unmask I2C0_PRIO2 interrupts mapped to priority level 2, interrupt 4.
 * Unmask control for I2C0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_I2C0_PRIO2_MASK 0x00001000
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_I2C0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_I2C0_PRIO2_POS 12
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_I2C0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_I2C0_PRIO2_DECL 12

/*
 * Unmask I2C1_PRIO2 interrupts mapped to priority level 2, interrupt 4.
 * Unmask control for I2C1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_I2C1_PRIO2_MASK 0x00002000
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_I2C1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_I2C1_PRIO2_POS 13
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_I2C1_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_I2C1_PRIO2_DECL 13

/*
 * Unmask UART0_PRIO2 interrupts mapped to priority level 2, interrupt 5.
 * Unmask control for UART0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_UART0_PRIO2_MASK 0x00010000
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_UART0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_UART0_PRIO2_POS 16
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_UART0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_UART0_PRIO2_DECL 16

/*
 * Unmask UART1_PRIO2 interrupts mapped to priority level 2, interrupt 5.
 * Unmask control for UART1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_UART1_PRIO2_MASK 0x00020000
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_UART1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_UART1_PRIO2_POS 17
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_UART1_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_UART1_PRIO2_DECL 17

/*
 * Unmask SPI0_PRIO2 interrupts mapped to priority level 2, interrupt 6.
 * Unmask control for SPI0 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_SPI0_PRIO2_MASK 0x00100000
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_SPI0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_SPI0_PRIO2_POS 20
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_SPI0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_SPI0_PRIO2_DECL 20

/*
 * Unmask SPI1_PRIO2 interrupts mapped to priority level 2, interrupt 6.
 * Unmask control for SPI1 interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_SPI1_PRIO2_MASK 0x00200000
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_SPI1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_SPI1_PRIO2_POS 21
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_SPI1_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_SPI1_PRIO2_DECL 21

/*
 * Unmask ARDBEG_PRIO2 interrupts mapped to priority level 2, interrupt 6.
 * Unmask control for Ardbeg interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_ARDBEG_PRIO2_MASK 0x01000000
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_ARDBEG_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_ARDBEG_PRIO2_POS 24
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_ARDBEG_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_ARDBEG_PRIO2_DECL 24

/*
 * Unmask DMAC_PRIO2 interrupts mapped to priority level 2, interrupt 7.
 * Unmask control for DMAC interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_DMAC_PRIO2_MASK 0x02000000
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_DMAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_DMAC_PRIO2_POS 25
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_DMAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_DMAC_PRIO2_DECL 25

/*
 * Unmask GPIO_PRIO2 interrupts mapped to priority level 2, interrupt 8.
 * Unmask control for GPIO interrupt (PRIO2 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_GPIO_PRIO2_MASK 0x04000000
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_GPIO_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_GPIO_PRIO2_POS 26
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_GPIO_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_GPIO_PRIO2_DECL 26

/*
 * Unmask REG_TRIG_HMD_PRIO2 interrupts mapped to priority level 2, interrupt
 * 9.
 * Unmask control for Register trigger for interrupt to HMD (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_REG_TRIG_HMD_PRIO2_MASK 0x08000000
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_REG_TRIG_HMD_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_REG_TRIG_HMD_PRIO2_POS 27
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_REG_TRIG_HMD_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_REG_TRIG_HMD_PRIO2_DECL 27

/*
 * Unmask DMX2HMD_IPC0_PRIO2 interrupts mapped to priority level 2, interrupt
 * 9.
 * Unmask control for DMX to HMD IPC0 interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_DMX2HMD_IPC0_PRIO2_MASK 0x20000000
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_DMX2HMD_IPC0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_DMX2HMD_IPC0_PRIO2_POS 29
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_DMX2HMD_IPC0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_DMX2HMD_IPC0_PRIO2_DECL 29

/*
 * Unmask DMX_WAITI_PRIO2 interrupts mapped to priority level 2, interrupt 9.
 * Unmask control for DMX Waiti interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_DMX_WAITI_PRIO2_MASK 0x80000000
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_DMX_WAITI_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_DMX_WAITI_PRIO2_POS 31
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_DMX_WAITI_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK0_DMX_WAITI_PRIO2_DECL 31

/*** PCTRL_HMD_INTR_UNMASK1 (0x40021068) ***/
/*
 * Unmask interrupts to HMD.
 * A '0' in a bit position masks the interrupt, and
 * a '1' in a bit position unmasks the interrupt.
 *
 It is recommended for Software to clear the RAW_STS before unmasking an
 * interrupt to prevent reporting of a past event.
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_ADDR (0x40021068)
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_MASK_VAL 0x007fff3f
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_RMASK_VAL 0x007fff3f
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_WMASK_VAL 0x007fff3f
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_RESET_VAL 0x00000000

/*
 * Unmask DMAC_PAC_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for Unauthorized access to DMAC registers (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMAC_PAC_PRIO2_MASK 0x00000001
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMAC_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMAC_PAC_PRIO2_POS 0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMAC_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMAC_PAC_PRIO2_DECL 0

/*
 * Unmask GLBL_PAC_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for Unauthorized access error to global memory (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_GLBL_PAC_PRIO2_MASK 0x00000002
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_GLBL_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_GLBL_PAC_PRIO2_POS 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_GLBL_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_GLBL_PAC_PRIO2_DECL 1

/*
 * Unmask HMD_PAC_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for HMD PAC exception error (Because of inbound accesses to
 * DMX from other cores) (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_PAC_PRIO2_MASK 0x00000004
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_PAC_PRIO2_POS 2
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_PAC_PRIO2_DECL 2

/*
 * Unmask DMX_PAC_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for DMX PAC exception error (Because of inbound accesses to
 * DMX from other cores) (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_PAC_PRIO2_MASK 0x00000008
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_PAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_PAC_PRIO2_POS 3
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_PAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_PAC_PRIO2_DECL 3

/*
 * Unmask HMD_MAC_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for HMD MAC exception error (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_MAC_PRIO2_MASK 0x00000010
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_MAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_MAC_PRIO2_POS 4
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_MAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_MAC_PRIO2_DECL 4

/*
 * Unmask DMX_MAC_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for DMX MAC exception error (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_MAC_PRIO2_MASK 0x00000020
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_MAC_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_MAC_PRIO2_POS 5
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_MAC_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_MAC_PRIO2_DECL 5

/*
 * Unmask H2P0_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for Unauthorized access to H2P0 peripherals (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P0_PRIO2_MASK 0x00000100
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P0_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P0_PRIO2_POS 8
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P0_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P0_PRIO2_DECL 8

/*
 * Unmask H2P1_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for Unauthorized access to H2P1 peripherals (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P1_PRIO2_MASK 0x00000200
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P1_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P1_PRIO2_POS 9
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P1_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P1_PRIO2_DECL 9

/*
 * Unmask H2P2_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for Unauthorized access to H2P2 peripherals (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P2_PRIO2_MASK 0x00000400
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P2_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P2_PRIO2_POS 10
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P2_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P2_PRIO2_DECL 10

/*
 * Unmask H2P3_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for Unauthorized access to H2P3 peripherals (PRIO2
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P3_PRIO2_MASK 0x00000800
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P3_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P3_PRIO2_POS 11
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P3_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2P3_PRIO2_DECL 11

/*
 * Unmask H2X_PRIO2 interrupts mapped to priority level 2, interrupt 10.
 * Unmask control for Unauthorized access error to XLMI over AHB bus. There
 * is no access protection over XLMI interface (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2X_PRIO2_MASK 0x00001000
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2X_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2X_PRIO2_POS 12
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2X_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_H2X_PRIO2_DECL 12

/*
 * Unmask HMD_HRESP_PRIO2 interrupts mapped to priority level 2, interrupt
 * 10.
 * Unmask control for HMD's HRESP error interrupt for writes (PRIO2 C
 * Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_HRESP_PRIO2_MASK 0x00002000
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_HRESP_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_HRESP_PRIO2_POS 13
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_HRESP_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_HRESP_PRIO2_DECL 13

/*
 * Unmask DMX_HRESP_PRIO2 interrupts mapped to priority level 2, interrupt
 * 10.
 * Unmask control for DMX's HRESP error interrupt for writes (PRIO2 C
 * Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_HRESP_PRIO2_MASK 0x00004000
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_HRESP_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_HRESP_PRIO2_POS 14
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_HRESP_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_HRESP_PRIO2_DECL 14

/*
 * Unmask PREADY_ERR_PRIO2 interrupts mapped to priority level 2, interrupt
 * 10.
 * Unmask control for CNRx's PREADY error interrupt for writes (PRIO2 C
 * Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_PREADY_ERR_PRIO2_MASK 0x00008000
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_PREADY_ERR_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_PREADY_ERR_PRIO2_POS 15
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_PREADY_ERR_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_PREADY_ERR_PRIO2_DECL 15

/*
 * Unmask APLL_PRIO2 interrupts mapped to priority level 2, interrupt 11.
 * Unmask control for APLL Lock-to-Unlock and Unlock-to-Lock interrupt (PRIO2
 * C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_APLL_PRIO2_MASK 0x00010000
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_APLL_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_APLL_PRIO2_POS 16
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_APLL_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_APLL_PRIO2_DECL 16

/*
 * Unmask MPLL_PRIO2 interrupts mapped to priority level 2, interrupt 11.
 * Unmask control for MPLL Lock-to-Unlock and Unlock-to-Lock interrupt (PRIO2
 * C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_MPLL_PRIO2_MASK 0x00020000
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_MPLL_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_MPLL_PRIO2_POS 17
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_MPLL_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_MPLL_PRIO2_DECL 17

/*
 * Unmask CLK_DETECT_PRIO2 interrupts mapped to priority level 2, interrupt
 * 11.
 * Unmask control for Clock detection interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_CLK_DETECT_PRIO2_MASK 0x00040000
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_CLK_DETECT_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_CLK_DETECT_PRIO2_POS 18
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_CLK_DETECT_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_CLK_DETECT_PRIO2_DECL 18

/*
 * Unmask PLL_SWITCH_PRIO2 interrupts mapped to priority level 2, interrupt
 * 11.
 * Unmask control for PLL clock switch interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_PLL_SWITCH_PRIO2_MASK 0x00080000
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_PLL_SWITCH_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_PLL_SWITCH_PRIO2_POS 19
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_PLL_SWITCH_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_PLL_SWITCH_PRIO2_DECL 19

/*
 * Unmask HMD_DLS_PRIO2 interrupts mapped to priority level 2, interrupt 11.
 * Unmask control for Audio Fabric Dead Line Scheduler interrupt to HMD
 * (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_DLS_PRIO2_MASK 0x00100000
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_DLS_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_DLS_PRIO2_POS 20
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_DLS_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_HMD_DLS_PRIO2_DECL 20

/*
 * Unmask DMX_DLS_PRIO2 interrupts mapped to priority level 2, interrupt 11.
 * Unmask control for Audio Fabric Dead Line Scheduler interrupt to DMX
 * (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_DLS_PRIO2_MASK 0x00200000
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_DLS_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_DLS_PRIO2_POS 21
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_DLS_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_DMX_DLS_PRIO2_DECL 21

/*
 * Unmask AF_ERR_PRIO2 interrupts mapped to priority level 2, interrupt 11.
 * Unmask control for Audio Fabric Channel Error interrupt (PRIO2 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_AF_ERR_PRIO2_MASK 0x00400000
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_AF_ERR_PRIO2_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_AF_ERR_PRIO2_POS 22
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_AF_ERR_PRIO2_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK1_AF_ERR_PRIO2_DECL 22

/*** PCTRL_HMD_INTR_UNMASK2 (0x4002106c) ***/
/*
 * Unmask interrupts to HMD.
 * A '0' in a bit position masks the interrupt, and
 * a '1' in a bit position unmasks the interrupt.
 *
 It is recommended for Software to clear the RAW_STS before unmasking an
 * interrupt to prevent reporting of a past event.
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_ADDR (0x4002106c)
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_MASK_VAL 0xa7333ff1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_RMASK_VAL 0xa7333ff1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WMASK_VAL 0xa7333ff1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_RESET_VAL 0x00000000

/*
 * Unmask REG_TRIG_HMD_PRIO3 interrupts mapped to priority level 3, interrupt
 * 12.
 * Unmask control for Register trigger for interrupt to HMD (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_REG_TRIG_HMD_PRIO3_MASK 0x00000001
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_REG_TRIG_HMD_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_REG_TRIG_HMD_PRIO3_POS 0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_REG_TRIG_HMD_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_REG_TRIG_HMD_PRIO3_DECL 0

/*
 * Unmask WCPT0_PRIO3 interrupts mapped to priority level 3, interrupt 13.
 * Unmask control for Wall Clock Presentation Timer 0 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT0_PRIO3_MASK 0x00000010
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT0_PRIO3_POS 4
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT0_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT0_PRIO3_DECL 4

/*
 * Unmask WCPT1_PRIO3 interrupts mapped to priority level 3, interrupt 13.
 * Unmask control for Wall Clock Presentation Timer 1 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT1_PRIO3_MASK 0x00000020
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT1_PRIO3_POS 5
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT1_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT1_PRIO3_DECL 5

/*
 * Unmask WCPT2_PRIO3 interrupts mapped to priority level 3, interrupt 13.
 * Unmask control for Wall Clock Presentation Timer 2 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT2_PRIO3_MASK 0x00000040
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT2_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT2_PRIO3_POS 6
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT2_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT2_PRIO3_DECL 6

/*
 * Unmask WCPT3_PRIO3 interrupts mapped to priority level 3, interrupt 13.
 * Unmask control for Wall Clock Presentation Timer 3 interrupt (PRIO3
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT3_PRIO3_MASK 0x00000080
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT3_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT3_PRIO3_POS 7
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT3_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_WCPT3_PRIO3_DECL 7

/*
 * Unmask STMR0_PRIO3 interrupts mapped to priority level 3, interrupt 13.
 * Unmask control for Sensor Timer 0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR0_PRIO3_MASK 0x00000100
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR0_PRIO3_POS 8
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR0_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR0_PRIO3_DECL 8

/*
 * Unmask STMR1_PRIO3 interrupts mapped to priority level 3, interrupt 13.
 * Unmask control for Sensor Timer 1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR1_PRIO3_MASK 0x00000200
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR1_PRIO3_POS 9
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR1_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR1_PRIO3_DECL 9

/*
 * Unmask STMR2_PRIO3 interrupts mapped to priority level 3, interrupt 13.
 * Unmask control for Sensor Timer 2 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR2_PRIO3_MASK 0x00000400
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR2_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR2_PRIO3_POS 10
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR2_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR2_PRIO3_DECL 10

/*
 * Unmask STMR3_PRIO3 interrupts mapped to priority level 3, interrupt 13.
 * Unmask control for Sensor Timer 3 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR3_PRIO3_MASK 0x00000800
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR3_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR3_PRIO3_POS 11
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR3_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_STMR3_PRIO3_DECL 11

/*
 * Unmask I2C0_PRIO3 interrupts mapped to priority level 3, interrupt 14.
 * Unmask control for I2C0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_I2C0_PRIO3_MASK 0x00001000
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_I2C0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_I2C0_PRIO3_POS 12
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_I2C0_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_I2C0_PRIO3_DECL 12

/*
 * Unmask I2C1_PRIO3 interrupts mapped to priority level 3, interrupt 14.
 * Unmask control for I2C1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_I2C1_PRIO3_MASK 0x00002000
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_I2C1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_I2C1_PRIO3_POS 13
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_I2C1_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_I2C1_PRIO3_DECL 13

/*
 * Unmask UART0_PRIO3 interrupts mapped to priority level 3, interrupt 15.
 * Unmask control for UART0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_UART0_PRIO3_MASK 0x00010000
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_UART0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_UART0_PRIO3_POS 16
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_UART0_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_UART0_PRIO3_DECL 16

/*
 * Unmask UART1_PRIO3 interrupts mapped to priority level 3, interrupt 15.
 * Unmask control for UART1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_UART1_PRIO3_MASK 0x00020000
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_UART1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_UART1_PRIO3_POS 17
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_UART1_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_UART1_PRIO3_DECL 17

/*
 * Unmask SPI0_PRIO3 interrupts mapped to priority level 3, interrupt 16.
 * Unmask control for SPI0 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_SPI0_PRIO3_MASK 0x00100000
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_SPI0_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_SPI0_PRIO3_POS 20
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_SPI0_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_SPI0_PRIO3_DECL 20

/*
 * Unmask SPI1_PRIO3 interrupts mapped to priority level 3, interrupt 16.
 * Unmask control for SPI1 interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_SPI1_PRIO3_MASK 0x00200000
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_SPI1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_SPI1_PRIO3_POS 21
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_SPI1_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_SPI1_PRIO3_DECL 21

/*
 * Unmask ARDBEG_PRIO3 interrupts mapped to priority level 3, interrupt 16.
 * Unmask control for Ardbeg interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_ARDBEG_PRIO3_MASK 0x01000000
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_ARDBEG_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_ARDBEG_PRIO3_POS 24
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_ARDBEG_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_ARDBEG_PRIO3_DECL 24

/*
 * Unmask DMAC_PRIO3 interrupts mapped to priority level 3, interrupt 17.
 * Unmask control for DMAC interrupt (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_DMAC_PRIO3_MASK 0x02000000
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_DMAC_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_DMAC_PRIO3_POS 25
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_DMAC_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_DMAC_PRIO3_DECL 25

/*
 * Unmask GPIO_PRIO3 interrupts mapped to priority level 3, interrupt 18.
 * Unmask control for GPIO interrupt (PRIO3 C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_GPIO_PRIO3_MASK 0x04000000
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_GPIO_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_GPIO_PRIO3_POS 26
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_GPIO_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_GPIO_PRIO3_DECL 26

/*
 * Unmask DMX2HMD_IPC1_PRIO3 interrupts mapped to priority level 3, interrupt
 * 19.
 * Unmask control for DMX to HMD IPC1 interrupt (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_DMX2HMD_IPC1_PRIO3_MASK 0x20000000
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_DMX2HMD_IPC1_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_DMX2HMD_IPC1_PRIO3_POS 29
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_DMX2HMD_IPC1_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_DMX2HMD_IPC1_PRIO3_DECL 29

/*
 * Unmask DMX_WAITI_PRIO3 interrupts mapped to priority level 3, interrupt
 * 19.
 * Unmask control for DMX Waiti interrupt (PRIO3 C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_DMX_WAITI_PRIO3_MASK 0x80000000
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_DMX_WAITI_PRIO3_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_DMX_WAITI_PRIO3_POS 31
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_DMX_WAITI_PRIO3_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK2_DMX_WAITI_PRIO3_DECL 31

/*** PCTRL_HMD_INTR_UNMASK3 (0x40021070) ***/
/*
 * Unmask interrupts to HMD.
 * A '0' in a bit position masks the interrupt, and
 * a '1' in a bit position unmasks the interrupt.
 *
 It is recommended for Software to clear the RAW_STS before unmasking an
 * interrupt to prevent reporting of a past event.
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_ADDR (0x40021070)
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_MASK_VAL 0xa7333ff0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_RMASK_VAL 0xa7333ff0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WMASK_VAL 0xa7333ff0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_RESET_VAL 0x00000000

/*
 * Unmask WCPT0_PRIO4 interrupts mapped to priority level 4, interrupt 21.
 * Unmask control for Wall Clock Presentation Timer 0 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT0_PRIO4_MASK 0x00000010
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT0_PRIO4_POS 4
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT0_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT0_PRIO4_DECL 4

/*
 * Unmask WCPT1_PRIO4 interrupts mapped to priority level 4, interrupt 21.
 * Unmask control for Wall Clock Presentation Timer 1 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT1_PRIO4_MASK 0x00000020
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT1_PRIO4_POS 5
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT1_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT1_PRIO4_DECL 5

/*
 * Unmask WCPT2_PRIO4 interrupts mapped to priority level 4, interrupt 21.
 * Unmask control for Wall Clock Presentation Timer 2 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT2_PRIO4_MASK 0x00000040
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT2_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT2_PRIO4_POS 6
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT2_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT2_PRIO4_DECL 6

/*
 * Unmask WCPT3_PRIO4 interrupts mapped to priority level 4, interrupt 21.
 * Unmask control for Wall Clock Presentation Timer 3 interrupt (PRIO4 non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT3_PRIO4_MASK 0x00000080
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT3_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT3_PRIO4_POS 7
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT3_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_WCPT3_PRIO4_DECL 7

/*
 * Unmask STMR0_PRIO4 interrupts mapped to priority level 4, interrupt 21.
 * Unmask control for Sensor Timer 0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR0_PRIO4_MASK 0x00000100
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR0_PRIO4_POS 8
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR0_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR0_PRIO4_DECL 8

/*
 * Unmask STMR1_PRIO4 interrupts mapped to priority level 4, interrupt 21.
 * Unmask control for Sensor Timer 1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR1_PRIO4_MASK 0x00000200
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR1_PRIO4_POS 9
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR1_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR1_PRIO4_DECL 9

/*
 * Unmask STMR2_PRIO4 interrupts mapped to priority level 4, interrupt 21.
 * Unmask control for Sensor Timer 2 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR2_PRIO4_MASK 0x00000400
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR2_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR2_PRIO4_POS 10
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR2_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR2_PRIO4_DECL 10

/*
 * Unmask STMR3_PRIO4 interrupts mapped to priority level 4, interrupt 21.
 * Unmask control for Sensor Timer 3 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR3_PRIO4_MASK 0x00000800
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR3_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR3_PRIO4_POS 11
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR3_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_STMR3_PRIO4_DECL 11

/*
 * Unmask I2C0_PRIO4 interrupts mapped to priority level 4, interrupt 22.
 * Unmask control for I2C0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_I2C0_PRIO4_MASK 0x00001000
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_I2C0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_I2C0_PRIO4_POS 12
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_I2C0_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_I2C0_PRIO4_DECL 12

/*
 * Unmask I2C1_PRIO4 interrupts mapped to priority level 4, interrupt 22.
 * Unmask control for I2C1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_I2C1_PRIO4_MASK 0x00002000
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_I2C1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_I2C1_PRIO4_POS 13
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_I2C1_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_I2C1_PRIO4_DECL 13

/*
 * Unmask UART0_PRIO4 interrupts mapped to priority level 4, interrupt 23.
 * Unmask control for UART0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_UART0_PRIO4_MASK 0x00010000
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_UART0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_UART0_PRIO4_POS 16
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_UART0_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_UART0_PRIO4_DECL 16

/*
 * Unmask UART1_PRIO4 interrupts mapped to priority level 4, interrupt 23.
 * Unmask control for UART1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_UART1_PRIO4_MASK 0x00020000
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_UART1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_UART1_PRIO4_POS 17
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_UART1_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_UART1_PRIO4_DECL 17

/*
 * Unmask SPI0_PRIO4 interrupts mapped to priority level 4, interrupt 24.
 * Unmask control for SPI0 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_SPI0_PRIO4_MASK 0x00100000
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_SPI0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_SPI0_PRIO4_POS 20
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_SPI0_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_SPI0_PRIO4_DECL 20

/*
 * Unmask SPI1_PRIO4 interrupts mapped to priority level 4, interrupt 24.
 * Unmask control for SPI1 interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_SPI1_PRIO4_MASK 0x00200000
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_SPI1_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_SPI1_PRIO4_POS 21
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_SPI1_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_SPI1_PRIO4_DECL 21

/*
 * Unmask ARDBEG_PRIO4 interrupts mapped to priority level 4, interrupt 24.
 * Unmask control for Ardbeg interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_ARDBEG_PRIO4_MASK 0x01000000
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_ARDBEG_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_ARDBEG_PRIO4_POS 24
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_ARDBEG_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_ARDBEG_PRIO4_DECL 24

/*
 * Unmask DMAC_PRIO4 interrupts mapped to priority level 4, interrupt 25.
 * Unmask control for DMAC interrupt (PRIO4 non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_DMAC_PRIO4_MASK 0x02000000
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_DMAC_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_DMAC_PRIO4_POS 25
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_DMAC_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_DMAC_PRIO4_DECL 25

/*
 * Unmask GPIO_PRIO4 interrupts mapped to priority level 4, interrupt 26.
 * Unmask control for GPIO interrupt (PRIO4 non C Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_GPIO_PRIO4_MASK 0x04000000
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_GPIO_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_GPIO_PRIO4_POS 26
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_GPIO_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_GPIO_PRIO4_DECL 26

/*
 * Unmask DMX2HMD_IPC0_PRIO4 interrupts mapped to priority level 4, interrupt
 * 27.
 * Unmask control for DMX to HMD IPC0 interrupt (PRIO4 non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_DMX2HMD_IPC0_PRIO4_MASK 0x20000000
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_DMX2HMD_IPC0_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_DMX2HMD_IPC0_PRIO4_POS 29
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_DMX2HMD_IPC0_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_DMX2HMD_IPC0_PRIO4_DECL 29

/*
 * Unmask DMX_WAITI_PRIO4 interrupts mapped to priority level 4, interrupt
 * 27.
 * Unmask control for DMX Waiti interrupt (PRIO4 non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_DMX_WAITI_PRIO4_MASK 0x80000000
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_DMX_WAITI_PRIO4_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_DMX_WAITI_PRIO4_POS 31
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_DMX_WAITI_PRIO4_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK3_DMX_WAITI_PRIO4_DECL 31

/*** PCTRL_HMD_INTR_UNMASK4 (0x40021074) ***/
/*
 * Unmask interrupts to HMD.
 * A '0' in a bit position masks the interrupt, and
 * a '1' in a bit position unmasks the interrupt.
 *
 It is recommended for Software to clear the RAW_STS before unmasking an
 * interrupt to prevent reporting of a past event.
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_ADDR (0x40021074)
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_MASK_VAL 0x00000f31
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_RMASK_VAL 0x00000f31
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_WMASK_VAL 0x00000f31
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_RESET_VAL 0x00000000

/*
 * Unmask DMAC_PRIO5 interrupts mapped to priority level 5, interrupt 29.
 * Unmask control for DMAC interrupt (PRIO5 non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_DMAC_PRIO5_MASK 0x00000001
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_DMAC_PRIO5_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_DMAC_PRIO5_POS 0
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_DMAC_PRIO5_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_DMAC_PRIO5_DECL 0

/*
 * Unmask HMD_DLS_PRIO5 interrupts mapped to priority level 5, interrupt 30.
 * Unmask control for Audio Fabric Dead Line Scheduler interrupt to HMD
 * (PRIO5 non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_HMD_DLS_PRIO5_MASK 0x00000010
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_HMD_DLS_PRIO5_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_HMD_DLS_PRIO5_POS 4
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_HMD_DLS_PRIO5_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_HMD_DLS_PRIO5_DECL 4

/*
 * Unmask DMX_DLS_PRIO5 interrupts mapped to priority level 5, interrupt 30.
 * Unmask control for Audio Fabric Dead Line Scheduler interrupt to DMX
 * (PRIO5 non C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_DMX_DLS_PRIO5_MASK 0x00000020
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_DMX_DLS_PRIO5_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_DMX_DLS_PRIO5_POS 5
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_DMX_DLS_PRIO5_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_DMX_DLS_PRIO5_DECL 5

/*
 * Unmask STMR0_NMI interrupts mapped to priority level nmi, interrupt 31.
 * Unmask control for STMR (Watchdog) interrupt from STMR0 (NMI non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR0_NMI_MASK 0x00000100
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR0_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR0_NMI_POS 8
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR0_NMI_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR0_NMI_DECL 8

/*
 * Unmask STMR1_NMI interrupts mapped to priority level nmi, interrupt 31.
 * Unmask control for STMR (Watchdog) interrupt from STMR1 (NMI non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR1_NMI_MASK 0x00000200
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR1_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR1_NMI_POS 9
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR1_NMI_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR1_NMI_DECL 9

/*
 * Unmask STMR2_NMI interrupts mapped to priority level nmi, interrupt 31.
 * Unmask control for STMR (Watchdog) interrupt from STMR2 (NMI non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR2_NMI_MASK 0x00000400
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR2_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR2_NMI_POS 10
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR2_NMI_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR2_NMI_DECL 10

/*
 * Unmask STMR3_NMI interrupts mapped to priority level nmi, interrupt 31.
 * Unmask control for STMR (Watchdog) interrupt from STMR3 (NMI non
 * C-Callable)
 */
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR3_NMI_MASK 0x00000800
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR3_NMI_RESET_VAL 0x0
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR3_NMI_POS 11
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR3_NMI_SIZE 1
#define IAXXX_PCTRL_HMD_INTR_UNMASK4_STMR3_NMI_DECL 11

/*** PCTRL_REG_TRIG_HMD_INTR (0x40021084) ***/
/*
 * Trigger for generating interrupt towards the Core. This interrupt is of
 * Assertion type.
 * This is a Latched level interrupt.
 *
 Two consecutive trigger must be spaced with a minimum of two pctrl_lpx_clk
 * period duration. Otherwise, the interrupt event will be missed.
 */
#define IAXXX_PCTRL_REG_TRIG_HMD_INTR_ADDR (0x40021084)
#define IAXXX_PCTRL_REG_TRIG_HMD_INTR_MASK_VAL 0xffffffff
#define IAXXX_PCTRL_REG_TRIG_HMD_INTR_RMASK_VAL 0xffffffff
#define IAXXX_PCTRL_REG_TRIG_HMD_INTR_WMASK_VAL 0xffffffff
#define IAXXX_PCTRL_REG_TRIG_HMD_INTR_RESET_VAL 0x00000000

/*
 * Any write to this register interrupts HMD core.
 */
#define IAXXX_PCTRL_REG_TRIG_HMD_INTR_INTR_MASK 0xffffffff
#define IAXXX_PCTRL_REG_TRIG_HMD_INTR_INTR_RESET_VAL 0x0
#define IAXXX_PCTRL_REG_TRIG_HMD_INTR_INTR_POS 0
#define IAXXX_PCTRL_REG_TRIG_HMD_INTR_INTR_SIZE 32
#define IAXXX_PCTRL_REG_TRIG_HMD_INTR_INTR_DECL (31:0)

/*** PCTRL_REG_TRIG_DMX_INTR (0x40021088) ***/
/*
 * Trigger for generating interrupt towards the Core. This interrupt is of
 * Assertion type.
 * This is a Latched level interrupt.
 *
 Two consecutive trigger must be spaced with a minimum of two pctrl_lpx_clk
 * period duration. Otherwise, the interrupt event will be missed.
 */
#define IAXXX_PCTRL_REG_TRIG_DMX_INTR_ADDR (0x40021088)
#define IAXXX_PCTRL_REG_TRIG_DMX_INTR_MASK_VAL 0xffffffff
#define IAXXX_PCTRL_REG_TRIG_DMX_INTR_RMASK_VAL 0xffffffff
#define IAXXX_PCTRL_REG_TRIG_DMX_INTR_WMASK_VAL 0xffffffff
#define IAXXX_PCTRL_REG_TRIG_DMX_INTR_RESET_VAL 0x00000000

/*
 * Any write to this register interrupts DMX core.
 */
#define IAXXX_PCTRL_REG_TRIG_DMX_INTR_INTR_MASK 0xffffffff
#define IAXXX_PCTRL_REG_TRIG_DMX_INTR_INTR_RESET_VAL 0x0
#define IAXXX_PCTRL_REG_TRIG_DMX_INTR_INTR_POS 0
#define IAXXX_PCTRL_REG_TRIG_DMX_INTR_INTR_SIZE 32
#define IAXXX_PCTRL_REG_TRIG_DMX_INTR_INTR_DECL (31:0)

/* Number of registers in the module */
#define IAXXX_PCTRL_REG_NUM 32

#endif /* __IAXXX_REGISTER_DEFS_PCTRL_H__*/
