#include "setup_sm.h"
#include "board_defs.h"
#include "FujiBusPacket.h"
#include "fujiDeviceID.h"
#include "fujiCommandID.h"
#include "fujiROMType.h"
#include <cstddef>
#include <cstdint>

#define VERBOSE_DEBUG 0

#ifdef USE_STDIO
#include <stdio.h>
#define DEBUG_PRINTF printf
#else
#pragma GCC poison printf putchar getchar
#endif // USE_STDIO

#include <array>
#include <string.h>
#include <pico/stdlib.h>
#include <pico/multicore.h>
#include <hardware/pio.h>
#include <hardware/irq.h>
#include <hardware/watchdog.h>
#include <hardware/clocks.h>
#include <hardware/vreg.h>
#include <hardware/sync.h>
#include <tusb.h>

#include <string>

#ifdef RW_PIN
#define IO_TOP     (IO_BASE + 2)
#else
#define IO_TOP     (IO_BASE + 4)
#endif

#define IO_FLAG_USERROM_READY	    0x40
#define IO_FLAG_ROM_MODE_CMD		  0b00000100
#define IO_FLAG_USERROM_ENABLE	  0b00000001
#define IO_FLAG_AUTOSTART_ENABLE	0b00000010
#define IO_FLAG_ROM_BANK_CMD		  0b10000000
#define IO_MASK_ROM_BANK			    0b00001111

#define ROM disk_rom
#define ROM_SEG_SIZE 16384
#ifdef PICO_RP2040
#define ROM_MAX_SEGS 8
#else
#define ROM_MAX_SEGS 16
#endif // PICO_RP2040
#define SIZE_8K   0x2000
#define SIZE_16K  0x4000
#define SIZE_32K  0x8000

#define USE_IRQ 0

#define PSM_WAITSEL 0
#define PSM_READ    1
#if !defined(BOARD_picorom_coco) && !defined(BOARD_picorom_msx) && !defined(BOARD_msxrp2350)
#define PSM_SENDBUS 2
#endif

pio_sm_t state_machine[3];
#define pio_get_fifo(n) pio_sm_get_blocking(state_machine[n].pio, state_machine[n].sm)
#define pio_put_fifo(n, d) pio_sm_put(state_machine[n].pio, state_machine[n].sm, d)

#define POW2_CEIL(x_) ({      \
    unsigned int x = x_; \
    x -= 1;              \
    x = x | (x >> 1);    \
    x = x | (x >> 2);    \
    x = x | (x >> 4);    \
    x = x | (x >> 8);    \
    x = x | (x >>16);    \
    x + 1; })

#define RING_SIZE 1024
#define ring_append(buf, in, x) ({buf[in] = x; in = (in + 1) % sizeof(buf); })
#define check_tx() ({ \
      if (multicore_fifo_rvalid()) {                    \
        bus.combined = multicore_fifo_pop_blocking();   \
        ring_append(ring_tx, ring_tx_in, bus.data);     \
      }                                                 \
    })


uint8_t user_rom[ROM_MAX_SEGS * ROM_SEG_SIZE];
uint8_t * volatile user_rom_base = nullptr;
volatile fujiROMType_t user_rom_type = ROM_TYPE_UNKNOWN;
std::array<uint32_t, ROM_MAX_SEGS> bank_offsets;
volatile uint16_t bank_size = ROM_SEG_SIZE;
volatile uint16_t user_rom_bank_count = 1;
volatile uint8_t user_rom_selected_bank = 0;
volatile bool user_rom_closed = false;
volatile bool user_rom_active = false;
volatile uint16_t rom_addr_mask = SIZE_16K - 1;

volatile uint32_t user_rom_len = 0;

// Diagnostic log on GP37, 9600 8N1 bit-banged from core 0. Transmit blocks, so
// it only runs once the cartridge is up and DriveWire is idle. Nothing here is
// built unless RP2350_LOGGING is defined - the read path has no slack for it.
//#define RP2350_LOGGING
#ifdef RP2350_LOGGING
#define DIAG_PIN 37
#define DIAG_BIT_US 104
// Per-cycle recording. Costs a store and two counters on every served read.
#define DIAG_RING 0
volatile uint32_t diag_lo_reads = 0;
volatile uint32_t diag_hi_reads = 0;
// Stops core 1 recording mid-dump, so the ring is a sequence and not samples.
volatile bool diag_frozen = false;
volatile uint16_t diag_resets = 0;
volatile uint16_t diag_ioctl = 0;
// addr | rw<<16 | data<<24
#define BF_CAP 128
volatile uint32_t diag_bf[BF_CAP];
volatile uint32_t diag_bf_idx = 0;
// Bumped per user-ROM enable so successive carts in one capture are told apart.
volatile uint8_t diag_mount = 0;
#endif // RP2350_LOGGING
// Served cart reads. A BASIC signature probe reads a handful; real execution
// reads thousands, which is how we know the autostart has done its job.
volatile uint32_t served_reads = 0;
// Rounded up to a power of two so short carts mirror, as real hardware does.
volatile uint16_t user_rom_mask = SIZE_16K - 1;
// CoCo images larger than 32K present a 16K window whose bank number is written
// to an even address in the SCS range.
volatile bool user_rom_banked = false;

#ifdef BOARD_coco_proto_260402
// Power-on-like Program Pak boot: on user-ROM enable we point rom_ptr at the
// .CCC (so $C000 != "DK" and the reset routine can't reload HDB-DOS), pulse
// RESET_PIN low for a clean hardware reset, then toggle CART_PIN at ~60Hz like
// a real Program Pak's CART line so the reset routine autostarts the cartridge.
volatile bool reset_active = false;          // RESET asserted, pending release
volatile uint32_t reset_assert_ms = 0;       // when core 0 asserted RESET
volatile bool cart_toggle_active = false;    // core 0 toggles CART_PIN at ~60Hz
volatile uint32_t cart_toggle_start_ms = 0;  // when the CART toggle started
#define RESET_PULSE_MS 50                   // hold RESET low this long
#define CART_TOGGLE_MS 1500                 // toggle CART this long after autostart
#endif // BOARD_coco_proto_260402

#define SERIAL_BEGIN_DELAY 100

#ifndef USE_STDIO
#include <stdarg.h>
#include <stdio.h>
#include "tusb.h"

#define DEBUG_PRINTF tusb_printf

void tusb_printf(const char *format, ...)
{
  char buf[256];
  va_list args;


  va_start(args, format);
  int len = vsnprintf(buf, sizeof(buf), format, args);
  va_end(args);

  if (len) {
    tud_cdc_write(buf, (uint32_t)len);
    tud_cdc_write_flush();
    while (tud_cdc_write_available() < CFG_TUD_CDC_TX_BUFSIZE)
      tud_task();
  }

  return;
}
#endif // ! USE_STDIO

#if USE_IRQ
bool selected = 0;

void __isr pio_irq_handler()
{
  if (pio_interrupt_get(pio0, 0)) {
    selected = 1;
    // Clear the PIO IRQ flag
    pio_interrupt_clear(pio0, 0);
  }
}
#endif

void setup_pio_irq_logic()
{
  pio_sm_config conf;
  uint offset;


  // Init all GPIO pins to inputs with no pulls
  for (uint pin = 0; pin < NUM_BANK0_GPIOS; pin++) {
    gpio_init(pin);
    gpio_set_dir(pin, GPIO_IN);
    gpio_disable_pulls(pin);
  }

  // Setup state machine that checks when we are selected
  {
    sm_setup_t waitsel_setup {};
    waitsel_init_setup(&waitsel_setup);
    setup_state_machine(&state_machine[PSM_WAITSEL], &waitsel_setup);
  }

#ifdef PSM_SENDBUS
  // Setup state machine that sends addr/data bus signals
  {
    sm_setup_t send_bus_setup {};
    send_bus_init_setup(&send_bus_setup);
    setup_state_machine(&state_machine[PSM_SENDBUS], &send_bus_setup);
  }
#endif // PSM_SENDBUS

  // Setup state machine that handles CPU read by putting byte on bus
  {
    sm_setup_t read_setup {};
    read_init_setup(&read_setup);
    setup_state_machine(&state_machine[PSM_READ], &read_setup);
  }

#ifdef BOARD_coco_proto_260402
  // FIXME - doesn't belong here
  gpio_pull_up(IGNORE_PIN); // unused middle pin needs to be inverted to avoid false zero

  // Park CART_PIN high (deasserted) at boot; the autostart toggle drives it.
  gpio_init(CART_PIN);
  gpio_set_dir(CART_PIN, GPIO_OUT);
  gpio_put(CART_PIN, 1);

  // RESET_PIN is open-drain: latch 0 so driving it OUT asserts RESET low, and
  // start as input (released - the CoCo's pull-up holds RESET high).
  gpio_init(RESET_PIN);
  gpio_put(RESET_PIN, 0);
  gpio_set_dir(RESET_PIN, GPIO_IN);
#endif

#if USE_IRQ
  pio_set_irq0_source_enabled(pio0, pis_interrupt0, true);
  irq_set_exclusive_handler(PIO0_IRQ_0, pio_irq_handler);
  irq_set_enabled(PIO0_IRQ_0, true);
#endif

  return;
}

// Bookkeeping only - never call this before the bus has been answered.

void __time_critical_func(romulan)(void)
{
  BusSignals bus;
  uint32_t rom_offset, rom_size = POW2_CEIL(sizeof(ROM));
  uint8_t *rom_ptr = ROM;
  // Register-resident mirrors so the fast path never reloads the volatiles.
  bool l_active = false;
  uint16_t l_mask = SIZE_16K - 1;
  bool l_banked = false;
  uint32_t l_bank_off = 0;
  uint16_t l_xor = 0x4000;
  uint32_t last_bus_state = -1;
  uint8_t bank = 0;
  bool switch_bank = false;

  setup_pio_irq_logic();

  while (true) {
#ifdef PSM_SENDBUS
    bus.combined = pio_get_fifo(PSM_SENDBUS);
#else
    bus.combined = pio_get_fifo(PSM_WAITSEL);
#endif // PSM_SENDBUS
#if !defined(BOARD_picorom_coco) && !defined(BOARD_coco_proto_260402)
    if (bus.combined == last_bus_state)
      continue;
#endif

#if 0
    DEBUG_PRINTF("ADDR:%04x DATA:%02x CTS:%d SCS:%d RW:%d UN:%d COMBINED:0x%08x\r\n",
                 bus.addr, bus.data, 0, bus.scs, bus.rw, bus.unused, bus.combined);
#endif

#if defined(BOARD_coco_proto_260402) || defined(BOARD_picorom_coco)
    // Answer first, record after. Reads only: a ROM must not drive the bus
    // while the CPU is writing.
    if (l_active && bus.rw && 0x8000 <= bus.addr && bus.addr < BUS_ROM_TOP) {
      rom_offset = l_bank_off + ((bus.addr ^ l_xor) & l_mask);
      bus.data = rom_ptr[rom_offset];
      pio_put_fifo(PSM_READ, bus.data);
      served_reads++;
#if DIAG_RING
      if (!diag_frozen) {
        diag_bf[diag_bf_idx & (BF_CAP - 1)] =
          bus.addr | (bus.rw ? 0x10000 : 0) | ((uint32_t)bus.data << 24);
        diag_bf_idx++;
        if (bus.addr < BUS_ROM_BASE)
          diag_lo_reads++;
        else
          diag_hi_reads++;
      }
#endif
      last_bus_state = bus.combined;
      continue;
    }

    // GMC bank select: a write to an even address in the SCS window, excluding
    // our own IO registers.
    // $FF40 is also the RS-DOS disk controller register, so ignore writes until
    // the cartridge is demonstrably running and HDB-DOS is out of the picture.
    if (l_banked && served_reads > 256
        && !bus.rw && 0xFF40 <= bus.addr && bus.addr < 0xFF60
        && !(bus.addr & 1) && (bus.addr < IO_BASE || bus.addr >= IO_TOP)) {
      l_bank_off = (bus.data % user_rom_bank_count) * SIZE_16K;
      bank_offsets[0] = l_bank_off;
      last_bus_state = bus.combined;
      continue;
    }
#endif

    if (!user_rom_base && rom_ptr != ROM)
      rom_ptr = ROM;

    // FIXME - only check IO_BASE if rom_ptr == ROM
    if (!user_rom_active && IO_BASE <= bus.addr && bus.addr < IO_TOP) {
      unsigned io_reg = (bus.addr - IO_BASE) & 0x3;
#ifdef RW_PIN
      if (!bus.rw)
        io_reg |= 2;
#endif // RW_PIN

      switch (io_reg) {
      case IO_GETC: // Read byte
        pio_put_fifo(PSM_READ, sio_hw->fifo_rd);
        break;
      case IO_STATUS: // Read status reg
        pio_put_fifo(PSM_READ,
          (sio_hw->fifo_st & SIO_FIFO_ST_VLD_BITS ? IO_FLAG_AVAIL : 0x00)
          | (user_rom_closed ? IO_FLAG_USERROM_READY : 0x00)
        );
        break;
      case IO_PUTC: // Write byte
        sio_hw->fifo_wr = bus.combined;
        break;

      case IO_CONTROL: // Write control reg
#ifdef RP2350_LOGGING
        diag_ioctl++;
#endif
        // Command to enable/disable user ROM, or enable/disable ROM autostart
      	if (bus.data & IO_FLAG_ROM_MODE_CMD) {
          // Enable/disable user ROM
          if (bus.data & IO_FLAG_USERROM_ENABLE) {
            user_rom_active = true;
            if ((user_rom_type & 0xC0) == 0xC0 || user_rom_type == ROM_TYPE_UNKNOWN) {
              rom_ptr = &user_rom[0];
            } else {
              rom_ptr = &user_rom[user_rom_selected_bank * ROM_SEG_SIZE];
            }
            rom_addr_mask = user_rom_mask;
            l_mask = user_rom_mask;
            l_banked = user_rom_banked;
            l_bank_off = 0;
            l_xor = user_rom_banked ? 0 : 0x4000;
            if (user_rom_banked)
              l_mask = SIZE_16K - 1;
            l_active = true;
            served_reads = 0;
#ifdef RP2350_LOGGING
            diag_lo_reads = 0;
            diag_hi_reads = 0;
            diag_bf_idx = 0;
            diag_mount++;
            diag_frozen = false;
#endif
            if (bus.data & IO_FLAG_AUTOSTART_ENABLE) {
#ifdef BOARD_coco_proto_260402
              // Enable auto start (CoCo)
              // Start the ~60Hz CART toggle and pulse RESET low;
              // the CoCo comes out of a clean hardware reset and its own reset
              // routine autostarts the cartridge.
              cart_toggle_active = true;
              cart_toggle_start_ms = to_ms_since_boot(get_absolute_time());
#ifdef RP2350_LOGGING
              diag_resets++;
#endif
              gpio_put(RESET_PIN, 0);
              gpio_set_dir(RESET_PIN, GPIO_OUT);   // assert RESET low
              reset_active = true;
              reset_assert_ms = to_ms_since_boot(get_absolute_time());
#endif // BOARD_coco_proto_260402
            }
          }
          else {
            user_rom_active = false;
            rom_addr_mask = SIZE_16K - 1;
            l_active = false;
            l_mask = SIZE_16K - 1;
            rom_ptr = &ROM[0];
          }
       	}
        else if (bus.data & IO_FLAG_ROM_BANK_CMD) {
          user_rom_selected_bank = bus.data & IO_MASK_ROM_BANK;
          // CoCo maps statically in the read handler; MSX selects a bank.
          if ((user_rom_type & 0xC0) != 0xC0 && user_rom_type != ROM_TYPE_UNKNOWN) {
            rom_ptr = &user_rom[user_rom_selected_bank * ROM_SEG_SIZE];
          }
        }
        break;
      }
    }
#ifdef RD_PIN
    else if (bus.rd && user_rom_active && (0x4000 <= bus.addr) && (bus.addr < 0xC000)) {
      switch_bank = false;
      switch (user_rom_type) {
        case ROM_TYPE_MSX_ASCII8:
          if ((0x6000 <= bus.addr) && (bus.addr < 0x8000)) {
            // 0x6000 = 0, 0x6800 = 1, 0x7000 = 2, 0x7800 = 3
            bank = (bus.addr >> 11) & 3;
            switch_bank = true;
          }
          break;
        case ROM_TYPE_MSX_ASCII16:
          if ((0x6000 <= bus.addr) && (bus.addr < 0x7800) && !(bus.addr & 0x0800)) {
            // 0x6000 = 0, 0x7000 = 1
            bank = (bus.addr >> 12) & 1;
            switch_bank = true;
          }
          break;
        case ROM_TYPE_MSX_KONAMI:
          // [0x4000..0x6000) is fixed at segment 0.
          if (0x6000 <= bus.addr && bus.addr < 0xC000) {
            // 0x6000 = 3, 0x8000 = 4, 0xA000 = 5
            // subtract 2 because ROM starts at 0x4000
            bank = (bus.addr >> 13) - 2;
            switch_bank = true;
          }
          break;
        case ROM_TYPE_MSX_KONAMI_SCC:
          if (0x5000 <= bus.addr && bus.addr < 0xC000 && (bus.addr & 0x1800) == 0x1000) {
            // 0x5000 = 2, 0x7000 = 3, 0x9000 = 4, 0xB000 = 5
            // subtract 2 because ROM starts at 0x4000
            bank = (bus.addr >> 13) - 2;
            switch_bank = true;
            // TODO: if bank = 4 clear SCC cache
          }
          break;
        default:
          break;
      }
      if (switch_bank)
        bank_offsets[bank] = (bus.data % user_rom_bank_count) * bank_size;
    }
#endif
#ifndef RD_PIN
#if defined(BOARD_coco_proto_260402) || defined(BOARD_picorom_coco)
    // CTS covers $C000-$FEFF, and $8000-$FEFF in 32K external ROM mode.
    else if (0x8000 <= bus.addr && bus.addr < BUS_ROM_TOP) {
      rom_offset = (bus.addr ^ 0x4000) & rom_addr_mask;
      bus.data = rom_ptr[rom_offset];
      pio_put_fifo(PSM_READ, bus.data);
    }
#else
    else if ((BUS_ROM_BASE <= bus.addr && bus.addr < BUS_ROM_TOP)) {
      // No banking hardware: serve directly to keep the response path short
      rom_offset = bus.addr - BUS_ROM_BASE;
      bus.data = rom_ptr[rom_offset];
      pio_put_fifo(PSM_READ, bus.data);
    }
#endif
#else
    else if ((BUS_ROM_BASE <= bus.addr && bus.addr < BUS_ROM_TOP)) {
      rom_offset = bus.addr;

      if (user_rom_type == ROM_TYPE_MSX_KONAMI) {
        // [0x0000, 0x4000) mirrors [0x4000, 0x8000)
        if (bus.addr < 0x4000) rom_offset += 0x4000;
        // [0xC000, 0x10000) mirrors [0x8000, 0xC000)
        else if (bus.addr >= 0xC000) rom_offset -= 0x4000;
      }
      else if (user_rom_type == ROM_TYPE_MSX_KONAMI_SCC) {
        // [0x0000, 0x4000) mirrors [0xC000, 0x10000)
        if (bus.addr < 0x4000) rom_offset += 0x8000;
        // [0xC000, 0x10000) mirrors [0x4000, 0x8000)
        else if (bus.addr >= 0xC000) rom_offset -= 0x8000;
      }

      rom_offset -= BUS_ROM_BASE;
      bank = rom_offset >> (12 + (bank_size >> 13));

      bus.data = rom_ptr[rom_offset + bank_offsets[bank] - bank * bank_size];
      pio_put_fifo(PSM_READ, bus.data);
    }
#endif // RD_PIN

    last_bus_state = bus.combined;
  }

  return;
}

void sendReplyPacket(fujiDeviceID_t source, bool ack, void *data, size_t length)
{
    FujiBusPacket packet(source, ack ? FUJICMD_ACK : FUJICMD_NAK,
                         ack ? std::string(static_cast<const char*>(data), length) : "");
    ByteBuffer encoded = packet.serialize();
#if VERBOSE_DEBUG
    DEBUG_PRINTF("Sending reply: dev:%02x cmd:%02x len:%04x\n",
           packet.device(), packet.command(), encoded.size());
#endif // VERBOSE_DEBUG
#ifdef USE_STDIO
    fwrite(encoded.data(), 1, encoded.size(), stdout);
    fflush(stdout);
#else
    tud_cdc_write(encoded.data(), (uint32_t) encoded.size());
    tud_cdc_write_flush();
    while (tud_cdc_write_available() < CFG_TUD_CDC_TX_BUFSIZE)
      tud_task();
#endif // USE_STDIO
#if VERBOSE_DEBUG
    DEBUG_PRINTF("Sent\n");
#endif // VERBOSE_DEBUG
    return;
}

void reset_bank_offsets()
{
  uint32_t offset = 0;
  // Initialize bank offsets to be sequential segments
  for (int i = 0; i < ROM_MAX_SEGS; i++, offset += bank_size)
    bank_offsets[i] = offset;
}

bool process_command(ByteBuffer &buffer)
{
  static int user_rom_write_pos = -1;
  auto packet = FujiBusPacket::fromSerialized(buffer);


  if (!packet) {
#if VERBOSE_DEBUG
    DEBUG_PRINTF("Failed to decode packet\n");
#endif // VERBOSE_DEBUG
    return false;
  }

  switch (packet->command()) {
  case FUJICMD_OPEN:
    {
      size_t offset = packet->param(0) * ROM_SEG_SIZE;
      offset %= sizeof(user_rom);
      user_rom_base = &user_rom[offset];
      user_rom_write_pos = 0;
      user_rom_closed = false;
      // param() is unchecked; the sender may supply only the offset.
      user_rom_type = packet->paramCount() > 1
        ? (fujiROMType_t)packet->param(1) : ROM_TYPE_UNKNOWN;
      bank_size = user_rom_type & 0x80 ? SIZE_16K : SIZE_8K;
      reset_bank_offsets();
      sendReplyPacket(packet->device(), true, nullptr, 0);
#if VERBOSE_DEBUG
      DEBUG_PRINTF("Opening RAM at 0x%04x\n", offset);
#endif // VERBOSE_DEBUG
    }
    break;

  case FUJICMD_WRITE:
    {
      if (user_rom_write_pos < 0 || !user_rom_base)
        sendReplyPacket(packet->device(), false, nullptr, 0);

      size_t len = std::min(packet->data()->size(), sizeof(user_rom) - user_rom_write_pos);
#if VERBOSE_DEBUG
      DEBUG_PRINTF("Writing %d bytes to 0x%04x\n", len, user_rom_write_pos);
#endif // VERBOSE_DEBUG
      if (len) {
        memcpy(&user_rom_base[user_rom_write_pos], packet->data()->data(), len);
        user_rom_write_pos += len;
      }

      sendReplyPacket(packet->device(), true, nullptr, 0);
    }
    break;

  case FUJICMD_CLOSE:
    if (user_rom_write_pos < 0 || !user_rom_base)
      sendReplyPacket(packet->device(), false, nullptr, 0);

    // The host sends no ROM type, so classify by size. CoCo only: an MSX build
    // must not have its cartridges labelled CoCo and forced to 16K banks.
#if defined(BOARD_coco_proto_260402) || defined(BOARD_picorom_coco)
    if (user_rom_type == ROM_TYPE_UNKNOWN && user_rom_write_pos > 0) {
      bank_size = SIZE_16K;
      if (user_rom_write_pos <= 0x8000) {
        user_rom_type = ROM_TYPE_COCO_32K_FF90;
      } else if (user_rom_write_pos <= 0x10000) {
        user_rom_type = ROM_TYPE_COCO_64K_FF90;
      } else {
        user_rom_type = ROM_TYPE_COCO_128K_FF90;
      }
    } else
#endif
    if ((user_rom_type & 0xC0) == 0xC0) {
      bank_size = SIZE_16K;
    }

    if (user_rom_write_pos > 0)
      user_rom_bank_count = (user_rom_write_pos + bank_size - 1) / bank_size;
    if (user_rom_bank_count == 0)
      user_rom_bank_count = 1;
    user_rom_len = user_rom_write_pos > 0 ? user_rom_write_pos : 0;
    {
      uint32_t window = user_rom_len ? POW2_CEIL(user_rom_len) : SIZE_16K;
      if (window > SIZE_32K)
        window = SIZE_32K;
      user_rom_mask = window - 1;
    }
    user_rom_banked = (user_rom_type == ROM_TYPE_COCO_64K_FF90
                    || user_rom_type == ROM_TYPE_COCO_128K_FF90);
    rom_addr_mask = user_rom_mask;
    user_rom_write_pos = -1;
    user_rom_closed = true;
#if VERBOSE_DEBUG
    DEBUG_PRINTF("Closing RAM %d\n", user_rom_closed);
#endif // VERBOSE_DEBUG
    sendReplyPacket(packet->device(), true, nullptr, 0);
    break;

  case FUJICMD_RESET:
    user_rom_write_pos = -1;
    user_rom_base = nullptr;
    user_rom_active = false;
    user_rom_closed = false;
    user_rom_selected_bank = 0;
    user_rom_bank_count = 1;
    break;

  default:
    // FIXME - nak
    break;
  }

  return true;
}

// setup_pio_irq_logic() resets every GPIO to an input, so claim the pin here.
#ifdef RP2350_LOGGING
static void diag_open(void)
{
  gpio_init(DIAG_PIN);
  gpio_set_dir(DIAG_PIN, GPIO_OUT);
  gpio_put(DIAG_PIN, 1);
  busy_wait_us_32(DIAG_BIT_US * 4);
}

static void diag_putc(char c)
{
  // A status line blocks for ~99ms at 9600, against a 100ms watchdog.
  watchdog_update();
  uint32_t save = save_and_disable_interrupts();

  gpio_put(DIAG_PIN, 0);
  busy_wait_us_32(DIAG_BIT_US);
  for (int bit = 0; bit < 8; bit++) {
    gpio_put(DIAG_PIN, (c >> bit) & 1);
    busy_wait_us_32(DIAG_BIT_US);
  }
  gpio_put(DIAG_PIN, 1);
  restore_interrupts(save);
  busy_wait_us_32(DIAG_BIT_US);
}

static void diag_puts(const char *s)
{
  while (*s)
    diag_putc(*s++);
}

static void diag_hex(uint32_t v, int digits)
{
  while (--digits >= 0)
    diag_putc("0123456789abcdef"[(v >> (digits * 4)) & 0xF]);
}
#endif // RP2350_LOGGING

int main()
{
  BusSignals bus;
  int input;
  unsigned int count = 0;
  unsigned char ring_rx[RING_SIZE], ring_tx[RING_SIZE];
  unsigned ring_rx_in = 0, ring_rx_out = 0;
  unsigned ring_tx_in = 0, ring_tx_out = 0;
  uint32_t last_cc_seen = 0, last_ring_sent = 0, now, loop_begin;
  bool our_command = false, serial_ready = false;
  ByteBuffer command_buf;

  reset_bank_offsets();

#ifdef BOARD_coco_proto_260402
  // Needed to serve the cart bus at 2MHz. Voltage must come up first and
  // settle; the clock alone leaves the chip unstable. Non-panicking form so a
  // failed request cannot hang before USB is up.
  vreg_set_voltage(VREG_VOLTAGE_1_20);
  sleep_ms(10);
  if (!set_sys_clock_khz(300000, false))
    set_sys_clock_khz(250000, true);
#else
  set_sys_clock_khz(250000, true);
#endif

#ifdef LED_PIN
  gpio_init(LED_PIN);
  gpio_set_dir(LED_PIN, GPIO_OUT);
#endif // LED_PIN

  multicore_launch_core1(romulan);

#ifdef USE_STDIO
  stdio_init_all();
  stdio_set_translate_crlf(&stdio_usb, false);

  while (!stdio_usb_connected())
    ;
#else
  tusb_init();
  while (!tud_cdc_connected()) {
    tud_task();
    check_tx();
  }
#endif // USE_STDIO

#if 0
  if (watchdog_caused_reboot())
    printf("Watchdog rebooted!\r\n");
#endif

  watchdog_enable(100, 1);

  loop_begin = to_ms_since_boot(get_absolute_time());
  while (true) {
    watchdog_update();
    now = to_ms_since_boot(get_absolute_time());

    if (!serial_ready && now - loop_begin > SERIAL_BEGIN_DELAY)
      serial_ready = true;

#ifdef RP2350_LOGGING
    // Deferred until the cartridge is running and DriveWire is idle.
    {
      static uint32_t diag_due = 0;
      static uint32_t diag_bf_snap = 0, diag_bf_base = 0;
      static uint32_t s_lo, s_hi;
      static int diag_idx = -1;
      static bool diag_sent = false, diag_was_active = false;

      if (user_rom_active && !diag_was_active) {
        diag_due = now + 5000;
        diag_sent = false;
      }
      diag_was_active = user_rom_active;

      if (diag_idx >= 0) {
        if ((uint32_t)diag_idx >= diag_bf_snap) {
          diag_puts("\r\n");
          diag_idx = -1;
          diag_frozen = false;        // resume recording
          diag_due = now + 10000;     // and report again
          diag_sent = false;
        }
        else {
          uint32_t e = diag_bf[(diag_bf_base + diag_idx++) & (BF_CAP - 1)];
          diag_hex(e & 0xFFFF, 4);
          diag_putc(e & 0x10000 ? 'r' : 'w');
          diag_putc(':');
          diag_hex(e >> 24, 2);
          diag_putc(' ');
        }
      }
      else if (!diag_sent && !diag_frozen && diag_due
               && (int32_t)(now - diag_due) >= 0) {
        diag_sent = true;
        diag_idx = 0;
        diag_frozen = true;             // stop core 1 so the buffer stays coherent
        s_lo = diag_lo_reads; s_hi = diag_hi_reads;
        if (diag_bf_idx >= BF_CAP) {
          diag_bf_snap = BF_CAP;
          diag_bf_base = diag_bf_idx & (BF_CAP - 1);
        }
        else {
          diag_bf_snap = diag_bf_idx;
          diag_bf_base = 0;
        }
        diag_open();
        diag_puts("FV m=");
        diag_hex(diag_mount, 2);
        diag_puts(" rs=");
        diag_hex(diag_resets, 2);
        diag_puts(" io=");
        diag_hex(diag_ioctl, 2);
        diag_puts(" a=");
        diag_putc(user_rom_active ? '1' : '0');
        diag_puts(" len=");
        diag_hex(user_rom_len, 5);
        diag_puts(" msk=");
        diag_hex(user_rom_mask, 4);
        diag_puts(" bk=");
        diag_hex(user_rom_bank_count, 2);
        diag_puts(" ty=");
        diag_hex(user_rom_type, 2);
        diag_puts(" lo=");
        diag_hex(s_lo, 6);
        diag_puts(" hi=");
        diag_hex(s_hi, 6);
        diag_puts("\r\n");
      }
    }
#endif // RP2350_LOGGING



#ifdef BOARD_coco_proto_260402
    // Release RESET once the pulse has elapsed (open-drain: back to input) so
    // the CoCo boots from a clean hardware reset. Unsigned delta is
    // wraparound-safe.
    if (reset_active && now - reset_assert_ms >= RESET_PULSE_MS) {
      gpio_set_dir(RESET_PIN, GPIO_IN);
      reset_active = false;
    }
    // Toggle CART at ~60Hz (period ~16ms) like a Program Pak's CART line so the
    // reset routine's cart-FIRQ check fires and autostarts the .CCC. Stop after
    // the autostart window and park CART high (deasserted) so leftover CART
    // FIRQs don't disrupt a later CFGLOAD/CONFIG.BIN boot. Unsigned delta is
    // wraparound-safe.
    if (cart_toggle_active) {
      if (served_reads > 256 || now - cart_toggle_start_ms >= CART_TOGGLE_MS) {
        cart_toggle_active = false;
        gpio_put(CART_PIN, 1);
      }
      else
        gpio_put(CART_PIN, (now >> 3) & 1);
    }
#endif // BOARD_coco_proto_260402

    check_tx();

    if (command_buf.size()) {
      // Did we timeout waiting for final SLIP_END?
      if (now - last_cc_seen > 50) {
#if VERBOSE_DEBUG
        DEBUG_PRINTF("Command timeout %d\r\n", command_buf.size());
#endif // VERBOSE_DEBUG
        for (char c : command_buf)
          ring_append(ring_rx, ring_rx_in, (uint8_t) c);
        command_buf.clear();
      }
    }

    tud_task();
    if ((ring_rx_in + 1) % RING_SIZE != ring_rx_out || now - last_ring_sent > 10) {
#ifdef LED_PIN
      //gpio_put(LED_PIN, 0);
#endif
      input = tud_cdc_available();
      if (input > 0) {
        unsigned char rc;
        tud_cdc_read(&rc, 1);
        input = rc;
        if (!command_buf.size() && input != SLIP_END)
          ring_append(ring_rx, ring_rx_in, input);
        else {
          // if SLIP_END or already capturing then push to command_buf
          last_cc_seen = to_ms_since_boot(get_absolute_time());

          // Keep track of when last command char was seen so we can timeout
          command_buf.push_back((char) input);

          size_t command_size = command_buf.size();
          if (command_buf.size()) {
            // If second char is not a command for us, send command_buf to RBS
            if (command_size == 2 && input != FUJI_DEVICEID_DBC) {
#if VERBOSE_DEBUG
              DEBUG_PRINTF("Command not us\r\n");
#endif // VERBOSE_DEBUG
              for (char c : command_buf)
                ring_append(ring_rx, ring_rx_in, (uint8_t) c);
              command_buf.clear();
            }
            else if (command_size > 1 && input == SLIP_END) {
              if (!process_command(command_buf)) {
                for (char c : command_buf)
                  ring_append(ring_rx, ring_rx_in, (uint8_t) c);
              }
              command_buf.clear();
            }
          }
        }
      }
    }
    else {
      //printf("RING FULL\r\n");
#ifdef LED_PIN
      //gpio_put(LED_PIN, 1);
#endif
    }

    if (ring_rx_in != ring_rx_out) {
      bool sent = multicore_fifo_push_timeout_us(ring_rx[ring_rx_out], 0);
      if (sent) {
        ring_rx_out = (ring_rx_out + 1) % sizeof(ring_rx);
        last_ring_sent = now;
      }
    }

    if (serial_ready && ring_tx_in != ring_tx_out) {
#ifdef USE_STDIO
      putchar(ring_tx[ring_tx_out]);
      ring_tx_out = (ring_tx_out + 1) % sizeof(ring_tx);
#else
      unsigned contig = (ring_tx_in > ring_tx_out)
        ? (ring_tx_in - ring_tx_out)
        : (sizeof(ring_tx) - ring_tx_out);

      while (tud_cdc_write_available() < 1)
        tud_task();

      uint32_t room = tud_cdc_write_available();
      uint32_t to_write = (contig < room) ? contig : room;
      uint32_t written = tud_cdc_write(&ring_tx[ring_tx_out], to_write);
      tud_cdc_write_flush();
      ring_tx_out = (ring_tx_out + written) % sizeof(ring_tx);
#endif // USE_STDIO
    }
  }

  return 0;
}
