Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date              : Tue Sep 17 12:17:31 2024
| Host              : ug3 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file jtag_axi_test_wrapper_timing_summary_routed.rpt -pb jtag_axi_test_wrapper_timing_summary_routed.pb -rpx jtag_axi_test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : jtag_axi_test_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-14  Critical Warning  LUT on the clock tree                               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        5           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3725)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9391)
5. checking no_input_delay (48)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3725)
---------------------------
 There are 3725 register/latch pins with no clock driven by root clock pin: jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByFour/clock_out_pre_buff_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9391)
---------------------------------------------------
 There are 9391 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (48)
-------------------------------
 There are 48 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.419        0.000                      0                16765        0.010        0.000                      0                16701        2.000        0.000                       0                  7496  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                ------------       ----------      --------------
clk_pl_0                                                                                             {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}     50.000          20.000          
jtag_axi_test_i/clk_wiz_0/inst/clk_in1                                                               {0.000 5.000}      10.000          100.000         
  clk_78M_jtag_axi_test_clk_wiz_0_0                                                                  {0.000 6.410}      12.820          78.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                                                                                                               3.500        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       13.186        0.000                      0                  997        0.019        0.000                      0                  997       24.238        0.000                       0                   483  
jtag_axi_test_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_78M_jtag_axi_test_clk_wiz_0_0                                                                        0.419        0.000                      0                15541        0.010        0.000                      0                15493        5.648        0.000                       0                  7009  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_78M_jtag_axi_test_clk_wiz_0_0                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.368        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_78M_jtag_axi_test_clk_wiz_0_0                                                                         49.388        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_78M_jtag_axi_test_clk_wiz_0_0                                                                    clk_78M_jtag_axi_test_clk_wiz_0_0                                                                         11.249        0.000                      0                  111        0.161        0.000                      0                  111  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       46.958        0.000                      0                  100        0.144        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                    clk_78M_jtag_axi_test_clk_wiz_0_0                                                                    
(none)                                                                                               clk_78M_jtag_axi_test_clk_wiz_0_0                                                                    clk_78M_jtag_axi_test_clk_wiz_0_0                                                                    
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_78M_jtag_axi_test_clk_wiz_0_0                                                                    
(none)                                                                                               clk_78M_jtag_axi_test_clk_wiz_0_0                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                                                                                                                         
(none)                                                                                               clk_78M_jtag_axi_test_clk_wiz_0_0                                                                                                                                                                         
(none)                                                                                                                                                                                                    clk_78M_jtag_axi_test_clk_wiz_0_0                                                                    
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK  n/a            3.000         10.000      7.000      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK  n/a            3.000         10.000      7.000      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       13.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.481ns (16.947%)  route 2.357ns (83.053%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -8.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    8.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.265ns (routing 1.187ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.265     8.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y163        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     8.854 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.804     9.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X50Y165        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.227     9.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.430    10.315    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X51Y163        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083    10.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.151    10.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X50Y163        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.057    10.606 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.973    11.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                 13.186    

Slack (MET) :             19.802ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.358ns  (logic 5.752ns (78.172%)  route 1.606ns (21.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.446ns = ( 52.446 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.230ns (routing 0.650ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.600    30.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.583    31.183    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X50Y162        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152    31.335 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.023    32.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X47Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728    51.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.230    52.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C
                         clock pessimism              0.000    52.446    
                         clock uncertainty           -0.235    52.210    
    SLICE_X47Y164        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.050    52.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         52.160    
                         arrival time                         -32.358    
  -------------------------------------------------------------------
                         slack                                 19.802    

Slack (MET) :             19.802ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.358ns  (logic 5.752ns (78.172%)  route 1.606ns (21.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.446ns = ( 52.446 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.230ns (routing 0.650ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.600    30.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.583    31.183    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X50Y162        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152    31.335 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.023    32.358    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X47Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728    51.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.230    52.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/C
                         clock pessimism              0.000    52.446    
                         clock uncertainty           -0.235    52.210    
    SLICE_X47Y164        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.050    52.160    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         52.160    
                         arrival time                         -32.358    
  -------------------------------------------------------------------
                         slack                                 19.802    

Slack (MET) :             19.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.349ns  (logic 5.752ns (78.274%)  route 1.597ns (21.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.471ns = ( 52.471 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.255ns (routing 0.650ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.600    30.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.583    31.183    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X50Y162        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152    31.335 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.013    32.349    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X50Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728    51.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.255    52.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]/C
                         clock pessimism              0.000    52.471    
                         clock uncertainty           -0.235    52.235    
    SLICE_X50Y164        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.049    52.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]
  -------------------------------------------------------------------
                         required time                         52.186    
                         arrival time                         -32.349    
  -------------------------------------------------------------------
                         slack                                 19.838    

Slack (MET) :             19.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.349ns  (logic 5.752ns (78.274%)  route 1.597ns (21.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.471ns = ( 52.471 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.255ns (routing 0.650ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.600    30.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.583    31.183    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X50Y162        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152    31.335 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.013    32.349    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X50Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728    51.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.255    52.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/C
                         clock pessimism              0.000    52.471    
                         clock uncertainty           -0.235    52.235    
    SLICE_X50Y164        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.049    52.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]
  -------------------------------------------------------------------
                         required time                         52.186    
                         arrival time                         -32.349    
  -------------------------------------------------------------------
                         slack                                 19.838    

Slack (MET) :             19.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.349ns  (logic 5.752ns (78.274%)  route 1.597ns (21.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.471ns = ( 52.471 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.255ns (routing 0.650ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.600    30.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.583    31.183    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X50Y162        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152    31.335 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.013    32.349    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X50Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728    51.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.255    52.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/C
                         clock pessimism              0.000    52.471    
                         clock uncertainty           -0.235    52.235    
    SLICE_X50Y164        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.049    52.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]
  -------------------------------------------------------------------
                         required time                         52.186    
                         arrival time                         -32.349    
  -------------------------------------------------------------------
                         slack                                 19.838    

Slack (MET) :             19.838ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.349ns  (logic 5.752ns (78.274%)  route 1.597ns (21.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.471ns = ( 52.471 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.255ns (routing 0.650ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.600    30.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.583    31.183    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X50Y162        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152    31.335 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.013    32.349    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X50Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728    51.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.255    52.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]/C
                         clock pessimism              0.000    52.471    
                         clock uncertainty           -0.235    52.235    
    SLICE_X50Y164        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.049    52.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]
  -------------------------------------------------------------------
                         required time                         52.186    
                         arrival time                         -32.349    
  -------------------------------------------------------------------
                         slack                                 19.838    

Slack (MET) :             19.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.349ns  (logic 5.752ns (78.274%)  route 1.597ns (21.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 52.473 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.257ns (routing 0.650ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.600    30.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.583    31.183    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X50Y162        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152    31.335 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.013    32.349    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X50Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728    51.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.257    52.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]/C
                         clock pessimism              0.000    52.473    
                         clock uncertainty           -0.235    52.237    
    SLICE_X50Y164        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.050    52.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]
  -------------------------------------------------------------------
                         required time                         52.187    
                         arrival time                         -32.349    
  -------------------------------------------------------------------
                         slack                                 19.839    

Slack (MET) :             19.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.349ns  (logic 5.752ns (78.274%)  route 1.597ns (21.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 52.473 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.257ns (routing 0.650ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.600    30.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.583    31.183    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X50Y162        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152    31.335 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.013    32.349    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X50Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728    51.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.257    52.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]/C
                         clock pessimism              0.000    52.473    
                         clock uncertainty           -0.235    52.237    
    SLICE_X50Y164        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.050    52.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]
  -------------------------------------------------------------------
                         required time                         52.187    
                         arrival time                         -32.349    
  -------------------------------------------------------------------
                         slack                                 19.839    

Slack (MET) :             19.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.349ns  (logic 5.752ns (78.274%)  route 1.597ns (21.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 52.473 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.257ns (routing 0.650ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.600    30.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.583    31.183    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X50Y162        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.152    31.335 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          1.013    32.349    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X50Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728    51.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023    51.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.257    52.473    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[29]/C
                         clock pessimism              0.000    52.473    
                         clock uncertainty           -0.235    52.237    
    SLICE_X50Y164        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.050    52.187    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[29]
  -------------------------------------------------------------------
                         required time                         52.187    
                         arrival time                         -32.349    
  -------------------------------------------------------------------
                         slack                                 19.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.114ns (57.199%)  route 0.085ns (42.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.861ns
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    5.044ns
  Clock Net Delay (Source):      2.115ns (routing 1.087ns, distribution 1.028ns)
  Clock Net Delay (Destination): 2.386ns (routing 1.187ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.115     3.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y226        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     3.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.085     3.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X54Y226        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.386     8.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y226        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism             -5.044     3.817    
    SLICE_X54Y226        RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.103     3.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                         -3.920    
                         arrival time                           3.938    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.085ns (62.054%)  route 0.052ns (37.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.495ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    4.935ns
  Clock Net Delay (Source):      1.288ns (routing 0.650ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.709ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.288     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y226        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.052     2.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X54Y226        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.445     7.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y226        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -4.935     2.560    
    SLICE_X54Y226        RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.059     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.112ns (41.245%)  route 0.160ns (58.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.862ns
    Source Clock Delay      (SCD):    3.743ns
    Clock Pessimism Removal (CPR):    4.987ns
  Clock Net Delay (Source):      2.119ns (routing 1.087ns, distribution 1.032ns)
  Clock Net Delay (Destination): 2.387ns (routing 1.187ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.119     3.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y228        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     3.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=23, routed)          0.160     4.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A0
    SLICE_X54Y227        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.387     8.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X54Y227        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                         clock pessimism             -4.987     3.875    
    SLICE_X54Y227        RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR0)
                                                      0.116     3.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP
  -------------------------------------------------------------------
                         required time                         -3.991    
                         arrival time                           4.015    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.112ns (41.245%)  route 0.160ns (58.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.862ns
    Source Clock Delay      (SCD):    3.743ns
    Clock Pessimism Removal (CPR):    4.987ns
  Clock Net Delay (Source):      2.119ns (routing 1.087ns, distribution 1.032ns)
  Clock Net Delay (Destination): 2.387ns (routing 1.187ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.119     3.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y228        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     3.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=23, routed)          0.160     4.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A0
    SLICE_X54Y227        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.387     8.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X54Y227        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism             -4.987     3.875    
    SLICE_X54Y227        RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR0)
                                                      0.116     3.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         -3.991    
                         arrival time                           4.015    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.112ns (41.245%)  route 0.160ns (58.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.862ns
    Source Clock Delay      (SCD):    3.743ns
    Clock Pessimism Removal (CPR):    4.987ns
  Clock Net Delay (Source):      2.119ns (routing 1.087ns, distribution 1.032ns)
  Clock Net Delay (Destination): 2.387ns (routing 1.187ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.119     3.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y228        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     3.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=23, routed)          0.160     4.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A0
    SLICE_X54Y227        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.387     8.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X54Y227        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                         clock pessimism             -4.987     3.875    
    SLICE_X54Y227        RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR0)
                                                      0.116     3.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP
  -------------------------------------------------------------------
                         required time                         -3.991    
                         arrival time                           4.015    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.112ns (41.245%)  route 0.160ns (58.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.862ns
    Source Clock Delay      (SCD):    3.743ns
    Clock Pessimism Removal (CPR):    4.987ns
  Clock Net Delay (Source):      2.119ns (routing 1.087ns, distribution 1.032ns)
  Clock Net Delay (Destination): 2.387ns (routing 1.187ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.119     3.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y228        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     3.855 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=23, routed)          0.160     4.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A0
    SLICE_X54Y227        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.387     8.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X54Y227        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/CLK
                         clock pessimism             -4.987     3.875    
    SLICE_X54Y227        RAMD32 (Hold_H5LUT_SLICEM_CLK_WADR0)
                                                      0.116     3.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP
  -------------------------------------------------------------------
                         required time                         -3.991    
                         arrival time                           4.015    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.084ns (41.128%)  route 0.120ns (58.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.495ns
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    4.908ns
  Clock Net Delay (Source):      1.289ns (routing 0.650ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.709ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.289     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y228        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.120     2.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A3
    SLICE_X54Y227        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.445     7.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X54Y227        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                         clock pessimism             -4.908     2.587    
    SLICE_X54Y227        RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR3)
                                                      0.090     2.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.084ns (41.128%)  route 0.120ns (58.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.495ns
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    4.908ns
  Clock Net Delay (Source):      1.289ns (routing 0.650ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.709ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.289     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y228        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.120     2.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A3
    SLICE_X54Y227        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.445     7.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X54Y227        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism             -4.908     2.587    
    SLICE_X54Y227        RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR3)
                                                      0.090     2.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.084ns (41.128%)  route 0.120ns (58.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.495ns
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    4.908ns
  Clock Net Delay (Source):      1.289ns (routing 0.650ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.709ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.289     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y228        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.120     2.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A3
    SLICE_X54Y227        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.445     7.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X54Y227        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                         clock pessimism             -4.908     2.587    
    SLICE_X54Y227        RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR3)
                                                      0.090     2.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.084ns (41.128%)  route 0.120ns (58.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.495ns
    Source Clock Delay      (SCD):    2.505ns
    Clock Pessimism Removal (CPR):    4.908ns
  Clock Net Delay (Source):      1.289ns (routing 0.650ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.445ns (routing 0.709ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.289     2.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y228        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     2.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.120     2.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A3
    SLICE_X54Y227        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.445     7.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X54Y227        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/CLK
                         clock pessimism             -4.908     2.587    
    SLICE_X54Y227        RAMD32 (Hold_H5LUT_SLICEM_CLK_WADR3)
                                                      0.090     2.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.524         50.000      48.476     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.762         25.000      24.238     SLICE_X54Y226  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  jtag_axi_test_i/clk_wiz_0/inst/clk_in1
  To Clock:  jtag_axi_test_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_axi_test_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { jtag_axi_test_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0
  To Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.648ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.496ns  (logic 0.847ns (5.843%)  route 13.649ns (94.157%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        2.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.461ns = ( 20.281 - 12.820 ) 
    Source Clock Delay      (SCD):    4.809ns
    Clock Pessimism Removal (CPR):    -0.520ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.963ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.670ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.309     4.809    jtag_axi_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y205        FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y205        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.922 f  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=362, routed)         4.469     9.391    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X56Y173        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     9.612 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_2/O
                         net (fo=24, routed)          1.739    11.352    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_2_n_0
    SLICE_X59Y172        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081    11.433 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[14]_i_2/O
                         net (fo=5, routed)           1.025    12.458    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[14]_i_2_n_0
    SLICE_X58Y171        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.082    12.540 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7/O
                         net (fo=26, routed)          1.704    14.244    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7_n_0
    SLICE_X55Y176        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081    14.325 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[2]_i_6/O
                         net (fo=1, routed)           1.356    15.681    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[2]_i_6_n_0
    SLICE_X55Y176        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.186    15.867 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[2]_i_2/O
                         net (fo=1, routed)           3.288    19.155    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[2]_i_2_n_0
    SLICE_X57Y175        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.083    19.238 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[2]_i_1/O
                         net (fo=1, routed)           0.067    19.305    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[2]_i_1_n_0
    SLICE_X57Y175        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096    18.012    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.064 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.485    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.524 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.757    20.281    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk_rhs
    SLICE_X57Y175        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[2]/C
                         clock pessimism             -0.520    19.761    
                         clock uncertainty           -0.081    19.680    
    SLICE_X57Y175        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    19.724    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[2]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -19.305    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.465ns  (logic 0.887ns (6.132%)  route 13.578ns (93.868%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        2.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.471ns = ( 20.291 - 12.820 ) 
    Source Clock Delay      (SCD):    4.809ns
    Clock Pessimism Removal (CPR):    -0.520ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.963ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.670ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.309     4.809    jtag_axi_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y205        FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y205        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.922 r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=362, routed)         4.469     9.391    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X56Y173        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     9.612 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_2/O
                         net (fo=24, routed)          1.739    11.352    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_2_n_0
    SLICE_X59Y172        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081    11.433 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[14]_i_2/O
                         net (fo=5, routed)           1.025    12.458    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[14]_i_2_n_0
    SLICE_X58Y171        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.082    12.540 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7/O
                         net (fo=26, routed)          2.148    14.688    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7_n_0
    SLICE_X55Y177        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.081    14.769 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[4]_i_6/O
                         net (fo=1, routed)           0.830    15.599    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[4]_i_6_n_0
    SLICE_X55Y177        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.227    15.826 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[4]_i_5/O
                         net (fo=1, routed)           3.285    19.111    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[4]_i_5_n_0
    SLICE_X58Y176        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.082    19.193 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[4]_i_1/O
                         net (fo=1, routed)           0.081    19.274    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[4]_i_1_n_0
    SLICE_X58Y176        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096    18.012    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.064 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.485    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.524 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.767    20.291    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk_rhs
    SLICE_X58Y176        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[4]/C
                         clock pessimism             -0.520    19.771    
                         clock uncertainty           -0.081    19.690    
    SLICE_X58Y176        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    19.733    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[4]
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                         -19.274    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.910ns  (logic 0.936ns (6.729%)  route 12.974ns (93.271%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        2.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.461ns = ( 20.281 - 12.820 ) 
    Source Clock Delay      (SCD):    4.809ns
    Clock Pessimism Removal (CPR):    -0.520ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.963ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.670ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.309     4.809    jtag_axi_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y205        FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y205        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.922 f  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=362, routed)         4.684     9.606    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X56Y178        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.187     9.793 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_2/O
                         net (fo=11, routed)          1.852    11.645    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_2_n_0
    SLICE_X56Y176        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.190    11.835 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[11]_i_7/O
                         net (fo=13, routed)          2.619    14.455    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[11]_i_7_n_0
    SLICE_X58Y173        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.138    14.593 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[15]_i_16/O
                         net (fo=11, routed)          0.913    15.505    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[15]_i_16_n_0
    SLICE_X60Y175        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227    15.732 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[8]_i_4/O
                         net (fo=1, routed)           2.839    18.571    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[8]_i_4_n_0
    SLICE_X60Y175        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.081    18.652 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[8]_i_1/O
                         net (fo=1, routed)           0.067    18.719    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[8]_i_1_n_0
    SLICE_X60Y175        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096    18.012    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.064 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.485    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.524 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.757    20.281    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk_rhs
    SLICE_X60Y175        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[8]/C
                         clock pessimism             -0.520    19.761    
                         clock uncertainty           -0.081    19.680    
    SLICE_X60Y175        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    19.724    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[8]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -18.719    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/seeg_top_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.759ns  (logic 0.894ns (6.498%)  route 12.865ns (93.502%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        1.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.470ns = ( 20.290 - 12.820 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 0.963ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.670ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.460     4.960    jtag_axi_test_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X58Y178        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y178        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.072 r  jtag_axi_test_i/seeg_top_0/inst/slv_reg0_reg[6]/Q
                         net (fo=72, routed)          3.156     8.229    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_reg_0[3]
    SLICE_X57Y171        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.132     8.361 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[0]_i_3/O
                         net (fo=47, routed)          1.524     9.884    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[0]_i_3_n_0
    SLICE_X56Y177        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     9.940 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_6/O
                         net (fo=8, routed)           2.952    12.892    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_6_n_0
    SLICE_X58Y176        LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.136    13.028 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[5]_i_4/O
                         net (fo=5, routed)           1.661    14.689    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[5]_i_4_n_0
    SLICE_X59Y176        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.185    14.874 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[15]_i_9/O
                         net (fo=6, routed)           2.158    17.032    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[15]_i_9_n_0
    SLICE_X58Y173        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.136    17.168 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[13]_i_2/O
                         net (fo=1, routed)           1.333    18.501    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[13]_i_2_n_0
    SLICE_X58Y173        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.137    18.638 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[13]_i_1/O
                         net (fo=1, routed)           0.081    18.719    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[13]_i_1_n_0
    SLICE_X58Y173        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096    18.012    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.064 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.485    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.524 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.766    20.290    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk_rhs
    SLICE_X58Y173        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[13]/C
                         clock pessimism             -0.517    19.773    
                         clock uncertainty           -0.081    19.692    
    SLICE_X58Y173        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    19.735    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[13]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                         -18.719    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/seeg_top_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.696ns  (logic 0.815ns (5.951%)  route 12.881ns (94.049%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.461ns = ( 20.281 - 12.820 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 0.963ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.670ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.460     4.960    jtag_axi_test_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X58Y178        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y178        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.072 r  jtag_axi_test_i/seeg_top_0/inst/slv_reg0_reg[6]/Q
                         net (fo=72, routed)          3.156     8.229    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_reg_0[3]
    SLICE_X57Y171        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.132     8.361 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[0]_i_3/O
                         net (fo=47, routed)          1.524     9.884    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[0]_i_3_n_0
    SLICE_X56Y177        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     9.940 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_6/O
                         net (fo=8, routed)           2.952    12.892    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_6_n_0
    SLICE_X58Y176        LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.136    13.028 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[5]_i_4/O
                         net (fo=5, routed)           1.661    14.689    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[5]_i_4_n_0
    SLICE_X59Y176        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.185    14.874 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[15]_i_9/O
                         net (fo=6, routed)           1.397    16.271    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[15]_i_9_n_0
    SLICE_X58Y173        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.137    16.408 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[14]_i_2/O
                         net (fo=1, routed)           2.124    18.532    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[14]_i_2_n_0
    SLICE_X60Y174        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057    18.589 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[14]_i_1/O
                         net (fo=1, routed)           0.067    18.656    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[14]_i_1_n_0
    SLICE_X60Y174        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096    18.012    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.064 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.485    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.524 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.757    20.281    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk_rhs
    SLICE_X60Y174        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[14]/C
                         clock pessimism             -0.517    19.764    
                         clock uncertainty           -0.081    19.683    
    SLICE_X60Y174        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    19.727    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[14]
  -------------------------------------------------------------------
                         required time                         19.727    
                         arrival time                         -18.656    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/seeg_top_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.669ns  (logic 0.668ns (4.887%)  route 13.001ns (95.113%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        1.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.469ns = ( 20.289 - 12.820 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 0.963ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.670ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.460     4.960    jtag_axi_test_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X58Y178        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y178        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.072 r  jtag_axi_test_i/seeg_top_0/inst/slv_reg0_reg[6]/Q
                         net (fo=72, routed)          3.156     8.229    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_reg_0[3]
    SLICE_X57Y171        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.132     8.361 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[0]_i_3/O
                         net (fo=47, routed)          1.524     9.884    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[0]_i_3_n_0
    SLICE_X56Y177        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     9.940 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_6/O
                         net (fo=8, routed)           2.049    11.989    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_6_n_0
    SLICE_X58Y175        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.137    12.126 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[2]_i_5/O
                         net (fo=19, routed)          1.764    13.890    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[2]_i_5_n_0
    SLICE_X58Y171        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083    13.973 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[4]_i_3/O
                         net (fo=30, routed)          1.203    15.175    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[4]_i_3_n_0
    SLICE_X58Y170        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.057    15.232 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[9]_i_3/O
                         net (fo=1, routed)           1.152    16.384    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[9]_i_3_n_0
    SLICE_X58Y170        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.091    16.475 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[9]_i_1/O
                         net (fo=1, routed)           2.154    18.629    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[9]_i_1_n_0
    SLICE_X58Y170        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096    18.012    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.064 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.485    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.524 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.765    20.289    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk_rhs
    SLICE_X58Y170        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker_reg[9]/C
                         clock pessimism             -0.517    19.772    
                         clock uncertainty           -0.081    19.691    
    SLICE_X58Y170        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    19.735    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker_reg[9]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                         -18.629    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.796ns  (logic 1.010ns (7.321%)  route 12.786ns (92.679%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.470ns = ( 20.290 - 12.820 ) 
    Source Clock Delay      (SCD):    4.809ns
    Clock Pessimism Removal (CPR):    -0.520ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.963ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.670ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.309     4.809    jtag_axi_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y205        FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y205        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.922 r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=362, routed)         4.684     9.606    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X56Y178        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.187     9.793 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_2/O
                         net (fo=11, routed)          1.913    11.706    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[3]_i_2_n_0
    SLICE_X56Y175        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.220    11.926 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_4/O
                         net (fo=14, routed)          1.862    13.788    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_4_n_0
    SLICE_X59Y173        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.153    13.941 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[15]_i_15/O
                         net (fo=16, routed)          2.003    15.944    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[15]_i_15_n_0
    SLICE_X59Y176        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.152    16.096 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[12]_i_5/O
                         net (fo=1, routed)           2.228    18.324    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[12]_i_5_n_0
    SLICE_X58Y173        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.185    18.509 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[12]_i_1/O
                         net (fo=1, routed)           0.096    18.605    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[12]_i_1_n_0
    SLICE_X58Y173        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096    18.012    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.064 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.485    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.524 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.766    20.290    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk_rhs
    SLICE_X58Y173        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[12]/C
                         clock pessimism             -0.520    19.770    
                         clock uncertainty           -0.081    19.689    
    SLICE_X58Y173        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    19.732    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[12]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                         -18.605    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.686ns  (logic 0.781ns (5.706%)  route 12.905ns (94.294%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        2.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.467ns = ( 20.287 - 12.820 ) 
    Source Clock Delay      (SCD):    4.809ns
    Clock Pessimism Removal (CPR):    -0.520ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.963ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.670ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.309     4.809    jtag_axi_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y205        FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y205        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.922 r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=362, routed)         4.469     9.391    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X56Y173        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     9.612 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_2/O
                         net (fo=24, routed)          1.739    11.352    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_2_n_0
    SLICE_X59Y172        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081    11.433 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[14]_i_2/O
                         net (fo=5, routed)           1.025    12.458    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[14]_i_2_n_0
    SLICE_X58Y171        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.082    12.540 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7/O
                         net (fo=26, routed)          2.148    14.688    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7_n_0
    SLICE_X55Y177        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.091    14.779 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[5]_i_7/O
                         net (fo=1, routed)           1.445    16.224    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[5]_i_7_n_0
    SLICE_X55Y177        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.057    16.281 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[5]_i_6/O
                         net (fo=1, routed)           2.011    18.292    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[5]_i_6_n_0
    SLICE_X57Y177        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.136    18.428 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[5]_i_1/O
                         net (fo=1, routed)           0.067    18.495    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[5]_i_1_n_0
    SLICE_X57Y177        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096    18.012    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.064 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.485    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.524 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.763    20.287    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk_rhs
    SLICE_X57Y177        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[5]/C
                         clock pessimism             -0.520    19.767    
                         clock uncertainty           -0.081    19.686    
    SLICE_X57Y177        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    19.730    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[5]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                         -18.495    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/seeg_top_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.523ns  (logic 0.675ns (4.991%)  route 12.848ns (95.009%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.467ns = ( 20.287 - 12.820 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 0.963ns, distribution 1.497ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.670ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.460     4.960    jtag_axi_test_i/seeg_top_0/inst/S_AXI_ACLK
    SLICE_X58Y178        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y178        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     5.072 r  jtag_axi_test_i/seeg_top_0/inst/slv_reg0_reg[6]/Q
                         net (fo=72, routed)          3.156     8.229    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_reg_0[3]
    SLICE_X57Y171        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.132     8.361 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[0]_i_3/O
                         net (fo=47, routed)          1.524     9.884    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[0]_i_3_n_0
    SLICE_X56Y177        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     9.940 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_6/O
                         net (fo=8, routed)           2.049    11.989    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[1]_i_6_n_0
    SLICE_X58Y175        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.137    12.126 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[2]_i_5/O
                         net (fo=19, routed)          1.764    13.890    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stimulation_state[2]_i_5_n_0
    SLICE_X58Y171        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.083    13.973 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[4]_i_3/O
                         net (fo=30, routed)          1.479    15.452    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[4]_i_3_n_0
    SLICE_X55Y170        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058    15.510 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[8]_i_3/O
                         net (fo=1, routed)           1.098    16.608    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[8]_i_3_n_0
    SLICE_X55Y170        LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.097    16.705 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[8]_i_1/O
                         net (fo=1, routed)           1.779    18.484    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker[8]_i_1_n_0
    SLICE_X55Y170        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096    18.012    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.064 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.485    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.524 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.763    20.287    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk_rhs
    SLICE_X55Y170        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[8]/C
                         clock pessimism             -0.517    19.770    
                         clock uncertainty           -0.081    19.689    
    SLICE_X55Y170        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    19.733    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_train_count_tracker_reg[8]
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.590ns  (logic 0.970ns (7.138%)  route 12.620ns (92.862%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        2.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.461ns = ( 20.281 - 12.820 ) 
    Source Clock Delay      (SCD):    4.809ns
    Clock Pessimism Removal (CPR):    -0.520ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.309ns (routing 0.963ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.670ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.309     4.809    jtag_axi_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y205        FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y205        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.922 r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=362, routed)         4.469     9.391    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X56Y173        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     9.612 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_2/O
                         net (fo=24, routed)          1.739    11.352    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_infinite_mode_i_2_n_0
    SLICE_X59Y172        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.081    11.433 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[14]_i_2/O
                         net (fo=5, routed)           1.025    12.458    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[14]_i_2_n_0
    SLICE_X58Y171        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.082    12.540 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7/O
                         net (fo=26, routed)          1.865    14.405    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_bipulses_per_train_count_tracker[13]_i_7_n_0
    SLICE_X54Y176        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.137    14.542 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_7/O
                         net (fo=1, routed)           1.395    15.937    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_7_n_0
    SLICE_X56Y176        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.151    16.088 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_4/O
                         net (fo=1, routed)           2.059    18.147    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_4_n_0
    SLICE_X56Y176        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.185    18.332 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_1/O
                         net (fo=1, routed)           0.067    18.399    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker[0]_i_1_n_0
    SLICE_X56Y176        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096    18.012    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    18.064 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421    18.485    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    18.524 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.757    20.281    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk_rhs
    SLICE_X56Y176        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[0]/C
                         clock pessimism             -0.520    19.761    
                         clock uncertainty           -0.081    19.680    
    SLICE_X56Y176        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    19.724    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/stim_delay_tracker_reg[0]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -18.399    
  -------------------------------------------------------------------
                         slack                                  1.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_7_13/RAMF/I
                            (rising edge-triggered cell RAMD64E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.112ns (42.944%)  route 0.149ns (57.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.033ns
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Net Delay (Source):      2.252ns (routing 0.887ns, distribution 1.365ns)
  Clock Net Delay (Destination): 2.533ns (routing 0.963ns, distribution 1.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.252     5.348    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X55Y207        FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y207        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     5.460 r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[12]/Q
                         net (fo=4, routed)           0.149     5.609    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_7_13/DIF
    SLICE_X53Y207        RAMD64E                                      r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_7_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.533     5.033    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_7_13/WCLK
    SLICE_X53Y207        RAMD64E                                      r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_7_13/RAMF/CLK
                         clock pessimism              0.463     5.496    
    SLICE_X53Y207        RAMD64E (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.103     5.599    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_7_13/RAMF
  -------------------------------------------------------------------
                         required time                         -5.599    
                         arrival time                           5.609    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.115ns (52.511%)  route 0.104ns (47.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      2.266ns (routing 0.887ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.659ns (routing 0.963ns, distribution 1.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.266     5.362    jtag_axi_test_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X53Y205        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y205        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.477 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][11]/Q
                         net (fo=1, routed)           0.104     5.581    jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X2Y82         RAMB18E2                                     r  jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.659     5.159    jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y82         RAMB18E2                                     r  jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.459     5.619    
    RAMB18_X2Y82         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[10])
                                                     -0.048     5.571    jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.571    
                         arrival time                           5.581    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/C/data_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_out_C_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.112ns (53.239%)  route 0.098ns (46.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.486ns
    Source Clock Delay      (SCD):    7.470ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Net Delay (Source):      1.766ns (routing 0.670ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.726ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096     5.192    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.244 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.665    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.704 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.766     7.470    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/C/clk_rhs
    SLICE_X47Y205        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/C/data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y205        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     7.582 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/C/data_out_reg[20]/Q
                         net (fo=3, routed)           0.098     7.680    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_out_C[20]
    SLICE_X48Y205        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_out_C_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.334     4.834    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.917 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.567     5.484    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.528 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.959     7.486    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/clk_rhs
    SLICE_X48Y205        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_out_C_reg_reg[4]/C
                         clock pessimism              0.081     7.567    
    SLICE_X48Y205        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     7.669    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/data_out_C_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.669    
                         arrival time                           7.680    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.111ns (50.226%)  route 0.110ns (49.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      2.266ns (routing 0.887ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.659ns (routing 0.963ns, distribution 1.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.266     5.362    jtag_axi_test_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X53Y205        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y205        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     5.473 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][5]/Q
                         net (fo=1, routed)           0.110     5.583    jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X2Y82         RAMB18E2                                     r  jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.659     5.159    jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y82         RAMB18E2                                     r  jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.459     5.619    
    RAMB18_X2Y82         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[5])
                                                     -0.048     5.571    jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.571    
                         arrival time                           5.583    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/data_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.112ns (51.853%)  route 0.104ns (48.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Net Delay (Source):      2.218ns (routing 0.887ns, distribution 1.331ns)
  Clock Net Delay (Destination): 2.505ns (routing 0.963ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.218     5.314    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X46Y202        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/data_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y202        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     5.426 r  jtag_axi_test_i/seeg_top_0/inst/seeg/data_out_reg[22]/Q
                         net (fo=3, routed)           0.104     5.530    jtag_axi_test_i/ila_0/inst/ila_core_inst/DATA_I[31]
    SLICE_X45Y203        SRL16E                                       r  jtag_axi_test_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.505     5.005    jtag_axi_test_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X45Y203        SRL16E                                       r  jtag_axi_test_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/CLK
                         clock pessimism              0.406     5.412    
    SLICE_X45Y203        SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.104     5.516    jtag_axi_test_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8
  -------------------------------------------------------------------
                         required time                         -5.516    
                         arrival time                           5.530    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.112ns (44.544%)  route 0.139ns (55.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Net Delay (Source):      2.244ns (routing 0.887ns, distribution 1.357ns)
  Clock Net Delay (Destination): 2.511ns (routing 0.963ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.244     5.340    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]_0
    SLICE_X55Y212        FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y212        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     5.452 r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.139     5.592    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus2[3]
    SLICE_X56Y211        FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.511     5.011    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]_0
    SLICE_X56Y211        FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.463     5.473    
    SLICE_X56Y211        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.576    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.576    
                         arrival time                           5.592    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.111ns (50.685%)  route 0.108ns (49.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.145ns
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      2.256ns (routing 0.887ns, distribution 1.369ns)
  Clock Net Delay (Destination): 2.645ns (routing 0.963ns, distribution 1.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.256     5.352    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/s_dclk_o
    SLICE_X53Y220        FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y220        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     5.463 r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[27]/Q
                         net (fo=1, routed)           0.108     5.571    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[27]
    RAMB36_X2Y43         RAMB36E2                                     r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.645     5.145    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X2Y43         RAMB36E2                                     r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.459     5.604    
    RAMB36_X2Y43         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[27])
                                                     -0.048     5.556    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -5.556    
                         arrival time                           5.571    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_27/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.114ns (40.025%)  route 0.171ns (59.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.052ns
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Net Delay (Source):      2.251ns (routing 0.887ns, distribution 1.364ns)
  Clock Net Delay (Destination): 2.552ns (routing 0.963ns, distribution 1.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.251     5.347    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X56Y209        FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y209        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.114     5.461 r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[21]/Q
                         net (fo=4, routed)           0.171     5.632    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_27/DIA
    SLICE_X54Y204        RAMD64E                                      r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_27/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.552     5.052    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_27/WCLK
    SLICE_X54Y204        RAMD64E                                      r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_27/RAMA/CLK
                         clock pessimism              0.463     5.515    
    SLICE_X54Y204        RAMD64E (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.101     5.616    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_27/RAMA
  -------------------------------------------------------------------
                         required time                         -5.616    
                         arrival time                           5.632    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[16]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.112ns (49.778%)  route 0.113ns (50.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.106ns
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      2.212ns (routing 0.887ns, distribution 1.325ns)
  Clock Net Delay (Destination): 2.606ns (routing 0.963ns, distribution 1.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.212     5.308    jtag_axi_test_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X45Y210        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     5.420 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][66]/Q
                         net (fo=1, routed)           0.113     5.533    jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[12]
    RAMB36_X1Y42         RAMB36E2                                     r  jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.606     5.106    jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y42         RAMB36E2                                     r  jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.459     5.565    
    RAMB36_X1Y42         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[16])
                                                     -0.048     5.517    jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.517    
                         arrival time                           5.533    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.112ns (37.751%)  route 0.185ns (62.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.145ns
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Net Delay (Source):      2.261ns (routing 0.887ns, distribution 1.374ns)
  Clock Net Delay (Destination): 2.645ns (routing 0.963ns, distribution 1.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.261     5.357    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
    SLICE_X54Y218        FDRE                                         r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y218        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.469 r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=3, routed)           0.185     5.654    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/POR_B
    RAMB36_X2Y43         RAMB36E2                                     r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.645     5.145    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0
    RAMB36_X2Y43         RAMB36E2                                     r  jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.459     5.604    
    RAMB36_X2Y43         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.034     5.638    jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -5.638    
                         arrival time                           5.654    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_78M_jtag_axi_test_clk_wiz_0_0
Waveform(ns):       { 0.000 6.410 }
Period(ns):         12.820
Sources:            { jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB18_X2Y82   jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         12.820      10.860     RAMB18_X2Y82   jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB36_X1Y41   jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         12.820      10.860     RAMB36_X1Y41   jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         12.820      10.860     RAMB36_X1Y42   jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         12.820      10.860     RAMB36_X1Y42   jtag_axi_test_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         12.820      11.111     RAMB36_X2Y44   jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         12.820      11.111     RAMB36_X2Y44   jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         12.820      11.111     RAMB18_X2Y83   jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         12.820      11.111     RAMB18_X2Y83   jtag_axi_test_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         6.410       5.648      SLICE_X45Y221  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.368ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.368ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (MaxDelay Path 12.820ns)
  Data Path Delay:        0.498ns  (logic 0.115ns (23.092%)  route 0.383ns (76.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.820ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y229                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X55Y229        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.383     0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X56Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.820    12.820    
    SLICE_X56Y229        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    12.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                 12.368    

Slack (MET) :             12.395ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (MaxDelay Path 12.820ns)
  Data Path Delay:        0.471ns  (logic 0.115ns (24.416%)  route 0.356ns (75.584%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.820ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y229                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X55Y229        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.356     0.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X57Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.820    12.820    
    SLICE_X57Y229        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.046    12.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                 12.395    

Slack (MET) :             12.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (MaxDelay Path 12.820ns)
  Data Path Delay:        0.444ns  (logic 0.115ns (25.901%)  route 0.329ns (74.099%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.820ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X46Y224        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.329     0.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X46Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.820    12.820    
    SLICE_X46Y223        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    12.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                 12.422    

Slack (MET) :             12.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (MaxDelay Path 12.820ns)
  Data Path Delay:        0.412ns  (logic 0.114ns (27.670%)  route 0.298ns (72.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.820ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X46Y224        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.298     0.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X46Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.820    12.820    
    SLICE_X46Y223        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.046    12.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                 12.454    

Slack (MET) :             12.467ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (MaxDelay Path 12.820ns)
  Data Path Delay:        0.398ns  (logic 0.112ns (28.141%)  route 0.286ns (71.859%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.820ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y224                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X45Y224        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     0.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.286     0.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X45Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.820    12.820    
    SLICE_X45Y223        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.045    12.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                 12.467    

Slack (MET) :             12.475ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (MaxDelay Path 12.820ns)
  Data Path Delay:        0.391ns  (logic 0.114ns (29.156%)  route 0.277ns (70.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.820ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y228                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X55Y228        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.277     0.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X55Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.820    12.820    
    SLICE_X55Y228        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    12.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                 12.475    

Slack (MET) :             12.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (MaxDelay Path 12.820ns)
  Data Path Delay:        0.335ns  (logic 0.114ns (34.030%)  route 0.221ns (65.970%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.820ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y229                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X55Y229        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.221     0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X57Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.820    12.820    
    SLICE_X57Y229        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    12.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                 12.531    

Slack (MET) :             12.537ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.820ns  (MaxDelay Path 12.820ns)
  Data Path Delay:        0.329ns  (logic 0.114ns (34.650%)  route 0.215ns (65.350%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.820ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X46Y224        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.215     0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X46Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.820    12.820    
    SLICE_X46Y223        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    12.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                 12.537    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       49.388ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.388ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.657ns  (logic 0.114ns (17.352%)  route 0.543ns (82.648%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y223                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X46Y223        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.543     0.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X45Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X45Y222        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.045    50.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.045    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                 49.388    

Slack (MET) :             49.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.452ns  (logic 0.118ns (26.106%)  route 0.334ns (73.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y224                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X45Y224        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     0.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.334     0.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X46Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X46Y224        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                 49.594    

Slack (MET) :             49.600ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.446ns  (logic 0.115ns (25.785%)  route 0.331ns (74.215%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y228                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X55Y228        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.331     0.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X55Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X55Y230        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                 49.600    

Slack (MET) :             49.618ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.428ns  (logic 0.113ns (26.402%)  route 0.315ns (73.598%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y228                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X55Y228        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.315     0.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X55Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X55Y230        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                 49.618    

Slack (MET) :             49.621ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.424ns  (logic 0.115ns (27.123%)  route 0.309ns (72.877%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y223                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X45Y223        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.309     0.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X45Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X45Y222        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.045    50.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.045    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                 49.621    

Slack (MET) :             49.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.412ns  (logic 0.114ns (27.670%)  route 0.298ns (72.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y228                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X55Y228        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.298     0.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X55Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X55Y228        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                 49.634    

Slack (MET) :             49.640ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.405ns  (logic 0.113ns (27.901%)  route 0.292ns (72.099%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y224                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X45Y224        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.292     0.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X45Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X45Y224        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.045    50.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.045    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                 49.640    

Slack (MET) :             49.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             clk_78M_jtag_axi_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.389ns  (logic 0.114ns (29.306%)  route 0.275ns (70.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y228                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X55Y228        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.275     0.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X55Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X55Y228        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.046    50.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                 49.657    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0
  To Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.249ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.252ns (19.940%)  route 1.012ns (80.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.318ns = ( 18.138 - 12.820 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.489ns (routing 0.963ns, distribution 1.526ns)
  Clock Net Delay (Destination): 2.222ns (routing 0.887ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.489     4.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y227        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.267     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X49Y227        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.508 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.745     6.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X45Y226        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.222    18.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.462    17.676    
                         clock uncertainty           -0.081    17.595    
    SLICE_X45Y226        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.093    17.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.502    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                 11.249    

Slack (MET) :             11.249ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.252ns (19.940%)  route 1.012ns (80.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.318ns = ( 18.138 - 12.820 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.489ns (routing 0.963ns, distribution 1.526ns)
  Clock Net Delay (Destination): 2.222ns (routing 0.887ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.489     4.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y227        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.267     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X49Y227        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.508 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.745     6.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X45Y226        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.222    18.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.462    17.676    
                         clock uncertainty           -0.081    17.595    
    SLICE_X45Y226        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.093    17.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.502    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                 11.249    

Slack (MET) :             11.263ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.252ns (20.180%)  route 0.997ns (79.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.317ns = ( 18.137 - 12.820 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.489ns (routing 0.963ns, distribution 1.526ns)
  Clock Net Delay (Destination): 2.221ns (routing 0.887ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.489     4.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X49Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y227        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.104 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.267     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X49Y227        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.508 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.730     6.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X46Y226        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.221    18.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.462    17.675    
                         clock uncertainty           -0.081    17.594    
    SLICE_X46Y226        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.093    17.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.501    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 11.263    

Slack (MET) :             11.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.114ns (12.100%)  route 0.828ns (87.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 18.177 - 12.820 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.444ns (routing 0.963ns, distribution 1.481ns)
  Clock Net Delay (Destination): 2.260ns (routing 0.887ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.444     4.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.058 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.828     5.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X50Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.260    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.462    17.714    
                         clock uncertainty           -0.081    17.633    
    SLICE_X50Y230        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    17.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         17.540    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                 11.654    

Slack (MET) :             11.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.114ns (12.100%)  route 0.828ns (87.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 18.177 - 12.820 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.444ns (routing 0.963ns, distribution 1.481ns)
  Clock Net Delay (Destination): 2.260ns (routing 0.887ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.444     4.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.058 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.828     5.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X50Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.260    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.462    17.714    
                         clock uncertainty           -0.081    17.633    
    SLICE_X50Y230        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    17.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.540    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                 11.654    

Slack (MET) :             11.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.114ns (12.100%)  route 0.828ns (87.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 18.177 - 12.820 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.444ns (routing 0.963ns, distribution 1.481ns)
  Clock Net Delay (Destination): 2.260ns (routing 0.887ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.444     4.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.058 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.828     5.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.260    18.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/C
                         clock pessimism             -0.462    17.714    
                         clock uncertainty           -0.081    17.633    
    SLICE_X51Y230        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    17.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.540    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                 11.654    

Slack (MET) :             11.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.252ns (32.397%)  route 0.526ns (67.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 18.178 - 12.820 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 0.963ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.887ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.497     4.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y227        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.179     5.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X57Y227        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.347     5.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X55Y227        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.262    18.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.463    17.716    
                         clock uncertainty           -0.081    17.635    
    SLICE_X55Y227        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.093    17.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.542    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 11.767    

Slack (MET) :             11.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.252ns (32.397%)  route 0.526ns (67.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 18.178 - 12.820 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 0.963ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.887ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.497     4.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y227        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.179     5.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X57Y227        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.347     5.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X55Y227        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.262    18.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.463    17.716    
                         clock uncertainty           -0.081    17.635    
    SLICE_X55Y227        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.093    17.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.542    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 11.767    

Slack (MET) :             11.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.252ns (32.397%)  route 0.526ns (67.603%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 18.178 - 12.820 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.497ns (routing 0.963ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.262ns (routing 0.887ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.497     4.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y227        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     5.112 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.179     5.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X57Y227        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     5.428 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.347     5.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X55Y227        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.262    18.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.463    17.716    
                         clock uncertainty           -0.081    17.635    
    SLICE_X55Y227        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.093    17.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.542    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 11.767    

Slack (MET) :             11.796ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.820ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@12.820ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.113ns (14.287%)  route 0.678ns (85.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 18.129 - 12.820 ) 
    Source Clock Delay      (SCD):    4.961ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.461ns (routing 0.963ns, distribution 1.498ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.887ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.461     4.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X45Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y226        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     5.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.678     5.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X45Y222        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                     12.820    12.820 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000    12.820 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011    14.831    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739    15.570 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307    15.877    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    15.916 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.213    18.129    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X45Y222        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.407    17.722    
                         clock uncertainty           -0.081    17.641    
    SLICE_X45Y222        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    17.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.548    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 11.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    3.315ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Net Delay (Source):      1.353ns (routing 0.524ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.569ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.353     3.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y228        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y228        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.082     3.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X57Y227        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.480     2.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.404     3.339    
    SLICE_X57Y227        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.018     3.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.321    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.084ns (49.221%)  route 0.087ns (50.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.334ns (routing 0.524ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.569ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.334     3.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y226        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.087     3.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X46Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.452     2.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X46Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.409     3.315    
    SLICE_X46Y225        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     3.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.084ns (49.221%)  route 0.087ns (50.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.334ns (routing 0.524ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.569ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.334     3.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y226        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.087     3.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X46Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.452     2.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X46Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.409     3.315    
    SLICE_X46Y225        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     3.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.084ns (49.221%)  route 0.087ns (50.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.334ns (routing 0.524ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.569ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.334     3.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y226        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.087     3.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X46Y225        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.452     2.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X46Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.409     3.315    
    SLICE_X46Y225        FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.018     3.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.084ns (49.221%)  route 0.087ns (50.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.334ns (routing 0.524ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.569ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.334     3.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y226        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.087     3.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X46Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.452     2.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X46Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.409     3.315    
    SLICE_X46Y225        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     3.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.084ns (49.221%)  route 0.087ns (50.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.334ns (routing 0.524ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.569ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.334     3.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X46Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y226        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.380 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.087     3.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X46Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.452     2.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X46Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.409     3.315    
    SLICE_X46Y225        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     3.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.083ns (46.303%)  route 0.096ns (53.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Net Delay (Source):      1.360ns (routing 0.524ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.569ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.360     3.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y227        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     3.405 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.096     3.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X54Y228        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.488     2.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y228        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.406     3.348    
    SLICE_X54Y228        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.018     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.083ns (46.562%)  route 0.095ns (53.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    3.322ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Net Delay (Source):      1.360ns (routing 0.524ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.569ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.360     3.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X55Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y227        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     3.405 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.095     3.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X54Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.486     2.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.406     3.346    
    SLICE_X54Y228        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     3.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.328    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.084ns (43.492%)  route 0.109ns (56.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Net Delay (Source):      1.358ns (routing 0.524ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.569ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.358     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X50Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y230        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.404 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.109     3.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X49Y232        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.472     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X49Y232        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.433     3.359    
    SLICE_X49Y232        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.018     3.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -3.341    
                         arrival time                           3.513    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (removal check against rising-edge clock clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns - clk_78M_jtag_axi_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.084ns (46.323%)  route 0.097ns (53.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Net Delay (Source):      1.333ns (routing 0.524ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.569ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.333     3.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.379 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.097     3.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X48Y230        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.454     2.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X48Y230        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.407     3.315    
    SLICE_X48Y230        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     3.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       46.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.440ns (15.404%)  route 2.416ns (84.596%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 53.733 - 50.000 ) 
    Source Clock Delay      (SCD):    8.741ns
    Clock Pessimism Removal (CPR):    4.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.187ns, distribution 1.079ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.087ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.266     8.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y165        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.265     9.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y165        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     9.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.466     9.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X50Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.187     9.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.686    11.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.109    53.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.951    58.684    
                         clock uncertainty           -0.035    58.649    
    SLICE_X51Y226        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093    58.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         58.556    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                 46.958    

Slack (MET) :             46.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.440ns (15.404%)  route 2.416ns (84.596%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 53.733 - 50.000 ) 
    Source Clock Delay      (SCD):    8.741ns
    Clock Pessimism Removal (CPR):    4.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.187ns, distribution 1.079ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.087ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.266     8.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y165        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.265     9.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y165        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     9.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.466     9.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X50Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.187     9.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.686    11.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.109    53.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.951    58.684    
                         clock uncertainty           -0.035    58.649    
    SLICE_X51Y226        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.093    58.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         58.556    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                 46.958    

Slack (MET) :             46.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.440ns (15.404%)  route 2.416ns (84.596%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 53.733 - 50.000 ) 
    Source Clock Delay      (SCD):    8.741ns
    Clock Pessimism Removal (CPR):    4.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.187ns, distribution 1.079ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.087ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.266     8.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y165        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.265     9.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y165        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     9.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.466     9.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X50Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.187     9.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.686    11.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.109    53.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.951    58.684    
                         clock uncertainty           -0.035    58.649    
    SLICE_X51Y226        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093    58.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         58.556    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                 46.958    

Slack (MET) :             46.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.440ns (15.404%)  route 2.416ns (84.596%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 53.733 - 50.000 ) 
    Source Clock Delay      (SCD):    8.741ns
    Clock Pessimism Removal (CPR):    4.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.187ns, distribution 1.079ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.087ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.266     8.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y165        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.265     9.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y165        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     9.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.466     9.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X50Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.187     9.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.686    11.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.109    53.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.951    58.684    
                         clock uncertainty           -0.035    58.649    
    SLICE_X51Y226        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.093    58.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         58.556    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                 46.958    

Slack (MET) :             46.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.440ns (15.404%)  route 2.416ns (84.596%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 53.733 - 50.000 ) 
    Source Clock Delay      (SCD):    8.741ns
    Clock Pessimism Removal (CPR):    4.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.187ns, distribution 1.079ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.087ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.266     8.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y165        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.265     9.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y165        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     9.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.466     9.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X50Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.187     9.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.686    11.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.109    53.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.951    58.684    
                         clock uncertainty           -0.035    58.649    
    SLICE_X51Y226        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    58.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         58.556    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                 46.958    

Slack (MET) :             46.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.440ns (15.404%)  route 2.416ns (84.596%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 53.733 - 50.000 ) 
    Source Clock Delay      (SCD):    8.741ns
    Clock Pessimism Removal (CPR):    4.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.187ns, distribution 1.079ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.087ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.266     8.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y165        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.265     9.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y165        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     9.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.466     9.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X50Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.187     9.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.686    11.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.109    53.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.951    58.684    
                         clock uncertainty           -0.035    58.649    
    SLICE_X51Y226        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093    58.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         58.556    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                 46.958    

Slack (MET) :             46.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.440ns (15.404%)  route 2.416ns (84.596%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 53.733 - 50.000 ) 
    Source Clock Delay      (SCD):    8.741ns
    Clock Pessimism Removal (CPR):    4.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.187ns, distribution 1.079ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.087ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.266     8.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y165        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.265     9.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y165        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     9.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.466     9.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X50Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.187     9.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.686    11.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.109    53.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.951    58.684    
                         clock uncertainty           -0.035    58.649    
    SLICE_X51Y226        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    58.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         58.556    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                 46.958    

Slack (MET) :             46.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.440ns (15.404%)  route 2.416ns (84.596%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 53.733 - 50.000 ) 
    Source Clock Delay      (SCD):    8.741ns
    Clock Pessimism Removal (CPR):    4.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.187ns, distribution 1.079ns)
  Clock Net Delay (Destination): 2.109ns (routing 1.087ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.266     8.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y165        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.265     9.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y165        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     9.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.466     9.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X50Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.187     9.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.686    11.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.109    53.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.951    58.684    
                         clock uncertainty           -0.035    58.649    
    SLICE_X51Y226        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093    58.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         58.556    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                 46.958    

Slack (MET) :             47.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.440ns (15.662%)  route 2.369ns (84.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 53.735 - 50.000 ) 
    Source Clock Delay      (SCD):    8.741ns
    Clock Pessimism Removal (CPR):    4.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.187ns, distribution 1.079ns)
  Clock Net Delay (Destination): 2.111ns (routing 1.087ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.266     8.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y165        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.265     9.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y165        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     9.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.466     9.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X50Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.187     9.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.639    11.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.111    53.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.951    58.686    
                         clock uncertainty           -0.035    58.651    
    SLICE_X51Y225        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    58.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         58.558    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                 47.007    

Slack (MET) :             47.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.440ns (15.662%)  route 2.369ns (84.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 53.735 - 50.000 ) 
    Source Clock Delay      (SCD):    8.741ns
    Clock Pessimism Removal (CPR):    4.951ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.266ns (routing 1.187ns, distribution 1.079ns)
  Clock Net Delay (Destination): 2.111ns (routing 1.087ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.266     8.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y165        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     8.857 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.265     9.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X47Y165        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.137     9.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.466     9.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X50Y165        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.187     9.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.639    11.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X51Y225        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120    51.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039    51.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.111    53.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X51Y225        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.951    58.686    
                         clock uncertainty           -0.035    58.651    
    SLICE_X51Y225        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093    58.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         58.558    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                 47.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.085ns (49.133%)  route 0.088ns (50.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.436ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    4.908ns
  Clock Net Delay (Source):      1.265ns (routing 0.650ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.709ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.265     2.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y225        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.566 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.088     2.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X48Y225        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.386     7.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y225        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.908     2.528    
    SLICE_X48Y225        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.018     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.085ns (51.205%)  route 0.081ns (48.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.458ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    4.937ns
  Clock Net Delay (Source):      1.288ns (routing 0.650ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.709ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.288     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y227        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.589 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.081     2.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X56Y226        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.408     7.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X56Y226        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.937     2.522    
    SLICE_X56Y226        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.018     2.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.084ns (49.665%)  route 0.085ns (50.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.453ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    4.936ns
  Clock Net Delay (Source):      1.281ns (routing 0.650ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.709ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.281     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y227        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.085     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X55Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.403     7.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X55Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.936     2.517    
    SLICE_X55Y228        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.018     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.084ns (49.665%)  route 0.085ns (50.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.453ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    4.936ns
  Clock Net Delay (Source):      1.281ns (routing 0.650ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.709ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.281     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y227        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.085     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X55Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.403     7.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X55Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.936     2.517    
    SLICE_X55Y228        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.084ns (49.665%)  route 0.085ns (50.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.453ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    4.936ns
  Clock Net Delay (Source):      1.281ns (routing 0.650ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.709ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.281     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y227        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.085     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X55Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.403     7.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X55Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -4.936     2.517    
    SLICE_X55Y228        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.084ns (49.665%)  route 0.085ns (50.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.453ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    4.936ns
  Clock Net Delay (Source):      1.281ns (routing 0.650ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.709ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.281     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y227        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.085     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X55Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.403     7.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X55Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -4.936     2.517    
    SLICE_X55Y228        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.084ns (49.665%)  route 0.085ns (50.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.453ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    4.936ns
  Clock Net Delay (Source):      1.281ns (routing 0.650ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.709ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.281     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y227        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.085     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X55Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.403     7.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X55Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -4.936     2.517    
    SLICE_X55Y228        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.084ns (49.665%)  route 0.085ns (50.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.453ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    4.936ns
  Clock Net Delay (Source):      1.281ns (routing 0.650ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.709ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.281     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X55Y227        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y227        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     2.581 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.085     2.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X55Y228        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.403     7.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X55Y228        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -4.936     2.517    
    SLICE_X55Y228        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.084ns (40.742%)  route 0.122ns (59.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.457ns
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    4.908ns
  Clock Net Delay (Source):      1.282ns (routing 0.650ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.709ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.282     2.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y230        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.122     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X55Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.407     7.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -4.908     2.549    
    SLICE_X55Y226        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.084ns (40.742%)  route 0.122ns (59.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.457ns
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    4.908ns
  Clock Net Delay (Source):      1.282ns (routing 0.650ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.709ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.282     2.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X52Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y230        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.122     2.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X55Y226        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.407     7.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X55Y226        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -4.908     2.549    
    SLICE_X55Y226        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.173    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.216ns  (logic 0.227ns (18.668%)  route 0.989ns (81.332%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 2.282ns (routing 0.887ns, distribution 1.395ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.780     0.780    jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X9Y208         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.227     1.007 r  jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.209     1.216    jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X9Y208         FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.282     5.378    jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X9Y208         FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.104ns (21.443%)  route 0.381ns (78.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.490ns (routing 0.569ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.327     0.327    jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X9Y208         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.104     0.431 r  jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.054     0.485    jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X9Y208         FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.490     2.944    jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X9Y208         FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0
  To Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0

Max Delay           166 Endpoints
Min Delay           214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.029ns  (logic 0.993ns (48.940%)  route 1.036ns (51.060%))
  Logic Levels:           5  (CARRY8=5)
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.196ns
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.475ns (routing 0.963ns, distribution 1.512ns)
  Clock Net Delay (Destination): 2.100ns (routing 0.887ns, distribution 1.213ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.475     4.975    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X41Y202        SRLC32E                                      r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y202        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.541     5.516 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.487     6.003    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X43Y202        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     6.178 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.208    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X43Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.273 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.303    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X43Y204        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.368 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.398    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X43Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.463 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.493    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X43Y206        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     6.575 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.429     7.004    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X40Y207        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.100     5.196    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CLK_I
    SLICE_X40Y207        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.884ns  (logic 0.862ns (45.754%)  route 1.022ns (54.246%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.208ns
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.446ns (routing 0.963ns, distribution 1.483ns)
  Clock Net Delay (Destination): 2.112ns (routing 0.887ns, distribution 1.225ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.446     4.946    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X41Y223        SRLC32E                                      r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y223        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     5.490 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.438     5.928    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X40Y222        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     6.164 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     6.194    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X40Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     6.276 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.554     6.830    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X39Y208        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.112     5.208    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CLK_I
    SLICE_X39Y208        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.786ns  (logic 1.056ns (59.127%)  route 0.730ns (40.873%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.394ns (routing 0.963ns, distribution 1.431ns)
  Clock Net Delay (Destination): 2.098ns (routing 0.887ns, distribution 1.211ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.394     4.894    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X35Y208        SRLC32E                                      r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y208        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.547     5.441 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.338     5.779    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X35Y209        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.017 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.062     6.079    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X35Y210        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.082     6.161 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.303     6.464    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X37Y208        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.189     6.653 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.027     6.680    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X37Y208        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.098     5.194    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X37Y208        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.651ns  (logic 0.733ns (44.397%)  route 0.918ns (55.603%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns
    Source Clock Delay      (SCD):    4.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.445ns (routing 0.963ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.196ns (routing 0.887ns, distribution 1.309ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.445     4.945    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X41Y222        SRLC32E                                      r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y222        SRLC32E (Prop_C6LUT_SLICEM_CLK_Q)
                                                      0.550     5.495 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q
                         net (fo=1, routed)           0.546     6.041    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_6
    SLICE_X43Y222        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.183     6.224 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.372     6.596    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X41Y221        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.196     5.292    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X41Y221        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.631ns  (logic 0.788ns (48.314%)  route 0.843ns (51.686%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.288ns
    Source Clock Delay      (SCD):    4.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.450ns (routing 0.963ns, distribution 1.487ns)
  Clock Net Delay (Destination): 2.192ns (routing 0.887ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.450     4.950    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X41Y229        SRLC32E                                      r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y229        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     5.494 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.358     5.852    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X43Y229        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.244     6.096 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.485     6.581    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X41Y223        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.192     5.288    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X41Y223        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.626ns  (logic 0.793ns (48.770%)  route 0.833ns (51.230%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns
    Source Clock Delay      (SCD):    4.951ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.451ns (routing 0.963ns, distribution 1.488ns)
  Clock Net Delay (Destination): 2.103ns (routing 0.887ns, distribution 1.216ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.451     4.951    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X41Y231        SRLC32E                                      r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y231        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.547     5.498 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.331     5.829    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X41Y230        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.246     6.075 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.502     6.577    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X40Y224        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.103     5.199    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X40Y224        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.685ns  (logic 0.793ns (47.062%)  route 0.892ns (52.938%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.288ns
    Source Clock Delay      (SCD):    4.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.360ns (routing 0.963ns, distribution 1.397ns)
  Clock Net Delay (Destination): 2.192ns (routing 0.887ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.360     4.860    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X40Y225        SRLC32E                                      r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y225        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.547     5.407 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.375     5.782    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X40Y226        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.246     6.028 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.517     6.545    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X41Y223        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.192     5.288    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X41Y223        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.566ns  (logic 0.788ns (50.319%)  route 0.778ns (49.681%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns
    Source Clock Delay      (SCD):    4.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.450ns (routing 0.963ns, distribution 1.487ns)
  Clock Net Delay (Destination): 2.103ns (routing 0.887ns, distribution 1.216ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.450     4.950    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X43Y224        SRLC32E                                      r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y224        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     5.494 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.449     5.943    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X41Y224        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.244     6.187 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.329     6.516    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X40Y224        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.103     5.199    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X40Y224        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.536ns  (logic 0.788ns (51.302%)  route 0.748ns (48.698%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.449ns (routing 0.963ns, distribution 1.486ns)
  Clock Net Delay (Destination): 2.103ns (routing 0.887ns, distribution 1.216ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.449     4.949    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X41Y227        SRLC32E                                      r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y227        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     5.493 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.379     5.872    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X40Y227        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.244     6.116 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.369     6.485    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X40Y224        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.103     5.199    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X40Y224        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.583ns  (logic 0.788ns (49.779%)  route 0.795ns (50.221%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns
    Source Clock Delay      (SCD):    4.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.363ns (routing 0.963ns, distribution 1.400ns)
  Clock Net Delay (Destination): 2.105ns (routing 0.887ns, distribution 1.218ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.363     4.863    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X37Y232        SRLC32E                                      r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y232        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.544     5.407 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.363     5.770    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X38Y232        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.244     6.014 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.432     6.446    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X39Y224        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.105     5.201    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X39Y224        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.083ns (66.860%)  route 0.041ns (33.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.823ns
    Source Clock Delay      (SCD):    3.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.253ns (routing 0.524ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.369ns (routing 0.569ns, distribution 0.800ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.253     3.215    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X34Y210        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.298 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.041     3.339    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X34Y210        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.369     2.823    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X34Y210        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.084ns (57.935%)  route 0.061ns (42.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.255ns (routing 0.524ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.569ns, distribution 0.798ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.255     3.217    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X36Y212        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y212        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.301 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.061     3.362    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg
    SLICE_X36Y212        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.367     2.821    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X36Y212        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.083ns (58.451%)  route 0.059ns (41.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.269ns (routing 0.524ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.569ns, distribution 0.813ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.269     3.231    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X36Y205        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y205        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     3.314 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/Q
                         net (fo=2, routed)           0.059     3.373    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[9]
    SLICE_X36Y205        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.382     2.836    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X36Y205        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.083ns (53.551%)  route 0.072ns (46.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.257ns (routing 0.524ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.569ns, distribution 0.805ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.257     3.219    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X37Y212        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y212        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.302 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.072     3.374    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg
    SLICE_X37Y212        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.374     2.828    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X37Y212        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.082ns (51.529%)  route 0.077ns (48.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.524ns, distribution 0.737ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.569ns, distribution 0.810ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.261     3.223    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X37Y207        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y207        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     3.305 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/Q
                         net (fo=2, routed)           0.077     3.382    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[2]
    SLICE_X36Y206        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.379     2.833    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X36Y206        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.086ns (51.497%)  route 0.081ns (48.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    3.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.255ns (routing 0.524ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.569ns, distribution 0.805ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.255     3.217    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X37Y210        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y210        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.303 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/Q
                         net (fo=1, routed)           0.081     3.384    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[6]
    SLICE_X37Y214        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.374     2.828    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X37Y214        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.084ns (50.285%)  route 0.083ns (49.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.263ns (routing 0.524ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.381ns (routing 0.569ns, distribution 0.812ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.263     3.225    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X38Y206        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y206        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     3.309 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/Q
                         net (fo=2, routed)           0.083     3.392    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[5]
    SLICE_X38Y206        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.381     2.835    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X38Y206        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.083ns (66.064%)  route 0.043ns (33.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.524ns, distribution 0.784ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.569ns, distribution 0.857ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.308     3.270    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X41Y214        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y214        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.353 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.043     3.396    jtag_axi_test_i/ila_0/inst/ila_core_inst/debug_data_in[2]
    SLICE_X41Y214        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.426     2.880    jtag_axi_test_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X41Y214        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[2]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.084ns (48.100%)  route 0.091ns (51.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    3.222ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.260ns (routing 0.524ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.569ns, distribution 0.804ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.260     3.222    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X39Y210        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y210        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     3.306 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.091     3.397    jtag_axi_test_i/ila_0/inst/ila_core_inst/en_adv_trigger_1
    SLICE_X39Y210        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.373     2.827    jtag_axi_test_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X39Y210        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/en_adv_trigger_2_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.085ns (50.898%)  route 0.082ns (49.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.269ns (routing 0.524ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.569ns, distribution 0.813ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.269     3.231    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X36Y205        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y205        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     3.316 r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/Q
                         net (fo=2, routed)           0.082     3.398    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[8]
    SLICE_X36Y205        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.382     2.836    jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X36Y205        FDRE                                         r  jtag_axi_test_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0

Max Delay            79 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.225ns  (logic 0.116ns (9.471%)  route 1.109ns (90.529%))
  Logic Levels:           0  
  Clock Path Skew:        -3.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    8.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.350ns (routing 1.187ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.257ns (routing 0.887ns, distribution 1.370ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.350     8.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y232        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     8.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           1.109    10.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[4]
    SLICE_X49Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.257     5.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X49Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.083ns  (logic 0.115ns (10.621%)  route 0.968ns (89.379%))
  Logic Levels:           0  
  Clock Path Skew:        -3.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns
    Source Clock Delay      (SCD):    8.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.344ns (routing 1.187ns, distribution 1.157ns)
  Clock Net Delay (Destination): 2.263ns (routing 0.887ns, distribution 1.376ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.344     8.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y231        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     8.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.968     9.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X50Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.263     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X50Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.008ns  (logic 0.417ns (41.369%)  route 0.591ns (58.631%))
  Logic Levels:           0  
  Clock Path Skew:        -3.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.386ns (routing 1.187ns, distribution 1.199ns)
  Clock Net Delay (Destination): 2.261ns (routing 0.887ns, distribution 1.374ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.386     8.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y226        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y226        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.417     9.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.591     9.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X54Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.261     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X54Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.980ns  (logic 0.400ns (40.816%)  route 0.580ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        -3.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns
    Source Clock Delay      (SCD):    8.862ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.387ns (routing 1.187ns, distribution 1.200ns)
  Clock Net Delay (Destination): 2.263ns (routing 0.887ns, distribution 1.376ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.387     8.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X54Y227        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y227        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.400     9.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/O
                         net (fo=1, routed)           0.580     9.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X54Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.263     5.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X54Y227        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.970ns  (logic 0.430ns (44.330%)  route 0.540ns (55.670%))
  Logic Levels:           0  
  Clock Path Skew:        -3.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.386ns (routing 1.187ns, distribution 1.199ns)
  Clock Net Delay (Destination): 2.261ns (routing 0.887ns, distribution 1.374ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.386     8.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y226        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y226        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.430     9.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/O
                         net (fo=1, routed)           0.540     9.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X54Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.261     5.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X54Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.004ns  (logic 0.117ns (11.654%)  route 0.887ns (88.346%))
  Logic Levels:           0  
  Clock Path Skew:        -3.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    8.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.350ns (routing 1.187ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.257ns (routing 0.887ns, distribution 1.370ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.350     8.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y232        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     8.942 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.887     9.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[3]
    SLICE_X49Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.257     5.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X49Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.049ns  (logic 0.115ns (10.966%)  route 0.934ns (89.034%))
  Logic Levels:           0  
  Clock Path Skew:        -3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns
    Source Clock Delay      (SCD):    8.777ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.302ns (routing 1.187ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.256ns (routing 0.887ns, distribution 1.369ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.302     8.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X48Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y230        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     8.892 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/Q
                         net (fo=6, routed)           0.934     9.826    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp
    SLICE_X50Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.256     5.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X50Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.946ns  (logic 0.409ns (43.235%)  route 0.537ns (56.765%))
  Logic Levels:           0  
  Clock Path Skew:        -3.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns
    Source Clock Delay      (SCD):    8.861ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.386ns (routing 1.187ns, distribution 1.199ns)
  Clock Net Delay (Destination): 2.260ns (routing 0.887ns, distribution 1.373ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.386     8.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X54Y226        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y226        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.409     9.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.537     9.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X54Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.260     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X54Y223        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.957ns  (logic 0.116ns (12.122%)  route 0.841ns (87.878%))
  Logic Levels:           0  
  Clock Path Skew:        -3.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns
    Source Clock Delay      (SCD):    8.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.344ns (routing 1.187ns, distribution 1.157ns)
  Clock Net Delay (Destination): 2.257ns (routing 0.887ns, distribution 1.370ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.344     8.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y232        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     8.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.841     9.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[0]
    SLICE_X49Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.257     5.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X49Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.944ns  (logic 0.116ns (12.288%)  route 0.828ns (87.712%))
  Logic Levels:           0  
  Clock Path Skew:        -3.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.321ns
    Source Clock Delay      (SCD):    8.809ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.334ns (routing 1.187ns, distribution 1.147ns)
  Clock Net Delay (Destination): 2.225ns (routing 0.887ns, distribution 1.338ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.631     6.431    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.334     8.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y230        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     8.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.828     9.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X47Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.225     5.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X47Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.082ns (55.730%)  route 0.065ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.262ns (routing 0.650ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.569ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.262     2.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X45Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y231        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     2.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.065     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X45Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.460     2.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X45Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.083ns (56.463%)  route 0.064ns (43.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.263ns (routing 0.650ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.569ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.263     2.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X45Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y231        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.064     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X45Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.460     2.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X45Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.154ns  (logic 0.084ns (54.675%)  route 0.070ns (45.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.262ns (routing 0.650ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.569ns, distribution 0.893ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.262     2.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X45Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y231        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.084     2.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.070     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
    SLICE_X45Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.462     2.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X45Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.082ns (51.367%)  route 0.078ns (48.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.262ns (routing 0.650ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.569ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.262     2.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X45Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y231        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     2.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.078     2.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[6]
    SLICE_X45Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.460     2.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X45Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.084ns (50.409%)  route 0.083ns (49.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.263ns (routing 0.650ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.569ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.263     2.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X45Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y231        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.563 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.083     2.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[10]
    SLICE_X45Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.460     2.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X45Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.082ns (47.126%)  route 0.092ns (52.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.256ns (routing 0.650ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.569ns, distribution 0.882ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.256     2.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X45Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y224        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.092     2.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X45Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.451     2.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X45Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.083ns (48.461%)  route 0.088ns (51.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.262ns (routing 0.650ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.569ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.262     2.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X45Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y231        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     2.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.088     2.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X45Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.460     2.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X45Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.085ns (49.613%)  route 0.086ns (50.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.264ns (routing 0.650ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.569ns, distribution 0.881ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.264     2.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X48Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     2.565 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.086     2.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[1]
    SLICE_X48Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.450     2.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.084ns (46.409%)  route 0.097ns (53.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.256ns (routing 0.650ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.569ns, distribution 0.878ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.256     2.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X45Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y224        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.097     2.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X46Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.447     2.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X46Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.082ns (46.423%)  route 0.095ns (53.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.263ns (routing 0.650ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.569ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.728     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.263     2.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X45Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y231        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.095     2.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X45Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.460     2.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X45Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            95 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.593ns  (logic 0.114ns (7.155%)  route 1.479ns (92.845%))
  Logic Levels:           0  
  Clock Path Skew:        -1.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.444ns (routing 0.963ns, distribution 1.481ns)
  Clock Net Delay (Destination): 2.112ns (routing 1.087ns, distribution 1.025ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.444     4.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.479     6.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.112     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.593ns  (logic 0.114ns (7.155%)  route 1.479ns (92.845%))
  Logic Levels:           0  
  Clock Path Skew:        -1.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.444ns (routing 0.963ns, distribution 1.481ns)
  Clock Net Delay (Destination): 2.112ns (routing 1.087ns, distribution 1.025ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.444     4.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.479     6.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.112     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.593ns  (logic 0.114ns (7.155%)  route 1.479ns (92.845%))
  Logic Levels:           0  
  Clock Path Skew:        -1.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.444ns (routing 0.963ns, distribution 1.481ns)
  Clock Net Delay (Destination): 2.112ns (routing 1.087ns, distribution 1.025ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.444     4.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.479     6.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.112     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.593ns  (logic 0.114ns (7.155%)  route 1.479ns (92.845%))
  Logic Levels:           0  
  Clock Path Skew:        -1.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.444ns (routing 0.963ns, distribution 1.481ns)
  Clock Net Delay (Destination): 2.112ns (routing 1.087ns, distribution 1.025ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.444     4.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.479     6.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.112     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.593ns  (logic 0.114ns (7.155%)  route 1.479ns (92.845%))
  Logic Levels:           0  
  Clock Path Skew:        -1.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.444ns (routing 0.963ns, distribution 1.481ns)
  Clock Net Delay (Destination): 2.115ns (routing 1.087ns, distribution 1.028ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.444     4.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.479     6.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.115     3.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.593ns  (logic 0.114ns (7.155%)  route 1.479ns (92.845%))
  Logic Levels:           0  
  Clock Path Skew:        -1.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.444ns (routing 0.963ns, distribution 1.481ns)
  Clock Net Delay (Destination): 2.115ns (routing 1.087ns, distribution 1.028ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.444     4.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.479     6.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.115     3.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.593ns  (logic 0.114ns (7.155%)  route 1.479ns (92.845%))
  Logic Levels:           0  
  Clock Path Skew:        -1.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.444ns (routing 0.963ns, distribution 1.481ns)
  Clock Net Delay (Destination): 2.115ns (routing 1.087ns, distribution 1.028ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.444     4.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.479     6.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.115     3.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.593ns  (logic 0.114ns (7.155%)  route 1.479ns (92.845%))
  Logic Levels:           0  
  Clock Path Skew:        -1.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.444ns (routing 0.963ns, distribution 1.481ns)
  Clock Net Delay (Destination): 2.115ns (routing 1.087ns, distribution 1.028ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.444     4.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.479     6.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.115     3.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.593ns  (logic 0.114ns (7.155%)  route 1.479ns (92.845%))
  Logic Levels:           0  
  Clock Path Skew:        -1.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.444ns (routing 0.963ns, distribution 1.481ns)
  Clock Net Delay (Destination): 2.112ns (routing 1.087ns, distribution 1.025ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.444     4.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.479     6.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.112     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.593ns  (logic 0.114ns (7.155%)  route 1.479ns (92.845%))
  Logic Levels:           0  
  Clock Path Skew:        -1.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.444ns (routing 0.963ns, distribution 1.481ns)
  Clock Net Delay (Destination): 2.112ns (routing 1.087ns, distribution 1.025ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.444     4.944    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.479     6.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.112     3.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X51Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.084ns (58.741%)  route 0.059ns (41.259%))
  Logic Levels:           0  
  Clock Path Skew:        4.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.426ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.331ns (routing 0.524ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.709ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.331     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X46Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.059     3.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X46Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.376     7.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        4.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.420ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.325ns (routing 0.524ns, distribution 0.801ns)
  Clock Net Delay (Destination): 1.370ns (routing 0.709ns, distribution 0.661ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.325     3.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X46Y233        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y233        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.372 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.084     3.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[3]
    SLICE_X46Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.370     7.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X46Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.085ns (50.000%)  route 0.085ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.429ns
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.333ns (routing 0.524ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.709ns, distribution 0.670ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.333     3.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X48Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y231        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.380 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.085     3.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X48Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.379     7.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X48Y232        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.174ns  (logic 0.084ns (48.276%)  route 0.090ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        4.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.426ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.331ns (routing 0.524ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.709ns, distribution 0.667ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.331     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X46Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y224        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     3.377 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.090     3.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X46Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.376     7.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X46Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.082ns (47.399%)  route 0.091ns (52.601%))
  Logic Levels:           0  
  Clock Path Skew:        4.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.435ns
    Source Clock Delay      (SCD):    3.294ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.332ns (routing 0.524ns, distribution 0.808ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.709ns, distribution 0.676ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.332     3.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X45Y224        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y224        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.091     3.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X45Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.385     7.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X45Y223        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        4.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.428ns
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.337ns (routing 0.524ns, distribution 0.813ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.709ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.337     3.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X47Y233        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y233        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.084     3.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X47Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.378     7.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X47Y234        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.296%)  route 0.084ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        4.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.429ns
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.338ns (routing 0.524ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.709ns, distribution 0.670ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.338     3.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X48Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y229        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.084     3.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X48Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.379     7.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X48Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.084ns (58.333%)  route 0.060ns (41.667%))
  Logic Levels:           0  
  Clock Path Skew:        4.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.460ns
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.368ns (routing 0.524ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.709ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.368     3.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X55Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y229        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     3.414 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.060     3.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X57Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.410     7.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X57Y229        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.085ns (50.000%)  route 0.085ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.445ns
    Source Clock Delay      (SCD):    3.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.353ns (routing 0.524ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.709ns, distribution 0.686ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.353     3.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X49Y230        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y230        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.400 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.085     3.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X49Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.395     7.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X49Y231        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.085ns (50.000%)  route 0.085ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.455ns
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.354ns (routing 0.524ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.709ns, distribution 0.696ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.354     3.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X50Y228        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y228        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     3.401 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.085     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X50Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.405     7.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X50Y229        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6265 Endpoints
Min Delay          6265 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_L1_reg_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 0.816ns (11.995%)  route 5.987ns (88.005%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y154        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
    SLICE_X48Y154        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.367     1.481    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/Q[1]
    SLICE_X49Y144        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.153     1.634 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/data_out_b_A2_reg[15]_i_19/O
                         net (fo=2, routed)           0.777     2.411    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_C2_reg_reg[0]_0
    SLICE_X44Y144        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     2.635 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_A2_reg[15]_i_6/O
                         net (fo=3, routed)           0.421     3.056    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_C2_reg_reg[0]
    SLICE_X44Y164        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     3.193 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.671     3.865    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/S_AXI_ARESETN_0[0]_bufg_place
    SLICE_X35Y136        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     4.053 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         2.750     6.803    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2_n_53
    SLICE_X48Y132        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_L1_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_L2_reg_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 0.816ns (11.995%)  route 5.987ns (88.005%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y154        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
    SLICE_X48Y154        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.367     1.481    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/Q[1]
    SLICE_X49Y144        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.153     1.634 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/data_out_b_A2_reg[15]_i_19/O
                         net (fo=2, routed)           0.777     2.411    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_C2_reg_reg[0]_0
    SLICE_X44Y144        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     2.635 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_A2_reg[15]_i_6/O
                         net (fo=3, routed)           0.421     3.056    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_C2_reg_reg[0]
    SLICE_X44Y164        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     3.193 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.671     3.865    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/S_AXI_ARESETN_0[0]_bufg_place
    SLICE_X35Y136        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     4.053 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         2.750     6.803    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2_n_53
    SLICE_X48Y132        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_L2_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_L1_reg_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 0.816ns (11.995%)  route 5.987ns (88.005%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y154        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
    SLICE_X48Y154        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.367     1.481    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/Q[1]
    SLICE_X49Y144        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.153     1.634 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/data_out_b_A2_reg[15]_i_19/O
                         net (fo=2, routed)           0.777     2.411    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_C2_reg_reg[0]_0
    SLICE_X44Y144        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     2.635 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_A2_reg[15]_i_6/O
                         net (fo=3, routed)           0.421     3.056    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_C2_reg_reg[0]
    SLICE_X44Y164        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     3.193 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.671     3.865    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/S_AXI_ARESETN_0[0]_bufg_place
    SLICE_X35Y136        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     4.053 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         2.750     6.803    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2_n_53
    SLICE_X48Y132        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_L1_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_L2_reg_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 0.816ns (11.995%)  route 5.987ns (88.005%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y154        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
    SLICE_X48Y154        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.367     1.481    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/Q[1]
    SLICE_X49Y144        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.153     1.634 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/data_out_b_A2_reg[15]_i_19/O
                         net (fo=2, routed)           0.777     2.411    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_C2_reg_reg[0]_0
    SLICE_X44Y144        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     2.635 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_A2_reg[15]_i_6/O
                         net (fo=3, routed)           0.421     3.056    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_C2_reg_reg[0]
    SLICE_X44Y164        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     3.193 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.671     3.865    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/S_AXI_ARESETN_0[0]_bufg_place
    SLICE_X35Y136        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     4.053 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         2.750     6.803    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2_n_53
    SLICE_X48Y132        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_L2_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_N1_reg_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.157ns  (logic 0.816ns (13.254%)  route 5.341ns (86.746%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y154        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
    SLICE_X48Y154        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.367     1.481    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/Q[1]
    SLICE_X49Y144        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.153     1.634 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/data_out_b_A2_reg[15]_i_19/O
                         net (fo=2, routed)           0.777     2.411    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_C2_reg_reg[0]_0
    SLICE_X44Y144        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     2.635 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_A2_reg[15]_i_6/O
                         net (fo=3, routed)           0.421     3.056    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_C2_reg_reg[0]
    SLICE_X44Y164        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     3.193 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.671     3.865    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/S_AXI_ARESETN_0[0]_bufg_place
    SLICE_X35Y136        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     4.053 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         2.104     6.157    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2_n_53
    SLICE_X35Y142        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_N1_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_N1_reg_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.157ns  (logic 0.816ns (13.254%)  route 5.341ns (86.746%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y154        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
    SLICE_X48Y154        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.367     1.481    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/Q[1]
    SLICE_X49Y144        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.153     1.634 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/data_out_b_A2_reg[15]_i_19/O
                         net (fo=2, routed)           0.777     2.411    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_C2_reg_reg[0]_0
    SLICE_X44Y144        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     2.635 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_A2_reg[15]_i_6/O
                         net (fo=3, routed)           0.421     3.056    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_C2_reg_reg[0]
    SLICE_X44Y164        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     3.193 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.671     3.865    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/S_AXI_ARESETN_0[0]_bufg_place
    SLICE_X35Y136        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     4.053 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         2.104     6.157    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2_n_53
    SLICE_X35Y142        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_N1_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_N2_reg_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.157ns  (logic 0.816ns (13.254%)  route 5.341ns (86.746%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y154        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
    SLICE_X48Y154        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.367     1.481    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/Q[1]
    SLICE_X49Y144        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.153     1.634 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/data_out_b_A2_reg[15]_i_19/O
                         net (fo=2, routed)           0.777     2.411    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_C2_reg_reg[0]_0
    SLICE_X44Y144        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     2.635 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_A2_reg[15]_i_6/O
                         net (fo=3, routed)           0.421     3.056    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_C2_reg_reg[0]
    SLICE_X44Y164        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     3.193 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.671     3.865    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/S_AXI_ARESETN_0[0]_bufg_place
    SLICE_X35Y136        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     4.053 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         2.104     6.157    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2_n_53
    SLICE_X35Y142        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_N2_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_P2_reg_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.157ns  (logic 0.816ns (13.254%)  route 5.341ns (86.746%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y154        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
    SLICE_X48Y154        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.367     1.481    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/Q[1]
    SLICE_X49Y144        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.153     1.634 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/data_out_b_A2_reg[15]_i_19/O
                         net (fo=2, routed)           0.777     2.411    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_C2_reg_reg[0]_0
    SLICE_X44Y144        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     2.635 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_A2_reg[15]_i_6/O
                         net (fo=3, routed)           0.421     3.056    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_C2_reg_reg[0]
    SLICE_X44Y164        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     3.193 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.671     3.865    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/S_AXI_ARESETN_0[0]_bufg_place
    SLICE_X35Y136        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     4.053 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         2.104     6.157    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2_n_53
    SLICE_X35Y142        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_a_P2_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_N1_reg_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.157ns  (logic 0.816ns (13.254%)  route 5.341ns (86.746%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y154        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
    SLICE_X48Y154        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.367     1.481    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/Q[1]
    SLICE_X49Y144        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.153     1.634 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/data_out_b_A2_reg[15]_i_19/O
                         net (fo=2, routed)           0.777     2.411    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_C2_reg_reg[0]_0
    SLICE_X44Y144        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     2.635 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_A2_reg[15]_i_6/O
                         net (fo=3, routed)           0.421     3.056    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_C2_reg_reg[0]
    SLICE_X44Y164        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     3.193 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.671     3.865    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/S_AXI_ARESETN_0[0]_bufg_place
    SLICE_X35Y136        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     4.053 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         2.104     6.157    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2_n_53
    SLICE_X35Y142        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_N1_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_N1_reg_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.157ns  (logic 0.816ns (13.254%)  route 5.341ns (86.746%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y154        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/C
    SLICE_X48Y154        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M1/FSM_sequential_state_reg[1]/Q
                         net (fo=28, routed)          1.367     1.481    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/Q[1]
    SLICE_X49Y144        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.153     1.634 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/K2/data_out_b_A2_reg[15]_i_19/O
                         net (fo=2, routed)           0.777     2.411    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_C2_reg_reg[0]_0
    SLICE_X44Y144        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     2.635 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/N2/data_out_b_A2_reg[15]_i_6/O
                         net (fo=3, routed)           0.421     3.056    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_C2_reg_reg[0]
    SLICE_X44Y164        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137     3.193 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_2/O
                         net (fo=2, routed)           0.671     3.865    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/S_AXI_ARESETN_0[0]_bufg_place
    SLICE_X35Y136        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     4.053 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2/data_out_b_A2_reg[15]_i_1/O
                         net (fo=800, routed)         2.104     6.157    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/H2_n_53
    SLICE_X35Y142        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_out_b_N1_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/H2_slave/clk_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/H2_slave/clk_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.138ns  (logic 0.106ns (76.817%)  route 0.032ns (23.183%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y117        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/H2_slave/clk_counter_reg[5]/C
    SLICE_X42Y117        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/H2_slave/clk_counter_reg[5]/Q
                         net (fo=4, routed)           0.025     0.109    jtag_axi_test_i/seeg_top_0/inst/seeg/H2_slave/clk_counter_reg_n_0_[5]
    SLICE_X42Y117        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.022     0.131 r  jtag_axi_test_i/seeg_top_0/inst/seeg/H2_slave/clk_counter[6]_i_1__57/O
                         net (fo=1, routed)           0.007     0.138    jtag_axi_test_i/seeg_top_0/inst/seeg/H2_slave/clk_counter[6]_i_1__57_n_0
    SLICE_X42Y117        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/H2_slave/clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/done_cs_hold_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/done_cs_hold_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.138ns  (logic 0.106ns (76.817%)  route 0.032ns (23.183%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y154        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/done_cs_hold_counter_reg[0]/C
    SLICE_X44Y154        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/done_cs_hold_counter_reg[0]/Q
                         net (fo=6, routed)           0.025     0.109    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/done_cs_hold_counter_reg_n_0_[0]
    SLICE_X44Y154        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.131 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/done_cs_hold_counter[1]_i_1__3/O
                         net (fo=1, routed)           0.007     0.138    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/done_cs_hold_counter[1]_i_1__3_n_0
    SLICE_X44Y154        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L1/done_cs_hold_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/I1_slave/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/I1_slave/clk_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.138ns  (logic 0.106ns (76.734%)  route 0.032ns (23.266%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y128        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/I1_slave/clk_counter_reg[4]/C
    SLICE_X52Y128        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/I1_slave/clk_counter_reg[4]/Q
                         net (fo=5, routed)           0.025     0.109    jtag_axi_test_i/seeg_top_0/inst/seeg/I1_slave/clk_counter_reg_n_0_[4]
    SLICE_X52Y128        LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.022     0.131 r  jtag_axi_test_i/seeg_top_0/inst/seeg/I1_slave/clk_counter[6]_i_1__56/O
                         net (fo=1, routed)           0.007     0.138    jtag_axi_test_i/seeg_top_0/inst/seeg/I1_slave/clk_counter[6]_i_1__56_n_0
    SLICE_X52Y128        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/I1_slave/clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/P1_slave/sclk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/P1_slave/sclk_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.138ns  (logic 0.106ns (76.734%)  route 0.032ns (23.266%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y121        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/P1_slave/sclk_counter_reg[2]/C
    SLICE_X42Y121        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/P1_slave/sclk_counter_reg[2]/Q
                         net (fo=4, routed)           0.025     0.109    jtag_axi_test_i/seeg_top_0/inst/seeg/P1_slave/sclk_counter_reg[2]
    SLICE_X42Y121        LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.022     0.131 r  jtag_axi_test_i/seeg_top_0/inst/seeg/P1_slave/sclk_counter[4]_i_3__29/O
                         net (fo=1, routed)           0.007     0.138    jtag_axi_test_i/seeg_top_0/inst/seeg/P1_slave/sclk_counter[4]_i_3__29_n_0
    SLICE_X42Y121        FDSE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/P1_slave/sclk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/B1_slave/sclk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/B1_slave/sclk_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.912%)  route 0.034ns (24.088%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/B1_slave/sclk_counter_reg[0]/C
    SLICE_X39Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/B1_slave/sclk_counter_reg[0]/Q
                         net (fo=9, routed)           0.027     0.111    jtag_axi_test_i/seeg_top_0/inst/seeg/B1_slave/Q[0]
    SLICE_X39Y120        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.022     0.133 r  jtag_axi_test_i/seeg_top_0/inst/seeg/B1_slave/sclk_counter[3]_i_1__1/O
                         net (fo=1, routed)           0.007     0.140    jtag_axi_test_i/seeg_top_0/inst/seeg/B1_slave/sclk_counter[3]_i_1__1_n_0
    SLICE_X39Y120        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/B1_slave/sclk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C1/done_cs_hold_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C1/done_cs_hold_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.912%)  route 0.034ns (24.088%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y163        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C1/done_cs_hold_counter_reg[0]/C
    SLICE_X46Y163        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C1/done_cs_hold_counter_reg[0]/Q
                         net (fo=6, routed)           0.027     0.111    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C1/done_cs_hold_counter_reg_n_0_[0]
    SLICE_X46Y163        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.133 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C1/done_cs_hold_counter[1]_i_1__26/O
                         net (fo=1, routed)           0.007     0.140    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C1/done_cs_hold_counter[1]_i_1__26_n_0
    SLICE_X46Y163        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/C1/done_cs_hold_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/E1/done_cs_hold_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/E1/done_cs_hold_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.912%)  route 0.034ns (24.088%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y135        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/E1/done_cs_hold_counter_reg[0]/C
    SLICE_X46Y135        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/E1/done_cs_hold_counter_reg[0]/Q
                         net (fo=6, routed)           0.027     0.111    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/E1/done_cs_hold_counter_reg_n_0_[0]
    SLICE_X46Y135        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.133 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/E1/done_cs_hold_counter[1]_i_1__23/O
                         net (fo=1, routed)           0.007     0.140    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/E1/done_cs_hold_counter[1]_i_1__23_n_0
    SLICE_X46Y135        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/E1/done_cs_hold_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.912%)  route 0.034ns (24.088%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter_reg[0]/C
    SLICE_X49Y145        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter_reg[0]/Q
                         net (fo=6, routed)           0.027     0.111    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter_reg_n_0_[0]
    SLICE_X49Y145        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.133 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter[1]_i_1__4/O
                         net (fo=1, routed)           0.007     0.140    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter[1]_i_1__4_n_0
    SLICE_X49Y145        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/L2/done_cs_hold_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M2/done_cs_hold_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M2/done_cs_hold_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.106ns (75.912%)  route 0.034ns (24.088%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y155        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M2/done_cs_hold_counter_reg[0]/C
    SLICE_X47Y155        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M2/done_cs_hold_counter_reg[0]/Q
                         net (fo=6, routed)           0.027     0.111    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M2/done_cs_hold_counter_reg_n_0_[0]
    SLICE_X47Y155        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.022     0.133 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M2/done_cs_hold_counter[1]_i_1__6/O
                         net (fo=1, routed)           0.007     0.140    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M2/done_cs_hold_counter[1]_i_1__6_n_0
    SLICE_X47Y155        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/M2/done_cs_hold_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/B1/done_cs_hold_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/B1/done_cs_hold_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.107ns (76.433%)  route 0.033ns (23.567%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y168        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/B1/done_cs_hold_counter_reg[5]/C
    SLICE_X47Y168        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/B1/done_cs_hold_counter_reg[5]/Q
                         net (fo=4, routed)           0.025     0.109    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/B1/done_cs_hold_counter_reg_n_0_[5]
    SLICE_X47Y168        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.023     0.132 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/B1/done_cs_hold_counter[6]_i_1__28/O
                         net (fo=1, routed)           0.008     0.140    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/B1/done_cs_hold_counter[6]_i_1__28_n_0
    SLICE_X47Y168        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/B1/done_cs_hold_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0
  To Clock:  

Max Delay          6099 Endpoints
Min Delay          6099 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/E/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_MOSI_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.277ns  (logic 3.309ns (45.467%)  route 3.968ns (54.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.920ns (routing 0.726ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.334     4.834    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.917 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.567     5.484    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.528 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.920     7.448    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/E/clk_rhs
    SLICE_X42Y190        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/E/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y190        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     7.562 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/E/MOSI_reg/Q
                         net (fo=2, routed)           3.968    11.530    RHS_MOSI_E_OBUF
    AF12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.195    14.725 r  RHS_MOSI_E_OBUF_inst/O
                         net (fo=0)                   0.000    14.725    RHS_MOSI_E
    AF12                                                              r  RHS_MOSI_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/F/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_MOSI_F
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.045ns  (logic 3.282ns (46.583%)  route 3.763ns (53.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.002ns (routing 0.726ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.334     4.834    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.917 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.567     5.484    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.528 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        2.002     7.529    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/F/clk_rhs
    SLICE_X50Y195        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/F/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y195        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     7.643 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/F/MOSI_reg/Q
                         net (fo=2, routed)           3.763    11.407    RHS_MOSI_F_OBUF
    AA11                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.168    14.575 r  RHS_MOSI_F_OBUF_inst/O
                         net (fo=0)                   0.000    14.575    RHS_MOSI_F
    AA11                                                              r  RHS_MOSI_F (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/G/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_MOSI_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.789ns  (logic 3.308ns (48.720%)  route 3.481ns (51.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.963ns (routing 0.726ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.334     4.834    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.917 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.567     5.484    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.528 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.963     7.491    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/G/clk_rhs
    SLICE_X47Y184        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/G/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y184        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     7.604 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/G/MOSI_reg/Q
                         net (fo=2, routed)           3.481    11.085    RHS_MOSI_G_OBUF
    AH11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.195    14.280 r  RHS_MOSI_G_OBUF_inst/O
                         net (fo=0)                   0.000    14.280    RHS_MOSI_G
    AH11                                                              r  RHS_MOSI_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_MOSI_H
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.698ns  (logic 3.310ns (49.417%)  route 3.388ns (50.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.950ns (routing 0.726ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.334     4.834    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.917 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.567     5.484    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.528 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.950     7.477    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/clk_rhs
    SLICE_X42Y191        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y191        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     7.591 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/MOSI_reg/Q
                         net (fo=2, routed)           3.388    10.979    RHS_MOSI_H_OBUF
    AD11                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.196    14.176 r  RHS_MOSI_H_OBUF_inst/O
                         net (fo=0)                   0.000    14.176    RHS_MOSI_H
    AD11                                                              r  RHS_MOSI_H (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/ClockDivideByEight/clock_out_pre_buff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.705ns  (logic 3.358ns (50.079%)  route 3.347ns (49.921%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.903ns (routing 0.726ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.334     4.834    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.917 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.567     5.484    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.528 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.903     7.431    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/ClockDivideByEight/clk_rhs
    SLICE_X48Y169        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/ClockDivideByEight/clock_out_pre_buff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y169        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     7.545 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/ClockDivideByEight/clock_out_pre_buff_reg/Q
                         net (fo=1, routed)           1.140     8.685    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/ClockDivideByEight/clock_out_pre_buff
    BUFGCE_X0Y53         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     8.729 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/ClockDivideByEight/BUFGCE_inst/O
                         net (fo=3, routed)           2.207    10.936    RHS_SCLK_OBUF
    A12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.200    14.135 r  RHS_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    14.135    RHS_SCLK
    A12                                                               r  RHS_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/B/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_MOSI_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.911ns  (logic 3.328ns (56.296%)  route 2.583ns (43.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.038ns (routing 0.726ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.334     4.834    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.917 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.567     5.484    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.528 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        2.038     7.565    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/B/clk_rhs
    SLICE_X50Y180        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/B/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y180        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     7.678 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/B/MOSI_reg/Q
                         net (fo=2, routed)           2.583    10.262    RHS_MOSI_B_OBUF
    E10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.215    13.476 r  RHS_MOSI_B_OBUF_inst/O
                         net (fo=0)                   0.000    13.476    RHS_MOSI_B
    E10                                                               r  RHS_MOSI_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_MOSI_A
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.823ns  (logic 3.311ns (56.861%)  route 2.512ns (43.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.906ns (routing 0.726ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.334     4.834    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.917 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.567     5.484    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.528 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.906     7.434    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/clk_rhs
    SLICE_X48Y179        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y179        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     7.547 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/MOSI_reg/Q
                         net (fo=4, routed)           2.512    10.059    RHS_MOSI_A_OBUF
    G10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.198    13.256 r  RHS_MOSI_A_OBUF_inst/O
                         net (fo=0)                   0.000    13.256    RHS_MOSI_A
    G10                                                               r  RHS_MOSI_A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.495ns  (logic 3.318ns (60.391%)  route 2.176ns (39.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.923ns (routing 0.726ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.334     4.834    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.917 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.567     5.484    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.528 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.923     7.450    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/clk_rhs
    SLICE_X47Y175        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.564 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/CS_reg/Q
                         net (fo=4, routed)           2.176     9.741    RHS_CS_OBUF
    A10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.204    12.945 r  RHS_CS_OBUF_inst/O
                         net (fo=0)                   0.000    12.945    RHS_CS
    A10                                                               r  RHS_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/C/MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            RHS_MOSI_C
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.296ns  (logic 3.312ns (62.547%)  route 1.983ns (37.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.931ns (routing 0.726ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.334     4.834    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     4.917 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.567     5.484    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.528 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.931     7.459    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/C/clk_rhs
    SLICE_X41Y180        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/C/MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y180        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     7.575 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/C/MOSI_reg/Q
                         net (fo=2, routed)           1.983     9.558    RHS_MOSI_C_OBUF
    B11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.196    12.754 r  RHS_MOSI_C_OBUF_inst/O
                         net (fo=0)                   0.000    12.754    RHS_MOSI_C
    B11                                                               r  RHS_MOSI_C (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/D1_slave/clk_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.696ns  (logic 0.979ns (12.721%)  route 6.717ns (87.279%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      2.309ns (routing 0.963ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.211     2.211    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     2.108 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     2.456    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.500 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        2.309     4.809    jtag_axi_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y205        FDRE                                         r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y205        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.922 r  jtag_axi_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=362, routed)         4.190     9.112    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X50Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     9.249 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/clk_counter[1]_i_2/O
                         net (fo=144, routed)         1.538    10.787    jtag_axi_test_i/seeg_top_0/inst/seeg/D1_slave/clk_counter_reg[1]_0
    SLICE_X34Y121        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228    11.015 r  jtag_axi_test_i/seeg_top_0/inst/seeg/D1_slave/clk_counter[5]_i_2__63/O
                         net (fo=3, routed)           0.105    11.120    jtag_axi_test_i/seeg_top_0/inst/seeg/D1_slave/clk_counter[5]_i_2__63_n_0
    SLICE_X34Y122        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.138    11.258 r  jtag_axi_test_i/seeg_top_0/inst/seeg/D1_slave/SCLK_rising_edge_flag_i_2__14/O
                         net (fo=3, routed)           0.353    11.611    jtag_axi_test_i/seeg_top_0/inst/seeg/D1_slave/SCLK_rising_edge_flag_i_2__14_n_0
    SLICE_X35Y119        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.225    11.836 r  jtag_axi_test_i/seeg_top_0/inst/seeg/D1_slave/sclk_counter[4]_i_1__24/O
                         net (fo=7, routed)           0.458    12.294    jtag_axi_test_i/seeg_top_0/inst/seeg/D1_slave/sclk_counter[4]_i_1__24_n_0
    SLICE_X34Y122        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.138    12.432 r  jtag_axi_test_i/seeg_top_0/inst/seeg/D1_slave/clk_counter[7]_i_1__67/O
                         net (fo=1, routed)           0.073    12.505    jtag_axi_test_i/seeg_top_0/inst/seeg/D1_slave/clk_counter[7]
    SLICE_X34Y122        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/D1_slave/clk_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/A1_slave/counter_32_63_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.120ns (43.174%)  route 0.158ns (56.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.310ns (routing 0.524ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.310     3.272    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X45Y173        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y173        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.355 r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/Q
                         net (fo=14, routed)          0.151     3.506    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in[0]
    SLICE_X45Y164        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.037     3.543 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/counter_32_63[0]_i_1/O
                         net (fo=1, routed)           0.007     3.550    jtag_axi_test_i/seeg_top_0/inst/seeg/A1_slave/channel_loopback_rhd[0]
    SLICE_X45Y164        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/A1_slave/counter_32_63_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.162ns (58.084%)  route 0.117ns (41.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.310ns (routing 0.524ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.310     3.272    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X45Y173        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y173        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.358 r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[2]/Q
                         net (fo=17, routed)          0.090     3.447    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in[2]
    SLICE_X45Y168        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.076     3.523 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[2]_i_1/O
                         net (fo=1, routed)           0.027     3.550    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[2]_i_1_n_0
    SLICE_X45Y168        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.143ns (45.753%)  route 0.170ns (54.247%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.290ns (routing 0.524ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.290     3.252    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X46Y171        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y171        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     3.336 r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[5]/Q
                         net (fo=86, routed)          0.077     3.413    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in[5]
    SLICE_X44Y169        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.038     3.451 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[5]_i_5/O
                         net (fo=1, routed)           0.075     3.526    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[5]_i_5_n_0
    SLICE_X44Y167        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.021     3.547 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[5]_i_1/O
                         net (fo=1, routed)           0.018     3.565    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[5]_i_1_n_0
    SLICE_X44Y167        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.160ns (51.927%)  route 0.148ns (48.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.310ns (routing 0.524ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.310     3.272    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X45Y173        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y173        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     3.355 r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[3]/Q
                         net (fo=13, routed)          0.119     3.474    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in[3]
    SLICE_X45Y167        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.077     3.551 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[11]_i_1/O
                         net (fo=1, routed)           0.029     3.580    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[11]_i_1_n_0
    SLICE_X45Y167        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.150ns (48.127%)  route 0.162ns (51.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.310ns (routing 0.524ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.310     3.272    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X45Y173        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y173        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     3.355 r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[4]/Q
                         net (fo=11, routed)          0.144     3.498    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in[4]
    SLICE_X44Y171        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.067     3.565 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[4]_i_1/O
                         net (fo=1, routed)           0.018     3.583    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[4]_i_1_n_0
    SLICE_X44Y171        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.173ns (54.911%)  route 0.142ns (45.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.310ns (routing 0.524ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.310     3.272    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X45Y173        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y173        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.083     3.355 r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[4]/Q
                         net (fo=11, routed)          0.124     3.479    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in[4]
    SLICE_X44Y169        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.090     3.569 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[12]_i_1/O
                         net (fo=1, routed)           0.018     3.587    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[12]_i_1_n_0
    SLICE_X44Y169        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/A1_slave/counter_32_63_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.108ns (33.634%)  route 0.213ns (66.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.310ns (routing 0.524ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.310     3.272    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X45Y173        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y173        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.358 r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[2]/Q
                         net (fo=17, routed)          0.196     3.554    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in[2]
    SLICE_X46Y164        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.022     3.576 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/counter_32_63[3]_i_1/O
                         net (fo=1, routed)           0.017     3.593    jtag_axi_test_i/seeg_top_0/inst/seeg/A1_slave/counter_32_63_reg[3]_0
    SLICE_X46Y164        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/A1_slave/counter_32_63_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.174ns (53.710%)  route 0.150ns (46.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.310ns (routing 0.524ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.310     3.272    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X45Y173        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y173        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.355 r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[0]/Q
                         net (fo=14, routed)          0.127     3.482    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in[0]
    SLICE_X45Y168        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.091     3.573 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[0]_i_1/O
                         net (fo=1, routed)           0.023     3.596    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[0]_i_1_n_0
    SLICE_X45Y168        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/A1_slave/counter_32_63_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.123ns (37.718%)  route 0.203ns (62.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.310ns (routing 0.524ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.310     3.272    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X45Y173        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y173        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     3.358 r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[2]/Q
                         net (fo=17, routed)          0.196     3.554    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in[2]
    SLICE_X46Y164        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.037     3.591 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/counter_32_63[2]_i_1/O
                         net (fo=1, routed)           0.007     3.598    jtag_axi_test_i/seeg_top_0/inst/seeg/A1_slave/counter_32_63_reg[2]_16
    SLICE_X46Y164        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/A1_slave/counter_32_63_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.188ns (56.076%)  route 0.147ns (43.924%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Source):      1.307ns (routing 0.524ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.194     1.194    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.760 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.939    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.962 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.307     3.269    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X46Y173        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y173        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     3.353 r  jtag_axi_test_i/seeg_top_0/inst/seeg/zcheck_global_channel_rhd_reg[1]/Q
                         net (fo=18, routed)          0.095     3.448    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/p_0_in[1]
    SLICE_X45Y170        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     3.485 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[9]_i_2/O
                         net (fo=1, routed)           0.025     3.510    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[9]_i_2_n_0
    SLICE_X45Y170        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.067     3.577 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[9]_i_1/O
                         net (fo=1, routed)           0.027     3.604    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in[9]_i_1_n_0
    SLICE_X45Y170        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_78M_jtag_axi_test_clk_wiz_0_0

Max Delay           382 Endpoints
Min Delay           382 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RHS_MISO_H
                            (input port)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.686ns  (logic 1.410ns (14.554%)  route 8.276ns (85.446%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        7.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.770ns (routing 0.670ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  RHS_MISO_H (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_H_IBUF_inst/I
    AF10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.249     1.249 r  RHS_MISO_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.249    RHS_MISO_H_IBUF_inst/OUT
    AF10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.249 r  RHS_MISO_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.360     4.609    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/RHS_MISO_H
    SLICE_X40Y193        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     4.689 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__1/O
                         net (fo=16, routed)          4.847     9.536    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__1_n_0
    SLICE_X47Y204        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.081     9.617 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[16]_i_1__11/O
                         net (fo=1, routed)           0.069     9.686    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[16]_i_1__11_n_0
    SLICE_X47Y204        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096     5.192    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.244 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.665    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.704 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.770     7.474    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/clk_rhs
    SLICE_X47Y204        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[16]/C

Slack:                    inf
  Source:                 RHS_MISO_H
                            (input port)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.655ns  (logic 1.550ns (16.050%)  route 8.106ns (83.950%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        7.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.806ns (routing 0.670ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  RHS_MISO_H (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_H_IBUF_inst/I
    AF10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.249     1.249 r  RHS_MISO_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.249    RHS_MISO_H_IBUF_inst/OUT
    AF10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.249 r  RHS_MISO_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.360     4.609    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/RHS_MISO_H
    SLICE_X40Y193        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     4.689 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__1/O
                         net (fo=16, routed)          4.679     9.367    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__1_n_0
    SLICE_X50Y204        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.221     9.588 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[18]_i_1__11/O
                         net (fo=1, routed)           0.067     9.655    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[18]_i_1__11_n_0
    SLICE_X50Y204        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096     5.192    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.244 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.665    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.704 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.806     7.510    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/clk_rhs
    SLICE_X50Y204        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[18]/C

Slack:                    inf
  Source:                 RHS_MISO_H
                            (input port)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.531ns  (logic 1.385ns (14.528%)  route 8.146ns (85.472%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        7.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.776ns (routing 0.670ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  RHS_MISO_H (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_H_IBUF_inst/I
    AF10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.249     1.249 r  RHS_MISO_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.249    RHS_MISO_H_IBUF_inst/OUT
    AF10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.249 r  RHS_MISO_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.360     4.609    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/RHS_MISO_H
    SLICE_X40Y193        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     4.689 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__1/O
                         net (fo=16, routed)          4.717     9.406    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__1_n_0
    SLICE_X48Y201        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     9.462 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[30]_i_1__11/O
                         net (fo=1, routed)           0.069     9.531    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[30]_i_1__11_n_0
    SLICE_X48Y201        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096     5.192    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.244 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.665    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.704 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.776     7.480    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/clk_rhs
    SLICE_X48Y201        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[30]/C

Slack:                    inf
  Source:                 RHS_MISO_H
                            (input port)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.502ns  (logic 1.410ns (14.835%)  route 8.093ns (85.165%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        7.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.806ns (routing 0.670ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  RHS_MISO_H (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_H_IBUF_inst/I
    AF10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.249     1.249 r  RHS_MISO_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.249    RHS_MISO_H_IBUF_inst/OUT
    AF10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.249 r  RHS_MISO_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.360     4.609    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/RHS_MISO_H
    SLICE_X40Y193        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     4.689 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__1/O
                         net (fo=16, routed)          4.664     9.352    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__1_n_0
    SLICE_X50Y204        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     9.433 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[19]_i_1__11/O
                         net (fo=1, routed)           0.069     9.502    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[19]_i_1__11_n_0
    SLICE_X50Y204        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096     5.192    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.244 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.665    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.704 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.806     7.510    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/clk_rhs
    SLICE_X50Y204        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[19]/C

Slack:                    inf
  Source:                 RHS_MISO_H
                            (input port)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.501ns  (logic 1.466ns (15.426%)  route 8.035ns (84.574%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        7.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.809ns (routing 0.670ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  RHS_MISO_H (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_H_IBUF_inst/I
    AF10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.249     1.249 r  RHS_MISO_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.249    RHS_MISO_H_IBUF_inst/OUT
    AF10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.249 r  RHS_MISO_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.360     4.609    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/RHS_MISO_H
    SLICE_X40Y193        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     4.689 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__1/O
                         net (fo=16, routed)          4.605     9.294    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__1_n_0
    SLICE_X50Y204        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     9.431 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[26]_i_1__11/O
                         net (fo=1, routed)           0.070     9.501    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[26]_i_1__11_n_0
    SLICE_X50Y204        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096     5.192    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.244 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.665    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.704 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.809     7.513    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/clk_rhs
    SLICE_X50Y204        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[26]/C

Slack:                    inf
  Source:                 RHS_MISO_A
                            (input port)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/data_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.356ns  (logic 1.591ns (17.006%)  route 7.765ns (82.994%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        7.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.802ns (routing 0.670ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H11                                               0.000     0.000 r  RHS_MISO_A (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_A_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.251     1.251 r  RHS_MISO_A_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    RHS_MISO_A_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.251 r  RHS_MISO_A_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.495     3.746    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/RHS_MISO_A
    SLICE_X48Y175        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     3.934 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/data_out[31]_i_2__5/O
                         net (fo=16, routed)          5.203     9.137    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/data_out1_in[31]
    SLICE_X50Y207        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     9.289 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/data_out[20]_i_1/O
                         net (fo=1, routed)           0.067     9.356    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/data_out[20]_i_1_n_0
    SLICE_X50Y207        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096     5.192    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.244 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.665    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.704 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.802     7.506    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/clk_rhs
    SLICE_X50Y207        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/A/data_out_reg[20]/C

Slack:                    inf
  Source:                 RHS_MISO_H
                            (input port)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.302ns  (logic 1.515ns (16.284%)  route 7.787ns (83.716%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        7.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.809ns (routing 0.670ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  RHS_MISO_H (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_H_IBUF_inst/I
    AF10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.249     1.249 r  RHS_MISO_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.249    RHS_MISO_H_IBUF_inst/OUT
    AF10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.249 r  RHS_MISO_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.360     4.609    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/RHS_MISO_H
    SLICE_X40Y193        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     4.689 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__1/O
                         net (fo=16, routed)          4.361     9.050    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__1_n_0
    SLICE_X50Y204        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.186     9.236 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[27]_i_1__11/O
                         net (fo=1, routed)           0.066     9.302    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[27]_i_1__11_n_0
    SLICE_X50Y204        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096     5.192    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.244 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.665    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.704 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.809     7.513    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/clk_rhs
    SLICE_X50Y204        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[27]/C

Slack:                    inf
  Source:                 RHS_MISO_H
                            (input port)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.262ns  (logic 1.479ns (15.965%)  route 7.783ns (84.035%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        7.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.513ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.809ns (routing 0.670ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  RHS_MISO_H (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_H_IBUF_inst/I
    AF10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.249     1.249 r  RHS_MISO_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.249    RHS_MISO_H_IBUF_inst/OUT
    AF10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.249 r  RHS_MISO_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.360     4.609    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/RHS_MISO_H
    SLICE_X40Y193        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     4.689 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__1/O
                         net (fo=16, routed)          4.354     9.043    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__1_n_0
    SLICE_X50Y204        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     9.193 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_1__11/O
                         net (fo=1, routed)           0.069     9.262    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_1__11_n_0
    SLICE_X50Y204        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096     5.192    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.244 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.665    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.704 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.809     7.513    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/clk_rhs
    SLICE_X50Y204        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[31]/C

Slack:                    inf
  Source:                 RHS_MISO_H
                            (input port)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.221ns  (logic 1.385ns (15.016%)  route 7.837ns (84.984%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        7.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.795ns (routing 0.670ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  RHS_MISO_H (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_H_IBUF_inst/I
    AF10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.249     1.249 r  RHS_MISO_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.249    RHS_MISO_H_IBUF_inst/OUT
    AF10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.249 r  RHS_MISO_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.360     4.609    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/RHS_MISO_H
    SLICE_X40Y193        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     4.689 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__1/O
                         net (fo=16, routed)          4.408     9.096    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__1_n_0
    SLICE_X49Y204        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     9.152 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[28]_i_1__11/O
                         net (fo=1, routed)           0.069     9.221    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[28]_i_1__11_n_0
    SLICE_X49Y204        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096     5.192    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.244 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.665    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.704 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.795     7.499    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/clk_rhs
    SLICE_X49Y204        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[28]/C

Slack:                    inf
  Source:                 RHS_MISO_H
                            (input port)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.032ns  (logic 1.410ns (15.608%)  route 7.622ns (84.392%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        7.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.757ns (routing 0.670ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  RHS_MISO_H (IN)
                         net (fo=0)                   0.000     0.000    RHS_MISO_H_IBUF_inst/I
    AF10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.249     1.249 r  RHS_MISO_H_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.249    RHS_MISO_H_IBUF_inst/OUT
    AF10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.249 r  RHS_MISO_H_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.360     4.609    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/RHS_MISO_H
    SLICE_X40Y193        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.080     4.689 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__1/O
                         net (fo=16, routed)          4.193     8.882    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[31]_i_2__1_n_0
    SLICE_X46Y203        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     8.963 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[23]_i_1__11/O
                         net (fo=1, routed)           0.069     9.032    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out[23]_i_1__11_n_0
    SLICE_X46Y203        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           2.011     2.011    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.750 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     3.057    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.096 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5457, routed)        2.096     5.192    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/S_AXI_ACLK
    SLICE_X23Y92         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     5.244 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/CS_i_2__0/O
                         net (fo=1, routed)           0.421     5.665    jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     5.704 r  jtag_axi_test_i/seeg_top_0/inst/seeg/ClockDivideByTwo/clk_rhs_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=1550, routed)        1.757     7.461    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/clk_rhs
    SLICE_X46Y203        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/H/data_out_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/record_start_flag_rhd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.111ns (27.972%)  route 0.286ns (72.028%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.483ns (routing 0.569ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y169        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X46Y169        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=38, routed)          0.276     0.360    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_reg[0]
    SLICE_X53Y188        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.027     0.387 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_i_2/O
                         net (fo=1, routed)           0.010     0.397    jtag_axi_test_i/seeg_top_0/inst/seeg/record_start_flag_rhd0
    SLICE_X53Y188        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/record_start_flag_rhd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.483     2.937    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X53Y188        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/record_start_flag_rhd_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/config_start_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.175ns (35.340%)  route 0.320ns (64.660%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.487ns (routing 0.569ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y169        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X46Y169        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=38, routed)          0.300     0.384    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/record_start_flag_rhd_reg[0]
    SLICE_X53Y189        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.091     0.475 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256/config_start_flag_i_1/O
                         net (fo=1, routed)           0.020     0.495    jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_256_n_137
    SLICE_X53Y189        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/config_start_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.487     2.941    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X53Y189        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/config_start_flag_reg/C

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/MOSI_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.082ns (16.034%)  route 0.429ns (83.966%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.522ns (routing 0.569ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y169        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/MOSI_reg/C
    SLICE_X43Y169        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.082 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/A1/MOSI_reg/Q
                         net (fo=4, routed)           0.429     0.511    jtag_axi_test_i/ila_0/inst/ila_core_inst/TRIGGER_I[1]
    SLICE_X53Y205        SRL16E                                       r  jtag_axi_test_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.522     2.976    jtag_axi_test_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X53Y205        SRL16E                                       r  jtag_axi_test_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.151ns (29.124%)  route 0.367ns (70.876%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.488ns (routing 0.569ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y169        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X46Y169        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=38, routed)          0.348     0.432    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_2[0]
    SLICE_X55Y195        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.067     0.499 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state[4]_i_1__1/O
                         net (fo=1, routed)           0.019     0.518    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048_n_141
    SLICE_X55Y195        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.488     2.942    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X55Y195        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_64_bit_chunks_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.121ns (22.901%)  route 0.407ns (77.099%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.486ns (routing 0.569ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y169        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X46Y169        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=38, routed)          0.389     0.473    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_2[0]
    SLICE_X56Y201        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.037     0.510 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/rhd_64_bit_chunks_counter[0]_i_1/O
                         net (fo=1, routed)           0.018     0.528    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048_n_148
    SLICE_X56Y201        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_64_bit_chunks_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.486     2.940    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X56Y201        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_64_bit_chunks_counter_reg[0]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.152ns (28.082%)  route 0.389ns (71.918%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.481ns (routing 0.569ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y169        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X46Y169        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=38, routed)          0.319     0.403    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_2[0]
    SLICE_X55Y197        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.068     0.471 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/rhs_64_bit_chunks_counter[9]_i_1/O
                         net (fo=8, routed)           0.070     0.541    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048_n_145
    SLICE_X55Y197        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.481     2.935    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X55Y197        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[7]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.152ns (28.082%)  route 0.389ns (71.918%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.485ns (routing 0.569ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y169        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X46Y169        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=38, routed)          0.319     0.403    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_2[0]
    SLICE_X55Y197        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.068     0.471 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/rhs_64_bit_chunks_counter[9]_i_1/O
                         net (fo=8, routed)           0.070     0.541    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048_n_145
    SLICE_X55Y197        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.485     2.939    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X55Y197        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[8]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.152ns (28.082%)  route 0.389ns (71.918%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.485ns (routing 0.569ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y169        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X46Y169        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=38, routed)          0.319     0.403    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_2[0]
    SLICE_X55Y197        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.068     0.471 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/rhs_64_bit_chunks_counter[9]_i_1/O
                         net (fo=8, routed)           0.070     0.541    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048_n_145
    SLICE_X55Y197        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.485     2.939    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X55Y197        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[9]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.151ns (27.360%)  route 0.401ns (72.640%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.496ns (routing 0.569ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y169        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X46Y169        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 f  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=38, routed)          0.378     0.462    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_2[0]
    SLICE_X54Y195        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.067     0.529 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/rhs_64_bit_chunks_counter[0]_i_1/O
                         net (fo=1, routed)           0.023     0.552    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048_n_149
    SLICE_X54Y195        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.496     2.950    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X54Y195        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[0]/C

Slack:                    inf
  Source:                 jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_78M_jtag_axi_test_clk_wiz_0_0  {rise@0.000ns fall@6.410ns period=12.820ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.152ns (27.404%)  route 0.403ns (72.596%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.233ns
  Clock Net Delay (Destination): 1.492ns (routing 0.569ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y169        FDRE                         0.000     0.000 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/C
    SLICE_X46Y169        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.084     0.084 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]/Q
                         net (fo=38, routed)          0.319     0.403    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/FSM_onehot_state_reg[1]_2[0]
    SLICE_X55Y197        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.068     0.471 r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048/rhs_64_bit_chunks_counter[9]_i_1/O
                         net (fo=8, routed)           0.084     0.555    jtag_axi_test_i/seeg_top_0/inst/seeg/rhd_2048_n_145
    SLICE_X55Y196        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_78M_jtag_axi_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y89        BUFG_PS                      0.000     0.000 r  jtag_axi_test_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=4, routed)           1.303     1.303    jtag_axi_test_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     1.224 r  jtag_axi_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.428    jtag_axi_test_i/clk_wiz_0/inst/clk_78M_jtag_axi_test_clk_wiz_0_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.454 r  jtag_axi_test_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=5457, routed)        1.492     2.946    jtag_axi_test_i/seeg_top_0/inst/seeg/S_AXI_ACLK
    SLICE_X55Y196        FDRE                                         r  jtag_axi_test_i/seeg_top_0/inst/seeg/rhs_64_bit_chunks_counter_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.373ns  (logic 4.800ns (75.317%)  route 1.573ns (24.683%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.109ns (routing 1.087ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.573     6.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X52Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.109     3.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X52Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.797ns  (logic 4.880ns (84.183%)  route 0.917ns (15.817%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.068ns (routing 1.087ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.821     5.621    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X53Y162        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     5.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.096     5.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X53Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.068     3.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X53Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.688ns  (logic 4.953ns (87.080%)  route 0.735ns (12.920%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.058ns (routing 1.087ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.665     5.465    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X51Y165        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     5.618 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.070     5.688    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X51Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.058     3.682    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X51Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.588ns  (logic 4.857ns (86.920%)  route 0.731ns (13.080%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.076ns (routing 1.087ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.668     5.468    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X50Y164        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.057     5.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.063     5.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X50Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.120     1.585    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     1.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         2.076     3.700    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.486ns (60.364%)  route 0.319ns (39.636%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.377ns (routing 0.709ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.303     0.768    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X50Y164        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.021     0.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.016     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X50Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.377     7.427    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.542ns (62.506%)  route 0.325ns (37.494%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.362ns (routing 0.709ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.306     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X51Y165        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.077     0.848 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.019     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X51Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.362     7.412    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X51Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.502ns (56.145%)  route 0.392ns (43.855%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.370ns (routing 0.709ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.363     0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X53Y162        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     0.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.029     0.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X53Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.370     7.420    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X53Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.465ns (43.058%)  route 0.615ns (56.942%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.401ns (routing 0.709ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.615     1.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X52Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.800     4.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.224     6.024    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     6.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=482, routed)         1.401     7.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X52Y225        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C





