[2025-09-15 18:12:33] START suite=spec trace=654.roms_s-523B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/654.roms_s-523B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2812738 heartbeat IPC: 3.555 cumulative IPC: 3.555 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5365511 cumulative IPC: 3.728 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5365511 cumulative IPC: 3.728 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5365512 heartbeat IPC: 3.917 cumulative IPC: 5 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 20670837 heartbeat IPC: 0.6534 cumulative IPC: 0.6534 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 34361050 heartbeat IPC: 0.7304 cumulative IPC: 0.6898 (Simulation time: 00 hr 05 min 45 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 43456767 heartbeat IPC: 1.099 cumulative IPC: 0.7876 (Simulation time: 00 hr 07 min 20 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 53341801 heartbeat IPC: 1.012 cumulative IPC: 0.8337 (Simulation time: 00 hr 08 min 59 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 62858706 heartbeat IPC: 1.051 cumulative IPC: 0.8697 (Simulation time: 00 hr 10 min 37 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 71249218 heartbeat IPC: 1.192 cumulative IPC: 0.9107 (Simulation time: 00 hr 12 min 07 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 79442271 heartbeat IPC: 1.221 cumulative IPC: 0.945 (Simulation time: 00 hr 13 min 28 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 88817351 heartbeat IPC: 1.067 cumulative IPC: 0.9586 (Simulation time: 00 hr 14 min 53 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 104713188 heartbeat IPC: 0.6291 cumulative IPC: 0.9059 (Simulation time: 00 hr 17 min 22 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 114682491 cumulative IPC: 0.872 (Simulation time: 00 hr 19 min 42 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 114682491 cumulative IPC: 0.872 (Simulation time: 00 hr 19 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/654.roms_s-523B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.872 instructions: 100000000 cycles: 114682491
CPU 0 Branch Prediction Accuracy: 99.84% MPKI: 0.1028 Average ROB Occupancy at Mispredict: 348.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 3e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.1028
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 85006408
LQ_STALL: 4970862
SQ_STALL: 9882


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 233.16306
REPLAY_LOAD: 110.799126
NON_REPLAY_LOAD: 35.157227

== Total ==
ADDR_TRANS: 4618727
REPLAY_LOAD: 3022157
NON_REPLAY_LOAD: 77365524

== Counts ==
ADDR_TRANS: 19809
REPLAY_LOAD: 27276
NON_REPLAY_LOAD: 2200558

cpu0->cpu0_STLB TOTAL        ACCESS:      55941 HIT:        273 MISS:      55668 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      55941 HIT:        273 MISS:      55668 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 360.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3284849 HIT:     819188 MISS:    2465661 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1838282 HIT:       8257 MISS:    1830025 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     568003 HIT:          0 MISS:     568003 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     810763 HIT:     810661 MISS:        102 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      67801 HIT:        270 MISS:      67531 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 144.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17668119 HIT:   17668034 MISS:         85 MSHR_MERGE:          9
cpu0->cpu0_L1I LOAD         ACCESS:   17668119 HIT:   17668034 MISS:         85 MSHR_MERGE:          9
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 162.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29968047 HIT:   17907200 MISS:   12060847 MSHR_MERGE:    9586837
cpu0->cpu0_L1D LOAD         ACCESS:   23548466 HIT:   15107824 MISS:    8440642 MSHR_MERGE:    6602436
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6308101 HIT:    2755970 MISS:    3552131 MSHR_MERGE:    2984128
cpu0->cpu0_L1D TRANSLATION  ACCESS:     111480 HIT:      43406 MISS:      68074 MSHR_MERGE:        273
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 157.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   14382994 HIT:   14382987 MISS:          7 MSHR_MERGE:          6
cpu0->cpu0_ITLB LOAD         ACCESS:   14382994 HIT:   14382987 MISS:          7 MSHR_MERGE:          6
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 860 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28687623 HIT:   28258832 MISS:     428791 MSHR_MERGE:     372851
cpu0->cpu0_DTLB LOAD         ACCESS:   28687623 HIT:   28258832 MISS:     428791 MSHR_MERGE:     372851
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 364.5 cycles
cpu0->LLC TOTAL        ACCESS:    3274959 HIT:     809437 MISS:    2465522 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1830023 HIT:         68 MISS:    1829955 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     568000 HIT:          1 MISS:     567999 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     809405 HIT:     809337 MISS:         68 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      67531 HIT:         31 MISS:      67500 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5261
  ROW_BUFFER_MISS:    2460193
  AVG DBUS CONGESTED CYCLE: 3.746
Channel 0 WQ ROW_BUFFER_HIT:     169289
  ROW_BUFFER_MISS:     635769
  FULL:          0
Channel 0 REFRESHES ISSUED:       9557
[2025-09-15 18:32:16] END   suite=spec trace=654.roms_s-523B (rc=0)
