IF :LNOT: :DEF: _MBOX_REG_S
_MBOX_REG_S EQU 1

MBOX_FIFO_ADDRESS                        EQU 0x0c014000
MBOX_FIFO_DATA_MSB                       EQU 19
MBOX_FIFO_DATA_LSB                       EQU 0
MBOX_FIFO_DATA_MASK                      EQU 0x000fffff

MBOX_FIFO_STATUS_ADDRESS                 EQU 0x0c014010
MBOX_FIFO_STATUS_EMPTY_MSB               EQU 19
MBOX_FIFO_STATUS_EMPTY_LSB               EQU 16
MBOX_FIFO_STATUS_EMPTY_MASK              EQU 0x000f0000
MBOX_FIFO_STATUS_FULL_MSB                EQU 15
MBOX_FIFO_STATUS_FULL_LSB                EQU 12
MBOX_FIFO_STATUS_FULL_MASK               EQU 0x0000f000

MBOX_DMA_POLICY_ADDRESS                  EQU 0x0c014014
MBOX_DMA_POLICY_TX_QUANTUM_MSB           EQU 3
MBOX_DMA_POLICY_TX_QUANTUM_LSB           EQU 3
MBOX_DMA_POLICY_TX_QUANTUM_MASK          EQU 0x00000008
MBOX_DMA_POLICY_TX_ORDER_MSB             EQU 2
MBOX_DMA_POLICY_TX_ORDER_LSB             EQU 2
MBOX_DMA_POLICY_TX_ORDER_MASK            EQU 0x00000004
MBOX_DMA_POLICY_RX_QUANTUM_MSB           EQU 1
MBOX_DMA_POLICY_RX_QUANTUM_LSB           EQU 1
MBOX_DMA_POLICY_RX_QUANTUM_MASK          EQU 0x00000002
MBOX_DMA_POLICY_RX_ORDER_MSB             EQU 0
MBOX_DMA_POLICY_RX_ORDER_LSB             EQU 0
MBOX_DMA_POLICY_RX_ORDER_MASK            EQU 0x00000001

MBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS     EQU 0x0c014018
MBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MSB EQU 27
MBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS_LSB EQU 2
MBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MASK EQU 0x0ffffffc

MBOX0_DMA_RX_CONTROL_ADDRESS             EQU 0x0c01401c
MBOX0_DMA_RX_CONTROL_RESUME_MSB          EQU 2
MBOX0_DMA_RX_CONTROL_RESUME_LSB          EQU 2
MBOX0_DMA_RX_CONTROL_RESUME_MASK         EQU 0x00000004
MBOX0_DMA_RX_CONTROL_START_MSB           EQU 1
MBOX0_DMA_RX_CONTROL_START_LSB           EQU 1
MBOX0_DMA_RX_CONTROL_START_MASK          EQU 0x00000002
MBOX0_DMA_RX_CONTROL_STOP_MSB            EQU 0
MBOX0_DMA_RX_CONTROL_STOP_LSB            EQU 0
MBOX0_DMA_RX_CONTROL_STOP_MASK           EQU 0x00000001

MBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS     EQU 0x0c014020
MBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MSB EQU 27
MBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS_LSB EQU 2
MBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MASK EQU 0x0ffffffc

MBOX0_DMA_TX_CONTROL_ADDRESS             EQU 0x0c014024
MBOX0_DMA_TX_CONTROL_RESUME_MSB          EQU 2
MBOX0_DMA_TX_CONTROL_RESUME_LSB          EQU 2
MBOX0_DMA_TX_CONTROL_RESUME_MASK         EQU 0x00000004
MBOX0_DMA_TX_CONTROL_START_MSB           EQU 1
MBOX0_DMA_TX_CONTROL_START_LSB           EQU 1
MBOX0_DMA_TX_CONTROL_START_MASK          EQU 0x00000002
MBOX0_DMA_TX_CONTROL_STOP_MSB            EQU 0
MBOX0_DMA_TX_CONTROL_STOP_LSB            EQU 0
MBOX0_DMA_TX_CONTROL_STOP_MASK           EQU 0x00000001

MBOX1_DMA_RX_DESCRIPTOR_BASE_ADDRESS     EQU 0x0c014028
MBOX1_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MSB EQU 27
MBOX1_DMA_RX_DESCRIPTOR_BASE_ADDRESS_LSB EQU 2
MBOX1_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MASK EQU 0x0ffffffc

MBOX1_DMA_RX_CONTROL_ADDRESS             EQU 0x0c01402c
MBOX1_DMA_RX_CONTROL_RESUME_MSB          EQU 2
MBOX1_DMA_RX_CONTROL_RESUME_LSB          EQU 2
MBOX1_DMA_RX_CONTROL_RESUME_MASK         EQU 0x00000004
MBOX1_DMA_RX_CONTROL_START_MSB           EQU 1
MBOX1_DMA_RX_CONTROL_START_LSB           EQU 1
MBOX1_DMA_RX_CONTROL_START_MASK          EQU 0x00000002
MBOX1_DMA_RX_CONTROL_STOP_MSB            EQU 0
MBOX1_DMA_RX_CONTROL_STOP_LSB            EQU 0
MBOX1_DMA_RX_CONTROL_STOP_MASK           EQU 0x00000001

MBOX1_DMA_TX_DESCRIPTOR_BASE_ADDRESS     EQU 0x0c014030
MBOX1_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MSB EQU 27
MBOX1_DMA_TX_DESCRIPTOR_BASE_ADDRESS_LSB EQU 2
MBOX1_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MASK EQU 0x0ffffffc

MBOX1_DMA_TX_CONTROL_ADDRESS             EQU 0x0c014034
MBOX1_DMA_TX_CONTROL_RESUME_MSB          EQU 2
MBOX1_DMA_TX_CONTROL_RESUME_LSB          EQU 2
MBOX1_DMA_TX_CONTROL_RESUME_MASK         EQU 0x00000004
MBOX1_DMA_TX_CONTROL_START_MSB           EQU 1
MBOX1_DMA_TX_CONTROL_START_LSB           EQU 1
MBOX1_DMA_TX_CONTROL_START_MASK          EQU 0x00000002
MBOX1_DMA_TX_CONTROL_STOP_MSB            EQU 0
MBOX1_DMA_TX_CONTROL_STOP_LSB            EQU 0
MBOX1_DMA_TX_CONTROL_STOP_MASK           EQU 0x00000001

MBOX2_DMA_RX_DESCRIPTOR_BASE_ADDRESS     EQU 0x0c014038
MBOX2_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MSB EQU 27
MBOX2_DMA_RX_DESCRIPTOR_BASE_ADDRESS_LSB EQU 2
MBOX2_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MASK EQU 0x0ffffffc

MBOX2_DMA_RX_CONTROL_ADDRESS             EQU 0x0c01403c
MBOX2_DMA_RX_CONTROL_RESUME_MSB          EQU 2
MBOX2_DMA_RX_CONTROL_RESUME_LSB          EQU 2
MBOX2_DMA_RX_CONTROL_RESUME_MASK         EQU 0x00000004
MBOX2_DMA_RX_CONTROL_START_MSB           EQU 1
MBOX2_DMA_RX_CONTROL_START_LSB           EQU 1
MBOX2_DMA_RX_CONTROL_START_MASK          EQU 0x00000002
MBOX2_DMA_RX_CONTROL_STOP_MSB            EQU 0
MBOX2_DMA_RX_CONTROL_STOP_LSB            EQU 0
MBOX2_DMA_RX_CONTROL_STOP_MASK           EQU 0x00000001

MBOX2_DMA_TX_DESCRIPTOR_BASE_ADDRESS     EQU 0x0c014040
MBOX2_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MSB EQU 27
MBOX2_DMA_TX_DESCRIPTOR_BASE_ADDRESS_LSB EQU 2
MBOX2_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MASK EQU 0x0ffffffc

MBOX2_DMA_TX_CONTROL_ADDRESS             EQU 0x0c014044
MBOX2_DMA_TX_CONTROL_RESUME_MSB          EQU 2
MBOX2_DMA_TX_CONTROL_RESUME_LSB          EQU 2
MBOX2_DMA_TX_CONTROL_RESUME_MASK         EQU 0x00000004
MBOX2_DMA_TX_CONTROL_START_MSB           EQU 1
MBOX2_DMA_TX_CONTROL_START_LSB           EQU 1
MBOX2_DMA_TX_CONTROL_START_MASK          EQU 0x00000002
MBOX2_DMA_TX_CONTROL_STOP_MSB            EQU 0
MBOX2_DMA_TX_CONTROL_STOP_LSB            EQU 0
MBOX2_DMA_TX_CONTROL_STOP_MASK           EQU 0x00000001

MBOX3_DMA_RX_DESCRIPTOR_BASE_ADDRESS     EQU 0x0c014048
MBOX3_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MSB EQU 27
MBOX3_DMA_RX_DESCRIPTOR_BASE_ADDRESS_LSB EQU 2
MBOX3_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MASK EQU 0x0ffffffc

MBOX3_DMA_RX_CONTROL_ADDRESS             EQU 0x0c01404c
MBOX3_DMA_RX_CONTROL_RESUME_MSB          EQU 2
MBOX3_DMA_RX_CONTROL_RESUME_LSB          EQU 2
MBOX3_DMA_RX_CONTROL_RESUME_MASK         EQU 0x00000004
MBOX3_DMA_RX_CONTROL_START_MSB           EQU 1
MBOX3_DMA_RX_CONTROL_START_LSB           EQU 1
MBOX3_DMA_RX_CONTROL_START_MASK          EQU 0x00000002
MBOX3_DMA_RX_CONTROL_STOP_MSB            EQU 0
MBOX3_DMA_RX_CONTROL_STOP_LSB            EQU 0
MBOX3_DMA_RX_CONTROL_STOP_MASK           EQU 0x00000001

MBOX3_DMA_TX_DESCRIPTOR_BASE_ADDRESS     EQU 0x0c014050
MBOX3_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MSB EQU 27
MBOX3_DMA_TX_DESCRIPTOR_BASE_ADDRESS_LSB EQU 2
MBOX3_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MASK EQU 0x0ffffffc

MBOX3_DMA_TX_CONTROL_ADDRESS             EQU 0x0c014054
MBOX3_DMA_TX_CONTROL_RESUME_MSB          EQU 2
MBOX3_DMA_TX_CONTROL_RESUME_LSB          EQU 2
MBOX3_DMA_TX_CONTROL_RESUME_MASK         EQU 0x00000004
MBOX3_DMA_TX_CONTROL_START_MSB           EQU 1
MBOX3_DMA_TX_CONTROL_START_LSB           EQU 1
MBOX3_DMA_TX_CONTROL_START_MASK          EQU 0x00000002
MBOX3_DMA_TX_CONTROL_STOP_MSB            EQU 0
MBOX3_DMA_TX_CONTROL_STOP_LSB            EQU 0
MBOX3_DMA_TX_CONTROL_STOP_MASK           EQU 0x00000001

MBOX_INT_STATUS_ADDRESS                  EQU 0x0c014058
MBOX_INT_STATUS_RX_DMA_COMPLETE_MSB      EQU 31
MBOX_INT_STATUS_RX_DMA_COMPLETE_LSB      EQU 28
MBOX_INT_STATUS_RX_DMA_COMPLETE_MASK     EQU 0xf0000000
MBOX_INT_STATUS_TX_DMA_EOM_COMPLETE_MSB  EQU 27
MBOX_INT_STATUS_TX_DMA_EOM_COMPLETE_LSB  EQU 24
MBOX_INT_STATUS_TX_DMA_EOM_COMPLETE_MASK EQU 0x0f000000
MBOX_INT_STATUS_TX_DMA_COMPLETE_MSB      EQU 23
MBOX_INT_STATUS_TX_DMA_COMPLETE_LSB      EQU 20
MBOX_INT_STATUS_TX_DMA_COMPLETE_MASK     EQU 0x00f00000
MBOX_INT_STATUS_TX_OVERFLOW_MSB          EQU 17
MBOX_INT_STATUS_TX_OVERFLOW_LSB          EQU 17
MBOX_INT_STATUS_TX_OVERFLOW_MASK         EQU 0x00020000
MBOX_INT_STATUS_RX_UNDERFLOW_MSB         EQU 16
MBOX_INT_STATUS_RX_UNDERFLOW_LSB         EQU 16
MBOX_INT_STATUS_RX_UNDERFLOW_MASK        EQU 0x00010000
MBOX_INT_STATUS_TX_NOT_EMPTY_MSB         EQU 15
MBOX_INT_STATUS_TX_NOT_EMPTY_LSB         EQU 12
MBOX_INT_STATUS_TX_NOT_EMPTY_MASK        EQU 0x0000f000
MBOX_INT_STATUS_RX_NOT_FULL_MSB          EQU 11
MBOX_INT_STATUS_RX_NOT_FULL_LSB          EQU 8
MBOX_INT_STATUS_RX_NOT_FULL_MASK         EQU 0x00000f00
MBOX_INT_STATUS_HOST_MSB                 EQU 7
MBOX_INT_STATUS_HOST_LSB                 EQU 0
MBOX_INT_STATUS_HOST_MASK                EQU 0x000000ff

MBOX_INT_ENABLE_ADDRESS                  EQU 0x0c01405c
MBOX_INT_ENABLE_RX_DMA_COMPLETE_MSB      EQU 31
MBOX_INT_ENABLE_RX_DMA_COMPLETE_LSB      EQU 28
MBOX_INT_ENABLE_RX_DMA_COMPLETE_MASK     EQU 0xf0000000
MBOX_INT_ENABLE_TX_DMA_EOM_COMPLETE_MSB  EQU 27
MBOX_INT_ENABLE_TX_DMA_EOM_COMPLETE_LSB  EQU 24
MBOX_INT_ENABLE_TX_DMA_EOM_COMPLETE_MASK EQU 0x0f000000
MBOX_INT_ENABLE_TX_DMA_COMPLETE_MSB      EQU 23
MBOX_INT_ENABLE_TX_DMA_COMPLETE_LSB      EQU 20
MBOX_INT_ENABLE_TX_DMA_COMPLETE_MASK     EQU 0x00f00000
MBOX_INT_ENABLE_TX_OVERFLOW_MSB          EQU 17
MBOX_INT_ENABLE_TX_OVERFLOW_LSB          EQU 17
MBOX_INT_ENABLE_TX_OVERFLOW_MASK         EQU 0x00020000
MBOX_INT_ENABLE_RX_UNDERFLOW_MSB         EQU 16
MBOX_INT_ENABLE_RX_UNDERFLOW_LSB         EQU 16
MBOX_INT_ENABLE_RX_UNDERFLOW_MASK        EQU 0x00010000
MBOX_INT_ENABLE_TX_NOT_EMPTY_MSB         EQU 15
MBOX_INT_ENABLE_TX_NOT_EMPTY_LSB         EQU 12
MBOX_INT_ENABLE_TX_NOT_EMPTY_MASK        EQU 0x0000f000
MBOX_INT_ENABLE_RX_NOT_FULL_MSB          EQU 11
MBOX_INT_ENABLE_RX_NOT_FULL_LSB          EQU 8
MBOX_INT_ENABLE_RX_NOT_FULL_MASK         EQU 0x00000f00
MBOX_INT_ENABLE_HOST_MSB                 EQU 7
MBOX_INT_ENABLE_HOST_LSB                 EQU 0
MBOX_INT_ENABLE_HOST_MASK                EQU 0x000000ff

INT_HOST_ADDRESS                         EQU 0x0c014060
INT_HOST_VECTOR_MSB                      EQU 7
INT_HOST_VECTOR_LSB                      EQU 0
INT_HOST_VECTOR_MASK                     EQU 0x000000ff

LOCAL_COUNT_ADDRESS                      EQU 0x0c014080
LOCAL_COUNT_VALUE_MSB                    EQU 7
LOCAL_COUNT_VALUE_LSB                    EQU 0
LOCAL_COUNT_VALUE_MASK                   EQU 0x000000ff

COUNT_INC_ADDRESS                        EQU 0x0c0140a0
COUNT_INC_VALUE_MSB                      EQU 7
COUNT_INC_VALUE_LSB                      EQU 0
COUNT_INC_VALUE_MASK                     EQU 0x000000ff

LOCAL_SCRATCH_ADDRESS                    EQU 0x0c0140c0
LOCAL_SCRATCH_VALUE_MSB                  EQU 7
LOCAL_SCRATCH_VALUE_LSB                  EQU 0
LOCAL_SCRATCH_VALUE_MASK                 EQU 0x000000ff

USE_LOCAL_BUS_ADDRESS                    EQU 0x0c0140e0
USE_LOCAL_BUS_PIN_INIT_MSB               EQU 0
USE_LOCAL_BUS_PIN_INIT_LSB               EQU 0
USE_LOCAL_BUS_PIN_INIT_MASK              EQU 0x00000001

SDIO_CONFIG_ADDRESS                      EQU 0x0c0140e4
SDIO_CONFIG_CCCR_IOR1_MSB                EQU 0
SDIO_CONFIG_CCCR_IOR1_LSB                EQU 0
SDIO_CONFIG_CCCR_IOR1_MASK               EQU 0x00000001

MBOX_DEBUG_ADDRESS                       EQU 0x0c0140e8
MBOX_DEBUG_SEL_MSB                       EQU 2
MBOX_DEBUG_SEL_LSB                       EQU 0
MBOX_DEBUG_SEL_MASK                      EQU 0x00000007

MBOX_FIFO_RESET_ADDRESS                  EQU 0x0c0140ec
MBOX_FIFO_RESET_INIT_MSB                 EQU 0
MBOX_FIFO_RESET_INIT_LSB                 EQU 0
MBOX_FIFO_RESET_INIT_MASK                EQU 0x00000001

STEREO_CONFIG_ADDRESS                    EQU 0x0c0140f0
STEREO_CONFIG_ENABLE_MSB                 EQU 24
STEREO_CONFIG_ENABLE_LSB                 EQU 24
STEREO_CONFIG_ENABLE_MASK                EQU 0x01000000
STEREO_CONFIG_RESET_MSB                  EQU 23
STEREO_CONFIG_RESET_LSB                  EQU 23
STEREO_CONFIG_RESET_MASK                 EQU 0x00800000
STEREO_CONFIG_I2S_DELAY_MSB              EQU 22
STEREO_CONFIG_I2S_DELAY_LSB              EQU 22
STEREO_CONFIG_I2S_DELAY_MASK             EQU 0x00400000
STEREO_CONFIG_MIC_MASTER_MSB             EQU 21
STEREO_CONFIG_MIC_MASTER_LSB             EQU 21
STEREO_CONFIG_MIC_MASTER_MASK            EQU 0x00200000
STEREO_CONFIG_MIC_WORD_SIZE_MSB          EQU 20
STEREO_CONFIG_MIC_WORD_SIZE_LSB          EQU 20
STEREO_CONFIG_MIC_WORD_SIZE_MASK         EQU 0x00100000
STEREO_CONFIG_STEREO_MONO_MSB            EQU 19
STEREO_CONFIG_STEREO_MONO_LSB            EQU 18
STEREO_CONFIG_STEREO_MONO_MASK           EQU 0x000c0000
STEREO_CONFIG_DATA_WORD_SIZE_MSB         EQU 17
STEREO_CONFIG_DATA_WORD_SIZE_LSB         EQU 16
STEREO_CONFIG_DATA_WORD_SIZE_MASK        EQU 0x00030000
STEREO_CONFIG_I2S_WORD_SIZE_MSB          EQU 15
STEREO_CONFIG_I2S_WORD_SIZE_LSB          EQU 15
STEREO_CONFIG_I2S_WORD_SIZE_MASK         EQU 0x00008000
STEREO_CONFIG_MCK_SEL_MSB                EQU 14
STEREO_CONFIG_MCK_SEL_LSB                EQU 14
STEREO_CONFIG_MCK_SEL_MASK               EQU 0x00004000
STEREO_CONFIG_MCK_CNT_MSB                EQU 13
STEREO_CONFIG_MCK_CNT_LSB                EQU 10
STEREO_CONFIG_MCK_CNT_MASK               EQU 0x00003c00
STEREO_CONFIG_MCK_RAW_MSB                EQU 9
STEREO_CONFIG_MCK_RAW_LSB                EQU 9
STEREO_CONFIG_MCK_RAW_MASK               EQU 0x00000200
STEREO_CONFIG_MASTER_MSB                 EQU 8
STEREO_CONFIG_MASTER_LSB                 EQU 8
STEREO_CONFIG_MASTER_MASK                EQU 0x00000100
STEREO_CONFIG_POSEDGE_MSB                EQU 7
STEREO_CONFIG_POSEDGE_LSB                EQU 0
STEREO_CONFIG_POSEDGE_MASK               EQU 0x000000ff

STEREO_VOLUME_ADDRESS                    EQU 0x0c0140f4
STEREO_VOLUME_CHANNEL1_MSB               EQU 12
STEREO_VOLUME_CHANNEL1_LSB               EQU 8
STEREO_VOLUME_CHANNEL1_MASK              EQU 0x00001f00
STEREO_VOLUME_CHANNEL0_MSB               EQU 4
STEREO_VOLUME_CHANNEL0_LSB               EQU 0
STEREO_VOLUME_CHANNEL0_MASK              EQU 0x0000001f

HOST_IF_WINDOW_ADDRESS                   EQU 0x0c016000
HOST_IF_WINDOW_DATA_MSB                  EQU 7
HOST_IF_WINDOW_DATA_LSB                  EQU 0
HOST_IF_WINDOW_DATA_MASK                 EQU 0x000000ff

ENDIF

END
