{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571246628362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571246628362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 14:23:48 2019 " "Processing started: Wed Oct 16 14:23:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571246628362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571246628362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571246628362 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1571246629734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto/som_sub_unsig/som_sub_unsig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/microprojeto/som_sub_unsig/som_sub_unsig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_sub_unsig-arq_som_sub_unsig " "Found design unit 1: som_sub_unsig-arq_som_sub_unsig" {  } { { "../som_sub_unsig/som_sub_unsig.vhd" "" { Text "C:/altera/13.0/microProjeto/som_sub_unsig/som_sub_unsig.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571246630384 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_sub_unsig " "Found entity 1: som_sub_unsig" {  } { { "../som_sub_unsig/som_sub_unsig.vhd" "" { Text "C:/altera/13.0/microProjeto/som_sub_unsig/som_sub_unsig.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571246630384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571246630384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto/som_sub_sig/som_sub_sig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/microprojeto/som_sub_sig/som_sub_sig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_sub_sig-arq_som_sub_sig " "Found design unit 1: som_sub_sig-arq_som_sub_sig" {  } { { "../som_sub_sig/som_sub_sig.vhd" "" { Text "C:/altera/13.0/microProjeto/som_sub_sig/som_sub_sig.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571246630384 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_sub_sig " "Found entity 1: som_sub_sig" {  } { { "../som_sub_sig/som_sub_sig.vhd" "" { Text "C:/altera/13.0/microProjeto/som_sub_sig/som_sub_sig.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571246630384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571246630384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto/compu8/compu8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/microprojeto/compu8/compu8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compU8-arq_compU8 " "Found design unit 1: compU8-arq_compU8" {  } { { "../compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/compU8/compU8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571246630384 ""} { "Info" "ISGN_ENTITY_NAME" "1 compU8 " "Found entity 1: compU8" {  } { { "../compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/compU8/compU8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571246630384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571246630384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0/microprojeto/comp8/comp8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0/microprojeto/comp8/comp8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp8-arq_comp8 " "Found design unit 1: comp8-arq_comp8" {  } { { "../comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/comp8/comp8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571246630398 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp8 " "Found entity 1: comp8" {  } { { "../comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/comp8/comp8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571246630398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571246630398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arqALU " "Found design unit 1: alu-arqALU" {  } { { "alu.vhd" "" { Text "C:/altera/13.0/microProjeto/alu/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571246630401 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/altera/13.0/microProjeto/alu/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571246630401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571246630401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file alu_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_components " "Found design unit 1: alu_components" {  } { { "alu_components.vhd" "" { Text "C:/altera/13.0/microProjeto/alu/alu_components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571246630405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571246630405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1571246630443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_sub_sig som_sub_sig:som_sig " "Elaborating entity \"som_sub_sig\" for hierarchy \"som_sub_sig:som_sig\"" {  } { { "alu.vhd" "som_sig" { Text "C:/altera/13.0/microProjeto/alu/alu.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571246630452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp8 comp8:comp " "Elaborating entity \"comp8\" for hierarchy \"comp8:comp\"" {  } { { "alu.vhd" "comp" { Text "C:/altera/13.0/microProjeto/alu/alu.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571246630480 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] comp8.vhd(19) " "Inferred latch for \"result\[0\]\" at comp8.vhd(19)" {  } { { "../comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571246630488 "|alu|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] comp8.vhd(19) " "Inferred latch for \"result\[1\]\" at comp8.vhd(19)" {  } { { "../comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571246630488 "|alu|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] comp8.vhd(19) " "Inferred latch for \"result\[2\]\" at comp8.vhd(19)" {  } { { "../comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571246630488 "|alu|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] comp8.vhd(19) " "Inferred latch for \"result\[3\]\" at comp8.vhd(19)" {  } { { "../comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571246630491 "|alu|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] comp8.vhd(19) " "Inferred latch for \"result\[4\]\" at comp8.vhd(19)" {  } { { "../comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571246630491 "|alu|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] comp8.vhd(19) " "Inferred latch for \"result\[5\]\" at comp8.vhd(19)" {  } { { "../comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571246630491 "|alu|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] comp8.vhd(19) " "Inferred latch for \"result\[6\]\" at comp8.vhd(19)" {  } { { "../comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571246630491 "|alu|comp8:comp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] comp8.vhd(19) " "Inferred latch for \"result\[7\]\" at comp8.vhd(19)" {  } { { "../comp8/comp8.vhd" "" { Text "C:/altera/13.0/microProjeto/comp8/comp8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571246630491 "|alu|comp8:comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compU8 compU8:compU " "Elaborating entity \"compU8\" for hierarchy \"compU8:compU\"" {  } { { "alu.vhd" "compU" { Text "C:/altera/13.0/microProjeto/alu/alu.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571246630494 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] compU8.vhd(19) " "Inferred latch for \"result\[0\]\" at compU8.vhd(19)" {  } { { "../compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571246630506 "|alu|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] compU8.vhd(19) " "Inferred latch for \"result\[1\]\" at compU8.vhd(19)" {  } { { "../compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571246630506 "|alu|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] compU8.vhd(19) " "Inferred latch for \"result\[2\]\" at compU8.vhd(19)" {  } { { "../compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571246630506 "|alu|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] compU8.vhd(19) " "Inferred latch for \"result\[3\]\" at compU8.vhd(19)" {  } { { "../compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571246630510 "|alu|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] compU8.vhd(19) " "Inferred latch for \"result\[4\]\" at compU8.vhd(19)" {  } { { "../compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571246630510 "|alu|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] compU8.vhd(19) " "Inferred latch for \"result\[5\]\" at compU8.vhd(19)" {  } { { "../compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571246630510 "|alu|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] compU8.vhd(19) " "Inferred latch for \"result\[6\]\" at compU8.vhd(19)" {  } { { "../compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571246630510 "|alu|compU8:compU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] compU8.vhd(19) " "Inferred latch for \"result\[7\]\" at compU8.vhd(19)" {  } { { "../compU8/compU8.vhd" "" { Text "C:/altera/13.0/microProjeto/compU8/compU8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571246630510 "|alu|compU8:compU"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1571246631920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571246631920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "207 " "Implemented 207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1571246631972 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1571246631972 ""} { "Info" "ICUT_CUT_TM_LCELLS" "179 " "Implemented 179 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1571246631972 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1571246631972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571246631989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 14:23:51 2019 " "Processing ended: Wed Oct 16 14:23:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571246631989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571246631989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571246631989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571246631989 ""}
