Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec  7 16:31:17 2022
| Host         : DESKTOP-B3TH0I6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    65          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (65)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (107)
5. checking no_input_delay (3)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (65)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: count_reg[4]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: count_reg[9]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (107)
--------------------------------------------------
 There are 107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.787        0.000                      0                   92        0.189        0.000                      0                   92        3.000        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 7.787        0.000                      0                   10        0.297        0.000                      0                   10        3.000        0.000                       0                    12  
  clk_out1_clk_wiz_0        8.761        0.000                      0                   82        0.189        0.000                      0                   82       11.969        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.787ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.704ns (32.251%)  route 1.479ns (67.749%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.696     5.298    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  count_reg[3]/Q
                         net (fo=4, routed)           0.885     6.639    count_reg_n_0_[3]
    SLICE_X0Y120         LUT6 (Prop_lut6_I1_O)        0.124     6.763 r  count[9]_i_2/O
                         net (fo=4, routed)           0.594     7.357    count[9]_i_2_n_0
    SLICE_X0Y121         LUT2 (Prop_lut2_I0_O)        0.124     7.481 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.481    plusOp__1[6]
    SLICE_X0Y121         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577    14.999    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.029    15.268    count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  7.787    

Slack (MET) :             7.800ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 0.704ns (32.417%)  route 1.468ns (67.583%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.696     5.298    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  count_reg[3]/Q
                         net (fo=4, routed)           0.885     6.639    count_reg_n_0_[3]
    SLICE_X0Y120         LUT6 (Prop_lut6_I1_O)        0.124     6.763 r  count[9]_i_2/O
                         net (fo=4, routed)           0.583     7.346    count[9]_i_2_n_0
    SLICE_X0Y121         LUT4 (Prop_lut4_I1_O)        0.124     7.470 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     7.470    plusOp__1[8]
    SLICE_X0Y121         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577    14.999    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.031    15.270    count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                  7.800    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.730ns (33.048%)  route 1.479ns (66.952%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.696     5.298    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  count_reg[3]/Q
                         net (fo=4, routed)           0.885     6.639    count_reg_n_0_[3]
    SLICE_X0Y120         LUT6 (Prop_lut6_I1_O)        0.124     6.763 r  count[9]_i_2/O
                         net (fo=4, routed)           0.594     7.357    count[9]_i_2_n_0
    SLICE_X0Y121         LUT3 (Prop_lut3_I0_O)        0.150     7.507 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.507    plusOp__1[7]
    SLICE_X0Y121         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577    14.999    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.075    15.314    count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.730ns (33.217%)  route 1.468ns (66.783%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.696     5.298    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  count_reg[3]/Q
                         net (fo=4, routed)           0.885     6.639    count_reg_n_0_[3]
    SLICE_X0Y120         LUT6 (Prop_lut6_I1_O)        0.124     6.763 r  count[9]_i_2/O
                         net (fo=4, routed)           0.583     7.346    count[9]_i_2_n_0
    SLICE_X0Y121         LUT5 (Prop_lut5_I1_O)        0.150     7.496 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     7.496    plusOp__1[9]
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577    14.999    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.075    15.314    count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             8.208ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.580ns (32.475%)  route 1.206ns (67.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.696     5.298    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  count_reg[1]/Q
                         net (fo=6, routed)           1.206     6.960    count_reg_n_0_[1]
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.124     7.084 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.084    plusOp__1[1]
    SLICE_X0Y120         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.578    15.000    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.298    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.029    15.292    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                  8.208    

Slack (MET) :             8.221ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.580ns (32.681%)  route 1.195ns (67.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.696     5.298    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  count_reg[1]/Q
                         net (fo=6, routed)           1.195     6.949    count_reg_n_0_[1]
    SLICE_X0Y120         LUT4 (Prop_lut4_I0_O)        0.124     7.073 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     7.073    plusOp__1[3]
    SLICE_X0Y120         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.578    15.000    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.298    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.031    15.294    count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                  8.221    

Slack (MET) :             8.228ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.606ns (33.444%)  route 1.206ns (66.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.696     5.298    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  count_reg[1]/Q
                         net (fo=6, routed)           1.206     6.960    count_reg_n_0_[1]
    SLICE_X0Y120         LUT3 (Prop_lut3_I1_O)        0.150     7.110 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     7.110    plusOp__1[2]
    SLICE_X0Y120         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.578    15.000    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.298    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.075    15.338    count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  8.228    

Slack (MET) :             8.239ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.606ns (33.653%)  route 1.195ns (66.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.696     5.298    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  count_reg[1]/Q
                         net (fo=6, routed)           1.195     6.949    count_reg_n_0_[1]
    SLICE_X0Y120         LUT5 (Prop_lut5_I2_O)        0.150     7.099 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     7.099    plusOp__1[4]
    SLICE_X0Y120         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.578    15.000    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.298    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.075    15.338    count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                  8.239    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.580ns (39.632%)  route 0.883ns (60.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.696     5.298    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  count_reg[3]/Q
                         net (fo=4, routed)           0.883     6.638    count_reg_n_0_[3]
    SLICE_X0Y120         LUT6 (Prop_lut6_I0_O)        0.124     6.762 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     6.762    plusOp__1[5]
    SLICE_X0Y120         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.578    15.000    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.298    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.031    15.294    count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.580ns (45.648%)  route 0.691ns (54.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.695     5.297    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 f  count_reg[0]/Q
                         net (fo=7, routed)           0.691     6.444    count_reg_n_0_[0]
    SLICE_X0Y121         LUT1 (Prop_lut1_I0_O)        0.124     6.568 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.568    plusOp__1[0]
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.577    14.999    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.298    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)        0.031    15.293    count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  8.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.197%)  route 0.173ns (42.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  count_reg[7]/Q
                         net (fo=3, routed)           0.173     1.808    count_reg_n_0_[7]
    SLICE_X0Y121         LUT5 (Prop_lut5_I0_O)        0.103     1.911 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.911    plusOp__1[9]
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     2.024    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.107     1.614    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.614%)  route 0.222ns (54.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[0]/Q
                         net (fo=7, routed)           0.222     1.870    count_reg_n_0_[0]
    SLICE_X0Y120         LUT6 (Prop_lut6_I2_O)        0.045     1.915 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.915    plusOp__1[5]
    SLICE_X0Y120         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.025    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.092     1.614    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  count_reg[7]/Q
                         net (fo=3, routed)           0.173     1.808    count_reg_n_0_[7]
    SLICE_X0Y121         LUT4 (Prop_lut4_I2_O)        0.099     1.907 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.907    plusOp__1[8]
    SLICE_X0Y121         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     2.024    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.092     1.599    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.860%)  route 0.236ns (56.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.508    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  count_reg[3]/Q
                         net (fo=4, routed)           0.236     1.885    count_reg_n_0_[3]
    SLICE_X0Y120         LUT5 (Prop_lut5_I3_O)        0.043     1.928 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.928    plusOp__1[4]
    SLICE_X0Y120         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.025    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.107     1.615    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.126%)  route 0.236ns (55.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.508    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  count_reg[3]/Q
                         net (fo=4, routed)           0.236     1.885    count_reg_n_0_[3]
    SLICE_X0Y120         LUT4 (Prop_lut4_I3_O)        0.045     1.930 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.930    plusOp__1[3]
    SLICE_X0Y120         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.025    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.092     1.600    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.215%)  route 0.255ns (57.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  count_reg[0]/Q
                         net (fo=7, routed)           0.255     1.903    count_reg_n_0_[0]
    SLICE_X0Y121         LUT1 (Prop_lut1_I0_O)        0.045     1.948 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.948    plusOp__1[0]
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     2.024    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.092     1.599    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.185ns (37.112%)  route 0.313ns (62.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[0]/Q
                         net (fo=7, routed)           0.313     1.962    count_reg_n_0_[0]
    SLICE_X0Y120         LUT3 (Prop_lut3_I0_O)        0.044     2.006 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.006    plusOp__1[2]
    SLICE_X0Y120         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.025    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.107     1.629    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.238%)  route 0.313ns (62.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[0]/Q
                         net (fo=7, routed)           0.313     1.962    count_reg_n_0_[0]
    SLICE_X0Y120         LUT2 (Prop_lut2_I0_O)        0.045     2.007 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.007    plusOp__1[1]
    SLICE_X0Y120         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.860     2.025    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.091     1.613    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.226ns (43.453%)  route 0.294ns (56.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  count_reg[7]/Q
                         net (fo=3, routed)           0.294     1.930    count_reg_n_0_[7]
    SLICE_X0Y121         LUT3 (Prop_lut3_I2_O)        0.098     2.028 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.028    plusOp__1[7]
    SLICE_X0Y121         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     2.024    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.107     1.614    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.244%)  route 0.357ns (65.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[6]/Q
                         net (fo=4, routed)           0.357     2.006    count_reg_n_0_[6]
    SLICE_X0Y121         LUT2 (Prop_lut2_I1_O)        0.045     2.051 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.051    plusOp__1[6]
    SLICE_X0Y121         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     2.024    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.091     1.598    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.452    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y121     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y120     count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y120     count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y120     count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y120     count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y120     count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y121     count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X0Y121     count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y121     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y121     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y120     count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y120     count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y120     count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y120     count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y120     count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y120     count_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y121     count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y121     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y120     count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y120     count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y120     count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y120     count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y120     count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X0Y120     count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.761ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.743ns  (logic 9.276ns (58.923%)  route 6.467ns (41.077%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 29.873 - 24.938 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.706     5.310    vga_driver/CLK
    SLICE_X6Y112         FDRE                                         r  vga_driver/pixel_col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  vga_driver/pixel_col_reg[2]/Q
                         net (fo=8, routed)           1.382     7.210    vga_driver/Q[1]
    SLICE_X8Y107         LUT4 (Prop_lut4_I2_O)        0.124     7.334 r  vga_driver/i__carry_i_7__4/O
                         net (fo=1, routed)           0.000     7.334    add_bb/leqOp_inferred__5/i__carry__0_0[1]
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.867 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.867    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.024 f  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.326     9.351    vga_driver/multOp[0]
    SLICE_X7Y106         LUT2 (Prop_lut2_I1_O)        0.358     9.709 r  vga_driver/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     9.709    add_bb/multOp_0[0]
    SLICE_X7Y106         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    10.192 r  add_bb/_inferred__8/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.192    add_bb/_inferred__8/i__carry_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.306 r  add_bb/_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.306    add_bb/_inferred__8/i__carry__0_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.640 r  add_bb/_inferred__8/i__carry__1/O[1]
                         net (fo=2, routed)           0.847    11.487    add_bb/_inferred__8/i__carry__1_n_6
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    15.702 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.704    add_bb/multOp_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    17.222 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.001    18.222    add_bb/plusOp_n_99
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.124    18.346 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    18.346    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.878 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.878    add_bb/ltOp_carry_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.992 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.354    20.346    add_bb/ltOp
    SLICE_X5Y108         LUT3 (Prop_lut3_I1_O)        0.152    20.498 r  add_bb/green_out[3]_i_1/O
                         net (fo=1, routed)           0.555    21.053    vga_driver/green_out_reg[3]_0
    SLICE_X8Y108         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.510    29.873    vga_driver/CLK
    SLICE_X8Y108         FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.257    30.131    
                         clock uncertainty           -0.084    30.047    
    SLICE_X8Y108         FDRE (Setup_fdre_C_D)       -0.233    29.814    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         29.814    
                         arrival time                         -21.053    
  -------------------------------------------------------------------
                         slack                                  8.761    

Slack (MET) :             19.885ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.828ns (18.336%)  route 3.688ns (81.664%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 29.948 - 24.938 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.705     5.309    vga_driver/CLK
    SLICE_X7Y113         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           1.273     7.038    vga_driver/h_cnt_reg[9]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.124     7.162 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.433     7.596    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I0_O)        0.124     7.720 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.048     8.767    vga_driver/eqOp
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.124     8.891 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.934     9.825    vga_driver/v_cnt0
    SLICE_X4Y113         FDRE                                         r  vga_driver/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.585    29.948    vga_driver/CLK
    SLICE_X4Y113         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.274    30.223    
                         clock uncertainty           -0.084    30.139    
    SLICE_X4Y113         FDRE (Setup_fdre_C_R)       -0.429    29.710    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.710    
                         arrival time                          -9.825    
  -------------------------------------------------------------------
                         slack                                 19.885    

Slack (MET) :             19.885ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.828ns (18.336%)  route 3.688ns (81.664%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 29.948 - 24.938 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.705     5.309    vga_driver/CLK
    SLICE_X7Y113         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           1.273     7.038    vga_driver/h_cnt_reg[9]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.124     7.162 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.433     7.596    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I0_O)        0.124     7.720 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.048     8.767    vga_driver/eqOp
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.124     8.891 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.934     9.825    vga_driver/v_cnt0
    SLICE_X4Y113         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.585    29.948    vga_driver/CLK
    SLICE_X4Y113         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.274    30.223    
                         clock uncertainty           -0.084    30.139    
    SLICE_X4Y113         FDRE (Setup_fdre_C_R)       -0.429    29.710    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.710    
                         arrival time                          -9.825    
  -------------------------------------------------------------------
                         slack                                 19.885    

Slack (MET) :             20.176ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.828ns (19.596%)  route 3.397ns (80.404%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 29.949 - 24.938 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.705     5.309    vga_driver/CLK
    SLICE_X7Y113         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           1.273     7.038    vga_driver/h_cnt_reg[9]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.124     7.162 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.433     7.596    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I0_O)        0.124     7.720 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.048     8.767    vga_driver/eqOp
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.124     8.891 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.643     9.535    vga_driver/v_cnt0
    SLICE_X4Y112         FDRE                                         r  vga_driver/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.586    29.949    vga_driver/CLK
    SLICE_X4Y112         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism              0.274    30.224    
                         clock uncertainty           -0.084    30.140    
    SLICE_X4Y112         FDRE (Setup_fdre_C_R)       -0.429    29.711    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         29.711    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                 20.176    

Slack (MET) :             20.176ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.828ns (19.596%)  route 3.397ns (80.404%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 29.949 - 24.938 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.705     5.309    vga_driver/CLK
    SLICE_X7Y113         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           1.273     7.038    vga_driver/h_cnt_reg[9]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.124     7.162 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.433     7.596    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I0_O)        0.124     7.720 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.048     8.767    vga_driver/eqOp
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.124     8.891 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.643     9.535    vga_driver/v_cnt0
    SLICE_X4Y112         FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.586    29.949    vga_driver/CLK
    SLICE_X4Y112         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.274    30.224    
                         clock uncertainty           -0.084    30.140    
    SLICE_X4Y112         FDRE (Setup_fdre_C_R)       -0.429    29.711    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.711    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                 20.176    

Slack (MET) :             20.176ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 0.828ns (19.596%)  route 3.397ns (80.404%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 29.949 - 24.938 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.705     5.309    vga_driver/CLK
    SLICE_X7Y113         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           1.273     7.038    vga_driver/h_cnt_reg[9]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.124     7.162 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.433     7.596    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I0_O)        0.124     7.720 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.048     8.767    vga_driver/eqOp
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.124     8.891 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.643     9.535    vga_driver/v_cnt0
    SLICE_X4Y112         FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.586    29.949    vga_driver/CLK
    SLICE_X4Y112         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.274    30.224    
                         clock uncertainty           -0.084    30.140    
    SLICE_X4Y112         FDRE (Setup_fdre_C_R)       -0.429    29.711    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         29.711    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                 20.176    

Slack (MET) :             20.325ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.309%)  route 3.249ns (79.691%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 29.950 - 24.938 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.705     5.309    vga_driver/CLK
    SLICE_X7Y113         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           1.273     7.038    vga_driver/h_cnt_reg[9]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.124     7.162 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.433     7.596    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I0_O)        0.124     7.720 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.048     8.767    vga_driver/eqOp
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.124     8.891 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.495     9.386    vga_driver/v_cnt0
    SLICE_X4Y111         FDRE                                         r  vga_driver/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.587    29.950    vga_driver/CLK
    SLICE_X4Y111         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.274    30.225    
                         clock uncertainty           -0.084    30.141    
    SLICE_X4Y111         FDRE (Setup_fdre_C_R)       -0.429    29.712    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.712    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                 20.325    

Slack (MET) :             20.325ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.309%)  route 3.249ns (79.691%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 29.950 - 24.938 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.705     5.309    vga_driver/CLK
    SLICE_X7Y113         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           1.273     7.038    vga_driver/h_cnt_reg[9]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.124     7.162 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.433     7.596    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I0_O)        0.124     7.720 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.048     8.767    vga_driver/eqOp
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.124     8.891 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.495     9.386    vga_driver/v_cnt0
    SLICE_X4Y111         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.587    29.950    vga_driver/CLK
    SLICE_X4Y111         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.274    30.225    
                         clock uncertainty           -0.084    30.141    
    SLICE_X4Y111         FDRE (Setup_fdre_C_R)       -0.429    29.712    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         29.712    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                 20.325    

Slack (MET) :             20.325ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.309%)  route 3.249ns (79.691%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 29.950 - 24.938 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.705     5.309    vga_driver/CLK
    SLICE_X7Y113         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           1.273     7.038    vga_driver/h_cnt_reg[9]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.124     7.162 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.433     7.596    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I0_O)        0.124     7.720 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.048     8.767    vga_driver/eqOp
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.124     8.891 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.495     9.386    vga_driver/v_cnt0
    SLICE_X4Y111         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.587    29.950    vga_driver/CLK
    SLICE_X4Y111         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.274    30.225    
                         clock uncertainty           -0.084    30.141    
    SLICE_X4Y111         FDRE (Setup_fdre_C_R)       -0.429    29.712    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.712    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                 20.325    

Slack (MET) :             20.325ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.309%)  route 3.249ns (79.691%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 29.950 - 24.938 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.705     5.309    vga_driver/CLK
    SLICE_X7Y113         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           1.273     7.038    vga_driver/h_cnt_reg[9]
    SLICE_X7Y113         LUT3 (Prop_lut3_I0_O)        0.124     7.162 r  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.433     7.596    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X7Y113         LUT6 (Prop_lut6_I0_O)        0.124     7.720 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.048     8.767    vga_driver/eqOp
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.124     8.891 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.495     9.386    vga_driver/v_cnt0
    SLICE_X4Y111         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.587    29.950    vga_driver/CLK
    SLICE_X4Y111         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.274    30.225    
                         clock uncertainty           -0.084    30.141    
    SLICE_X4Y111         FDRE (Setup_fdre_C_R)       -0.429    29.712    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.712    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                 20.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.643%)  route 0.137ns (49.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.595     1.516    vga_driver/CLK
    SLICE_X7Y113         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           0.137     1.795    vga_driver/h_cnt_reg[9]
    SLICE_X7Y111         FDRE                                         r  vga_driver/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.867     2.035    vga_driver/CLK
    SLICE_X7Y111         FDRE                                         r  vga_driver/pixel_col_reg[9]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.071     1.605    vga_driver/pixel_col_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.593%)  route 0.138ns (49.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.596     1.517    vga_driver/CLK
    SLICE_X4Y112         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=8, routed)           0.138     1.796    vga_driver/v_cnt_reg[9]
    SLICE_X6Y111         FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.867     2.035    vga_driver/CLK
    SLICE_X6Y111         FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X6Y111         FDRE (Hold_fdre_C_D)         0.063     1.597    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.245%)  route 0.129ns (47.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.597     1.518    vga_driver/CLK
    SLICE_X4Y111         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=7, routed)           0.129     1.788    vga_driver/v_cnt_reg[4]
    SLICE_X6Y111         FDRE                                         r  vga_driver/pixel_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.867     2.035    vga_driver/CLK
    SLICE_X6Y111         FDRE                                         r  vga_driver/pixel_row_reg[4]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X6Y111         FDRE (Hold_fdre_C_D)         0.052     1.586    vga_driver/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.858%)  route 0.143ns (43.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.595     1.516    vga_driver/CLK
    SLICE_X5Y113         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.143     1.801    vga_driver/v_cnt_reg[0]
    SLICE_X4Y113         LUT4 (Prop_lut4_I3_O)        0.048     1.849 r  vga_driver/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.849    vga_driver/v_cnt[3]_i_1_n_0
    SLICE_X4Y113         FDRE                                         r  vga_driver/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.864     2.032    vga_driver/CLK
    SLICE_X4Y113         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.107     1.636    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.489%)  route 0.162ns (53.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.597     1.518    vga_driver/CLK
    SLICE_X4Y111         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=9, routed)           0.162     1.822    vga_driver/v_cnt_reg[5]
    SLICE_X6Y111         FDRE                                         r  vga_driver/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.867     2.035    vga_driver/CLK
    SLICE_X6Y111         FDRE                                         r  vga_driver/pixel_row_reg[5]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X6Y111         FDRE (Hold_fdre_C_D)         0.063     1.597    vga_driver/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.595     1.516    vga_driver/CLK
    SLICE_X5Y113         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.143     1.801    vga_driver/v_cnt_reg[0]
    SLICE_X4Y113         LUT3 (Prop_lut3_I2_O)        0.045     1.846 r  vga_driver/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.846    vga_driver/plusOp__0[2]
    SLICE_X4Y113         FDRE                                         r  vga_driver/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.864     2.032    vga_driver/CLK
    SLICE_X4Y113         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X4Y113         FDRE (Hold_fdre_C_D)         0.091     1.620    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.938%)  route 0.147ns (44.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.597     1.518    vga_driver/CLK
    SLICE_X4Y111         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  vga_driver/v_cnt_reg[7]/Q
                         net (fo=9, routed)           0.147     1.806    vga_driver/v_cnt_reg[7]
    SLICE_X5Y113         LUT6 (Prop_lut6_I1_O)        0.045     1.851 r  vga_driver/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    vga_driver/v_cnt[0]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  vga_driver/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.864     2.032    vga_driver/CLK
    SLICE_X5Y113         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.091     1.622    vga_driver/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.725%)  route 0.154ns (52.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.596     1.517    vga_driver/CLK
    SLICE_X4Y112         FDRE                                         r  vga_driver/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  vga_driver/v_cnt_reg[10]/Q
                         net (fo=6, routed)           0.154     1.813    vga_driver/v_cnt_reg[10]
    SLICE_X5Y111         FDRE                                         r  vga_driver/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.867     2.035    vga_driver/CLK
    SLICE_X5Y111         FDRE                                         r  vga_driver/pixel_row_reg[10]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.047     1.581    vga_driver/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.676%)  route 0.113ns (33.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.595     1.516    vga_driver/CLK
    SLICE_X7Y113         FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=8, routed)           0.113     1.758    vga_driver/h_cnt_reg[8]
    SLICE_X7Y113         LUT6 (Prop_lut6_I5_O)        0.099     1.857 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.857    vga_driver/plusOp[9]
    SLICE_X7Y113         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.864     2.032    vga_driver/CLK
    SLICE_X7Y113         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X7Y113         FDRE (Hold_fdre_C_D)         0.092     1.608    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.815%)  route 0.165ns (50.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.595     1.516    vga_driver/CLK
    SLICE_X6Y113         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.165     1.846    vga_driver/h_cnt_reg[5]
    SLICE_X6Y112         FDRE                                         r  vga_driver/pixel_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.865     2.033    vga_driver/CLK
    SLICE_X6Y112         FDRE                                         r  vga_driver/pixel_col_reg[5]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.063     1.595    vga_driver/pixel_col_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y0    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X7Y111     vga_driver/blue_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X8Y108     vga_driver/green_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X6Y113     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X7Y112     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X6Y113     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X7Y112     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X6Y113     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X7Y112     vga_driver/h_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y111     vga_driver/blue_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y111     vga_driver/blue_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y108     vga_driver/green_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y108     vga_driver/green_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X6Y113     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X6Y113     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y112     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y112     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X6Y113     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X6Y113     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y111     vga_driver/blue_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y111     vga_driver/blue_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y108     vga_driver/green_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X8Y108     vga_driver/green_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X6Y113     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X6Y113     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y112     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X7Y112     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X6Y113     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X6Y113     vga_driver/h_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc2/data_22_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_motion_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.537ns  (logic 3.198ns (37.461%)  route 5.339ns (62.539%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE                         0.000     0.000 r  adc2/data_22_reg[5]/C
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc2/data_22_reg[5]/Q
                         net (fo=3, routed)           0.759     1.387    adc2/data_22[5]
    SLICE_X1Y112         LUT3 (Prop_lut3_I2_O)        0.124     1.511 r  adc2/i__carry_i_20/O
                         net (fo=1, routed)           0.000     1.511    adc2/i__carry_i_20_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.061 r  adc2/i__carry_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     2.061    adc2/i__carry_i_12__0_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.395 r  adc2/i__carry_i_11__1/O[1]
                         net (fo=14, routed)          1.344     3.739    add_bb/i__carry_i_5__4[1]
    SLICE_X0Y110         LUT5 (Prop_lut5_I4_O)        0.303     4.042 r  add_bb/i__carry_i_10__0/O
                         net (fo=4, routed)           1.170     5.212    add_bb/data_22_reg[9]_1
    SLICE_X1Y106         LUT4 (Prop_lut4_I2_O)        0.124     5.336 r  add_bb/i__carry_i_5/O
                         net (fo=1, routed)           0.000     5.336    add_bb/i__carry_i_5_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.737 r  add_bb/geqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.737    add_bb/geqOp_inferred__2/i__carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.894 f  add_bb/geqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           0.955     6.849    add_bb/geqOp6_in
    SLICE_X5Y106         LUT6 (Prop_lut6_I4_O)        0.329     7.178 r  add_bb/ball_x_motion[10]_i_6/O
                         net (fo=1, routed)           0.433     7.611    add_bb/ball_x_motion[10]_i_6_n_0
    SLICE_X5Y106         LUT4 (Prop_lut4_I0_O)        0.124     7.735 r  add_bb/ball_x_motion[10]_i_3/O
                         net (fo=2, routed)           0.678     8.413    add_bb/ball_x_motion[10]_i_3_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I3_O)        0.124     8.537 r  add_bb/ball_x_motion[10]_i_1/O
                         net (fo=1, routed)           0.000     8.537    add_bb/ball_x_motion[10]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  add_bb/ball_x_motion_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc2/data_22_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_x_motion_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.535ns  (logic 3.198ns (37.470%)  route 5.337ns (62.530%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE                         0.000     0.000 r  adc2/data_22_reg[5]/C
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc2/data_22_reg[5]/Q
                         net (fo=3, routed)           0.759     1.387    adc2/data_22[5]
    SLICE_X1Y112         LUT3 (Prop_lut3_I2_O)        0.124     1.511 r  adc2/i__carry_i_20/O
                         net (fo=1, routed)           0.000     1.511    adc2/i__carry_i_20_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.061 r  adc2/i__carry_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     2.061    adc2/i__carry_i_12__0_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.395 r  adc2/i__carry_i_11__1/O[1]
                         net (fo=14, routed)          1.344     3.739    add_bb/i__carry_i_5__4[1]
    SLICE_X0Y110         LUT5 (Prop_lut5_I4_O)        0.303     4.042 r  add_bb/i__carry_i_10__0/O
                         net (fo=4, routed)           1.170     5.212    add_bb/data_22_reg[9]_1
    SLICE_X1Y106         LUT4 (Prop_lut4_I2_O)        0.124     5.336 r  add_bb/i__carry_i_5/O
                         net (fo=1, routed)           0.000     5.336    add_bb/i__carry_i_5_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.737 r  add_bb/geqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.737    add_bb/geqOp_inferred__2/i__carry_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.894 r  add_bb/geqOp_inferred__2/i__carry__0/CO[1]
                         net (fo=1, routed)           0.955     6.849    add_bb/geqOp6_in
    SLICE_X5Y106         LUT6 (Prop_lut6_I4_O)        0.329     7.178 f  add_bb/ball_x_motion[10]_i_6/O
                         net (fo=1, routed)           0.433     7.611    add_bb/ball_x_motion[10]_i_6_n_0
    SLICE_X5Y106         LUT4 (Prop_lut4_I0_O)        0.124     7.735 f  add_bb/ball_x_motion[10]_i_3/O
                         net (fo=2, routed)           0.676     8.411    add_bb/ball_x_motion[10]_i_3_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I3_O)        0.124     8.535 r  add_bb/ball_x_motion[2]_i_1/O
                         net (fo=1, routed)           0.000     8.535    add_bb/ball_x_motion[2]_i_1_n_0
    SLICE_X5Y106         FDRE                                         r  add_bb/ball_x_motion_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_motion_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.244ns  (logic 1.942ns (45.762%)  route 2.302ns (54.238%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE                         0.000     0.000 r  add_bb/ball_y_motion_reg[10]/C
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  add_bb/ball_y_motion_reg[10]/Q
                         net (fo=11, routed)          0.948     1.579    add_bb/ball_y_motion_reg_n_0_[10]
    SLICE_X4Y103         LUT2 (Prop_lut2_I1_O)        0.124     1.703 r  add_bb/ball_y[9]_i_4/O
                         net (fo=1, routed)           0.000     1.703    add_bb/ball_y[9]_i_4_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.253 r  add_bb/ball_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    add_bb/ball_y_reg[9]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.587 r  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=6, routed)           0.524     3.111    add_bb/ball_y_reg[10]_i_2_n_6
    SLICE_X5Y104         LUT2 (Prop_lut2_I0_O)        0.303     3.414 r  add_bb/ball_y[10]_i_1/O
                         net (fo=5, routed)           0.830     4.244    add_bb/ball_y[10]_i_1_n_0
    SLICE_X6Y103         FDRE                                         r  add_bb/ball_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[8]/C
                            (rising edge-triggered cell FDSE)
  Destination:            add_bb/game_on_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.204ns  (logic 1.265ns (30.092%)  route 2.939ns (69.908%))
  Logic Levels:           5  (FDSE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDSE                         0.000     0.000 r  add_bb/ball_y_reg[8]/C
    SLICE_X5Y103         FDSE (Prop_fdse_C_Q)         0.594     0.594 r  add_bb/ball_y_reg[8]/Q
                         net (fo=14, routed)          0.912     1.506    add_bb/ball_y_reg[10]_1[7]
    SLICE_X3Y104         LUT4 (Prop_lut4_I0_O)        0.299     1.805 r  add_bb/ball_y_motion[10]_i_5/O
                         net (fo=1, routed)           0.670     2.475    add_bb/ball_y_motion[10]_i_5_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I1_O)        0.124     2.599 r  add_bb/ball_y_motion[10]_i_2/O
                         net (fo=3, routed)           0.912     3.511    add_bb/ball_y_motion[10]_i_2_n_0
    SLICE_X5Y108         LUT2 (Prop_lut2_I0_O)        0.124     3.635 f  add_bb/ball_x_motion[10]_i_2/O
                         net (fo=3, routed)           0.445     4.080    add_bb/game_on1_out
    SLICE_X5Y108         LUT3 (Prop_lut3_I0_O)        0.124     4.204 r  add_bb/game_on_i_1/O
                         net (fo=1, routed)           0.000     4.204    add_bb/game_on_i_1_n_0
    SLICE_X5Y108         FDRE                                         r  add_bb/game_on_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_motion_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.066ns  (logic 1.942ns (47.760%)  route 2.124ns (52.240%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE                         0.000     0.000 r  add_bb/ball_y_motion_reg[10]/C
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  add_bb/ball_y_motion_reg[10]/Q
                         net (fo=11, routed)          0.948     1.579    add_bb/ball_y_motion_reg_n_0_[10]
    SLICE_X4Y103         LUT2 (Prop_lut2_I1_O)        0.124     1.703 r  add_bb/ball_y[9]_i_4/O
                         net (fo=1, routed)           0.000     1.703    add_bb/ball_y[9]_i_4_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.253 r  add_bb/ball_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    add_bb/ball_y_reg[9]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.587 r  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=6, routed)           0.524     3.111    add_bb/ball_y_reg[10]_i_2_n_6
    SLICE_X5Y104         LUT2 (Prop_lut2_I0_O)        0.303     3.414 r  add_bb/ball_y[10]_i_1/O
                         net (fo=5, routed)           0.652     4.066    add_bb/ball_y[10]_i_1_n_0
    SLICE_X4Y104         FDRE                                         r  add_bb/ball_y_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_motion_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.957ns  (logic 1.942ns (49.077%)  route 2.015ns (50.923%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE                         0.000     0.000 r  add_bb/ball_y_motion_reg[10]/C
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  add_bb/ball_y_motion_reg[10]/Q
                         net (fo=11, routed)          0.948     1.579    add_bb/ball_y_motion_reg_n_0_[10]
    SLICE_X4Y103         LUT2 (Prop_lut2_I1_O)        0.124     1.703 r  add_bb/ball_y[9]_i_4/O
                         net (fo=1, routed)           0.000     1.703    add_bb/ball_y[9]_i_4_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.253 r  add_bb/ball_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    add_bb/ball_y_reg[9]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.587 r  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=6, routed)           0.524     3.111    add_bb/ball_y_reg[10]_i_2_n_6
    SLICE_X5Y104         LUT2 (Prop_lut2_I0_O)        0.303     3.414 r  add_bb/ball_y[10]_i_1/O
                         net (fo=5, routed)           0.543     3.957    add_bb/ball_y[10]_i_1_n_0
    SLICE_X4Y102         FDRE                                         r  add_bb/ball_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_motion_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.945ns  (logic 1.233ns (31.251%)  route 2.712ns (68.749%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE                         0.000     0.000 r  add_bb/ball_y_reg[6]/C
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.631     0.631 f  add_bb/ball_y_reg[6]/Q
                         net (fo=19, routed)          1.231     1.862    add_bb/ball_y_reg[10]_1[5]
    SLICE_X2Y104         LUT6 (Prop_lut6_I0_O)        0.124     1.986 f  add_bb/ball_y_motion[10]_i_6/O
                         net (fo=1, routed)           0.656     2.642    add_bb/ball_y_motion[10]_i_6_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I4_O)        0.152     2.794 f  add_bb/ball_y_motion[10]_i_3/O
                         net (fo=3, routed)           0.826     3.619    add_bb/ball_y_motion[10]_i_3_n_0
    SLICE_X5Y104         LUT5 (Prop_lut5_I4_O)        0.326     3.945 r  add_bb/ball_y_motion[2]_i_1/O
                         net (fo=1, routed)           0.000     3.945    add_bb/ball_y_motion[2]_i_1_n_0
    SLICE_X5Y104         FDRE                                         r  add_bb/ball_y_motion_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_motion_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.928ns  (logic 1.942ns (49.443%)  route 1.986ns (50.557%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE                         0.000     0.000 r  add_bb/ball_y_motion_reg[10]/C
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  add_bb/ball_y_motion_reg[10]/Q
                         net (fo=11, routed)          0.948     1.579    add_bb/ball_y_motion_reg_n_0_[10]
    SLICE_X4Y103         LUT2 (Prop_lut2_I1_O)        0.124     1.703 r  add_bb/ball_y[9]_i_4/O
                         net (fo=1, routed)           0.000     1.703    add_bb/ball_y[9]_i_4_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.253 r  add_bb/ball_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    add_bb/ball_y_reg[9]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.587 r  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=6, routed)           0.524     3.111    add_bb/ball_y_reg[10]_i_2_n_6
    SLICE_X5Y104         LUT2 (Prop_lut2_I0_O)        0.303     3.414 r  add_bb/ball_y[10]_i_1/O
                         net (fo=5, routed)           0.514     3.928    add_bb/ball_y[10]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  add_bb/ball_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_motion_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.928ns  (logic 1.942ns (49.443%)  route 1.986ns (50.557%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE                         0.000     0.000 r  add_bb/ball_y_motion_reg[10]/C
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  add_bb/ball_y_motion_reg[10]/Q
                         net (fo=11, routed)          0.948     1.579    add_bb/ball_y_motion_reg_n_0_[10]
    SLICE_X4Y103         LUT2 (Prop_lut2_I1_O)        0.124     1.703 r  add_bb/ball_y[9]_i_4/O
                         net (fo=1, routed)           0.000     1.703    add_bb/ball_y[9]_i_4_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.253 r  add_bb/ball_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    add_bb/ball_y_reg[9]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.587 r  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=6, routed)           0.524     3.111    add_bb/ball_y_reg[10]_i_2_n_6
    SLICE_X5Y104         LUT2 (Prop_lut2_I0_O)        0.303     3.414 r  add_bb/ball_y[10]_i_1/O
                         net (fo=5, routed)           0.514     3.928    add_bb/ball_y[10]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  add_bb/ball_y_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 add_bb/ball_y_motion_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            add_bb/ball_y_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.906ns  (logic 1.970ns (50.439%)  route 1.936ns (49.561%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE                         0.000     0.000 r  add_bb/ball_y_motion_reg[10]/C
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  add_bb/ball_y_motion_reg[10]/Q
                         net (fo=11, routed)          0.948     1.579    add_bb/ball_y_motion_reg_n_0_[10]
    SLICE_X4Y103         LUT2 (Prop_lut2_I1_O)        0.124     1.703 r  add_bb/ball_y[9]_i_4/O
                         net (fo=1, routed)           0.000     1.703    add_bb/ball_y[9]_i_4_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.253 r  add_bb/ball_y_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.253    add_bb/ball_y_reg[9]_i_1_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.587 f  add_bb/ball_y_reg[10]_i_2/O[1]
                         net (fo=6, routed)           0.988     3.575    add_bb/ball_y_reg[10]_i_2_n_6
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.331     3.906 r  add_bb/ball_y[5]_i_1/O
                         net (fo=1, routed)           0.000     3.906    add_bb/ball_y[5]_i_1_n_0
    SLICE_X5Y102         FDSE                                         r  add_bb/ball_y_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc2/pdata22_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc2/pdata22_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.181ns (60.149%)  route 0.120ns (39.851%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE                         0.000     0.000 r  adc2/pdata22_reg[9]/C
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.181     0.181 r  adc2/pdata22_reg[9]/Q
                         net (fo=2, routed)           0.120     0.301    adc2/pdata22[9]
    SLICE_X3Y115         FDRE                                         r  adc2/pdata22_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/pdata2_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.194ns (62.204%)  route 0.118ns (37.796%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE                         0.000     0.000 r  adc/pdata2_reg[8]/C
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  adc/pdata2_reg[8]/Q
                         net (fo=2, routed)           0.118     0.312    adc/pdata2[8]
    SLICE_X1Y115         FDRE                                         r  adc/pdata2_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc2/pdata22_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc2/pdata22_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.181ns (57.235%)  route 0.135ns (42.765%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE                         0.000     0.000 r  adc2/pdata22_reg[6]/C
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.181     0.181 r  adc2/pdata22_reg[6]/Q
                         net (fo=2, routed)           0.135     0.316    adc2/pdata22[6]
    SLICE_X1Y115         FDRE                                         r  adc2/pdata22_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/pdata2_reg[2]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.194ns (55.316%)  route 0.157ns (44.684%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  adc/pdata2_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  adc/pdata2_reg[0]/Q
                         net (fo=1, routed)           0.157     0.351    adc/pdata2_reg_n_0_[0]
    SLICE_X2Y116         SRL16E                                       r  adc/pdata2_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc2/pdata22_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc2/data_22_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.181ns (51.015%)  route 0.174ns (48.985%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE                         0.000     0.000 r  adc2/pdata22_reg[9]/C
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.181     0.181 r  adc2/pdata22_reg[9]/Q
                         net (fo=2, routed)           0.174     0.355    adc2/pdata22[9]
    SLICE_X2Y115         FDRE                                         r  adc2/data_22_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/data_2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.194ns (53.882%)  route 0.166ns (46.118%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE                         0.000     0.000 r  adc/pdata2_reg[7]/C
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  adc/pdata2_reg[7]/Q
                         net (fo=2, routed)           0.166     0.360    adc/pdata2[7]
    SLICE_X0Y114         FDRE                                         r  adc/data_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc2/pdata22_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc2/data_22_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.194ns (53.257%)  route 0.170ns (46.743%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE                         0.000     0.000 r  adc2/pdata22_reg[10]/C
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  adc2/pdata22_reg[10]/Q
                         net (fo=2, routed)           0.170     0.364    adc2/pdata22[10]
    SLICE_X2Y115         FDRE                                         r  adc2/data_22_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc2/pdata22_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc2/data_22_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.194ns (53.257%)  route 0.170ns (46.743%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE                         0.000     0.000 r  adc2/pdata22_reg[11]/C
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  adc2/pdata22_reg[11]/Q
                         net (fo=1, routed)           0.170     0.364    adc2/pdata22[11]
    SLICE_X2Y115         FDRE                                         r  adc2/data_22_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc/pdata2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc/pdata2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.194ns (52.735%)  route 0.174ns (47.265%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE                         0.000     0.000 r  adc/pdata2_reg[5]/C
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  adc/pdata2_reg[5]/Q
                         net (fo=2, routed)           0.174     0.368    adc/pdata2[5]
    SLICE_X0Y115         FDRE                                         r  adc/pdata2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc2/pdata22_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc2/pdata22_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.201ns (54.060%)  route 0.171ns (45.940%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE                         0.000     0.000 r  adc2/pdata22_reg[3]/C
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.201     0.201 r  adc2/pdata22_reg[3]/Q
                         net (fo=2, routed)           0.171     0.372    adc2/pdata22[3]
    SLICE_X1Y116         FDRE                                         r  adc2/pdata22_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/blue_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.047ns  (logic 4.008ns (44.295%)  route 5.040ns (55.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.707     5.311    vga_driver/CLK
    SLICE_X7Y111         FDRE                                         r  vga_driver/blue_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  vga_driver/blue_out_reg[3]/Q
                         net (fo=1, routed)           5.040    10.807    VGA_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    14.359 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.359    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.916ns  (logic 4.064ns (45.587%)  route 4.851ns (54.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.631     5.235    vga_driver/CLK
    SLICE_X8Y108         FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           4.851    10.605    VGA_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    14.151 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.151    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.745ns  (logic 4.070ns (46.536%)  route 4.675ns (53.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.708     5.312    vga_driver/CLK
    SLICE_X6Y110         FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           4.675    10.506    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    14.057 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.057    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.415ns  (logic 4.083ns (63.641%)  route 2.332ns (36.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.693     5.297    vga_driver/CLK
    SLICE_X2Y123         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.815 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           2.332     8.148    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    11.712 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.712    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/vsync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.354ns  (logic 4.021ns (63.287%)  route 2.333ns (36.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.694     5.298    vga_driver/CLK
    SLICE_X0Y122         FDRE                                         r  vga_driver/vsync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  vga_driver/vsync_reg_lopt_replica/Q
                         net (fo=1, routed)           2.333     8.087    lopt
    B12                  OBUF (Prop_obuf_I_O)         3.565    11.652 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.652    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_driver/vsync_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.407ns (68.772%)  route 0.639ns (31.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.590     1.511    vga_driver/CLK
    SLICE_X0Y122         FDRE                                         r  vga_driver/vsync_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  vga_driver/vsync_reg_lopt_replica/Q
                         net (fo=1, routed)           0.639     2.291    lopt
    B12                  OBUF (Prop_obuf_I_O)         1.266     3.557 r  VGA_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.557    VGA_vsync
    B12                                                               r  VGA_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.067ns  (logic 1.429ns (69.122%)  route 0.638ns (30.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.588     1.509    vga_driver/CLK
    SLICE_X2Y123         FDRE                                         r  vga_driver/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  vga_driver/hsync_reg/Q
                         net (fo=1, routed)           0.638     2.312    VGA_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.577 r  VGA_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.577    VGA_hsync
    B11                                                               r  VGA_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.211ns  (logic 1.416ns (44.111%)  route 1.794ns (55.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.597     1.518    vga_driver/CLK
    SLICE_X6Y110         FDRE                                         r  vga_driver/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  vga_driver/red_out_reg[3]/Q
                         net (fo=1, routed)           1.794     3.477    VGA_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     4.729 r  VGA_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.729    VGA_red[3]
    A4                                                                r  VGA_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/green_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.256ns  (logic 1.411ns (43.347%)  route 1.844ns (56.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.570     1.491    vga_driver/CLK
    SLICE_X8Y108         FDRE                                         r  vga_driver/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  vga_driver/green_out_reg[3]/Q
                         net (fo=1, routed)           1.844     3.500    VGA_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     4.747 r  VGA_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.747    VGA_green[3]
    A6                                                                r  VGA_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_driver/blue_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            VGA_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.345ns  (logic 1.393ns (41.649%)  route 1.952ns (58.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.597     1.518    vga_driver/CLK
    SLICE_X7Y111         FDRE                                         r  vga_driver/blue_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  vga_driver/blue_out_reg[3]/Q
                         net (fo=1, routed)           1.952     3.611    VGA_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     4.864 r  VGA_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.864    VGA_blue[3]
    D8                                                                r  VGA_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809    10.412    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     6.490 f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     8.508    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.604 f  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           1.807    10.412    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkf_buf/O
                         net (fo=1, routed)           0.622     1.544    clk_wiz_0_inst/U0/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.482ns  (logic 4.236ns (56.614%)  route 3.246ns (43.386%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.696     5.298    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.419     5.717 f  count_reg[4]/Q
                         net (fo=26, routed)          1.171     6.888    count_reg[4]
    SLICE_X0Y117         LUT1 (Prop_lut1_I0_O)        0.296     7.184 r  ADC_SCLK_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.075     9.260    ADC_SCLK2_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.521    12.781 r  ADC_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.781    ADC_SCLK
    G17                                                               r  ADC_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_SCLK2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.145ns  (logic 4.242ns (59.371%)  route 2.903ns (40.629%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.696     5.298    clk_in_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.419     5.717 f  count_reg[4]/Q
                         net (fo=26, routed)          1.171     6.888    count_reg[4]
    SLICE_X0Y117         LUT1 (Prop_lut1_I0_O)        0.296     7.184 r  ADC_SCLK_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.732     8.916    ADC_SCLK2_OBUF
    H14                  OBUF (Prop_obuf_I_O)         3.527    12.443 r  ADC_SCLK2_OBUF_inst/O
                         net (fo=0)                   0.000    12.443    ADC_SCLK2
    H14                                                               r  ADC_SCLK2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_CS2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.866ns  (logic 4.129ns (60.130%)  route 2.738ns (39.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.695     5.297    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.419     5.716 r  count_reg[9]/Q
                         net (fo=22, routed)          2.738     8.454    ADC_CS2_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.710    12.164 r  ADC_CS2_OBUF_inst/O
                         net (fo=0)                   0.000    12.164    ADC_CS2
    D14                                                               r  ADC_CS2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.787ns  (logic 4.156ns (61.237%)  route 2.631ns (38.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.695     5.297    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.419     5.716 r  count_reg[9]/Q
                         net (fo=22, routed)          2.631     8.347    ADC_CS2_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.737    12.084 r  ADC_CS_OBUF_inst/O
                         net (fo=0)                   0.000    12.084    ADC_CS
    C17                                                               r  ADC_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[2]_srl2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.297ns  (logic 0.715ns (31.132%)  route 1.582ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.695     5.297    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.419     5.716 f  count_reg[9]/Q
                         net (fo=22, routed)          1.001     6.718    adc2/Q[1]
    SLICE_X0Y117         LUT1 (Prop_lut1_I0_O)        0.296     7.014 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.580     7.594    adc/pdata2_reg[4]_0
    SLICE_X2Y116         SRL16E                                       r  adc/pdata2_reg[2]_srl2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.297ns  (logic 0.715ns (31.132%)  route 1.582ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.695     5.297    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.419     5.716 f  count_reg[9]/Q
                         net (fo=22, routed)          1.001     6.718    adc2/Q[1]
    SLICE_X0Y117         LUT1 (Prop_lut1_I0_O)        0.296     7.014 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.580     7.594    adc/pdata2_reg[4]_0
    SLICE_X2Y116         FDRE                                         r  adc/pdata2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc2/pdata22_reg[2]_srl2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.297ns  (logic 0.715ns (31.132%)  route 1.582ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.695     5.297    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.419     5.716 f  count_reg[9]/Q
                         net (fo=22, routed)          1.001     6.718    adc2/Q[1]
    SLICE_X0Y117         LUT1 (Prop_lut1_I0_O)        0.296     7.014 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.580     7.594    adc2/count_reg[9]
    SLICE_X2Y116         SRL16E                                       r  adc2/pdata22_reg[2]_srl2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc2/pdata22_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.297ns  (logic 0.715ns (31.132%)  route 1.582ns (68.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.695     5.297    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.419     5.716 f  count_reg[9]/Q
                         net (fo=22, routed)          1.001     6.718    adc2/Q[1]
    SLICE_X0Y117         LUT1 (Prop_lut1_I0_O)        0.296     7.014 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.580     7.594    adc2/count_reg[9]
    SLICE_X2Y116         FDRE                                         r  adc2/pdata22_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.269ns  (logic 0.715ns (31.508%)  route 1.554ns (68.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.695     5.297    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.419     5.716 f  count_reg[9]/Q
                         net (fo=22, routed)          1.001     6.718    adc2/Q[1]
    SLICE_X0Y117         LUT1 (Prop_lut1_I0_O)        0.296     7.014 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.553     7.567    adc/pdata2_reg[4]_0
    SLICE_X0Y116         FDRE                                         r  adc/pdata2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.269ns  (logic 0.715ns (31.508%)  route 1.554ns (68.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.695     5.297    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.419     5.716 f  count_reg[9]/Q
                         net (fo=22, routed)          1.001     6.718    adc2/Q[1]
    SLICE_X0Y117         LUT1 (Prop_lut1_I0_O)        0.296     7.014 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.553     7.567    adc/pdata2_reg[4]_0
    SLICE_X0Y116         FDRE                                         r  adc/pdata2_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc2/pdata22_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.750ns  (logic 0.226ns (30.133%)  route 0.524ns (69.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.635 f  count_reg[9]/Q
                         net (fo=22, routed)          0.390     2.026    adc2/Q[1]
    SLICE_X0Y117         LUT1 (Prop_lut1_I0_O)        0.098     2.124 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.134     2.257    adc2/count_reg[9]
    SLICE_X1Y116         FDRE                                         r  adc2/pdata22_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc2/pdata22_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.768ns  (logic 0.226ns (29.410%)  route 0.542ns (70.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.635 f  count_reg[9]/Q
                         net (fo=22, routed)          0.390     2.026    adc2/Q[1]
    SLICE_X0Y117         LUT1 (Prop_lut1_I0_O)        0.098     2.124 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.152     2.276    adc2/count_reg[9]
    SLICE_X3Y116         FDRE                                         r  adc2/pdata22_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.226ns (27.788%)  route 0.587ns (72.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.635 f  count_reg[9]/Q
                         net (fo=22, routed)          0.390     2.026    adc2/Q[1]
    SLICE_X0Y117         LUT1 (Prop_lut1_I0_O)        0.098     2.124 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.197     2.321    adc/pdata2_reg[4]_0
    SLICE_X0Y116         FDRE                                         r  adc/pdata2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.226ns (27.788%)  route 0.587ns (72.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.635 f  count_reg[9]/Q
                         net (fo=22, routed)          0.390     2.026    adc2/Q[1]
    SLICE_X0Y117         LUT1 (Prop_lut1_I0_O)        0.098     2.124 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.197     2.321    adc/pdata2_reg[4]_0
    SLICE_X0Y116         FDRE                                         r  adc/pdata2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.820ns  (logic 0.226ns (27.577%)  route 0.594ns (72.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.635 f  count_reg[9]/Q
                         net (fo=22, routed)          0.390     2.026    adc2/Q[1]
    SLICE_X0Y117         LUT1 (Prop_lut1_I0_O)        0.098     2.124 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.203     2.327    adc/pdata2_reg[4]_0
    SLICE_X1Y115         FDRE                                         r  adc/pdata2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.820ns  (logic 0.226ns (27.577%)  route 0.594ns (72.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.635 f  count_reg[9]/Q
                         net (fo=22, routed)          0.390     2.026    adc2/Q[1]
    SLICE_X0Y117         LUT1 (Prop_lut1_I0_O)        0.098     2.124 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.203     2.327    adc/pdata2_reg[4]_0
    SLICE_X1Y115         FDRE                                         r  adc/pdata2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.820ns  (logic 0.226ns (27.577%)  route 0.594ns (72.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.635 f  count_reg[9]/Q
                         net (fo=22, routed)          0.390     2.026    adc2/Q[1]
    SLICE_X0Y117         LUT1 (Prop_lut1_I0_O)        0.098     2.124 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.203     2.327    adc/pdata2_reg[4]_0
    SLICE_X0Y115         FDRE                                         r  adc/pdata2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.820ns  (logic 0.226ns (27.577%)  route 0.594ns (72.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.635 f  count_reg[9]/Q
                         net (fo=22, routed)          0.390     2.026    adc2/Q[1]
    SLICE_X0Y117         LUT1 (Prop_lut1_I0_O)        0.098     2.124 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.203     2.327    adc/pdata2_reg[4]_0
    SLICE_X0Y115         FDRE                                         r  adc/pdata2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.820ns  (logic 0.226ns (27.577%)  route 0.594ns (72.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.635 f  count_reg[9]/Q
                         net (fo=22, routed)          0.390     2.026    adc2/Q[1]
    SLICE_X0Y117         LUT1 (Prop_lut1_I0_O)        0.098     2.124 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.203     2.327    adc/pdata2_reg[4]_0
    SLICE_X0Y115         FDRE                                         r  adc/pdata2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc/pdata2_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.820ns  (logic 0.226ns (27.577%)  route 0.594ns (72.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.588     1.507    clk_in_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.635 f  count_reg[9]/Q
                         net (fo=22, routed)          0.390     2.026    adc2/Q[1]
    SLICE_X0Y117         LUT1 (Prop_lut1_I0_O)        0.098     2.124 r  adc2/pdata2[11]_i_1/O
                         net (fo=22, routed)          0.203     2.327    adc/pdata2_reg[4]_0
    SLICE_X0Y115         FDRE                                         r  adc/pdata2_reg[8]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.853ns  (logic 9.236ns (58.260%)  route 6.617ns (41.740%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE                         0.000     0.000 r  add_bb/ball_x_reg[4]/C
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  add_bb/ball_x_reg[4]/Q
                         net (fo=11, routed)          1.532     2.163    vga_driver/leqOp_inferred__5/i__carry__0[3]
    SLICE_X8Y107         LUT4 (Prop_lut4_I3_O)        0.124     2.287 r  vga_driver/i__carry_i_6__6/O
                         net (fo=1, routed)           0.000     2.287    add_bb/leqOp_inferred__5/i__carry__0_0[2]
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.667 r  add_bb/leqOp_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.667    add_bb/leqOp_inferred__5/i__carry_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.824 f  add_bb/leqOp_inferred__5/i__carry__0/CO[1]
                         net (fo=10, routed)          1.326     4.151    vga_driver/multOp[0]
    SLICE_X7Y106         LUT2 (Prop_lut2_I1_O)        0.358     4.509 r  vga_driver/i__carry_i_4__8/O
                         net (fo=1, routed)           0.000     4.509    add_bb/multOp_0[0]
    SLICE_X7Y106         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     4.992 r  add_bb/_inferred__8/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.992    add_bb/_inferred__8/i__carry_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.106 r  add_bb/_inferred__8/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.106    add_bb/_inferred__8/i__carry__0_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.440 r  add_bb/_inferred__8/i__carry__1/O[1]
                         net (fo=2, routed)           0.847     6.287    add_bb/_inferred__8/i__carry__1_n_6
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    10.502 r  add_bb/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    10.504    add_bb/multOp_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    12.022 r  add_bb/plusOp/P[6]
                         net (fo=2, routed)           1.001    13.022    add_bb/plusOp_n_99
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.124    13.146 r  add_bb/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000    13.146    add_bb/ltOp_carry_i_5_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.678 r  add_bb/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.678    add_bb/ltOp_carry_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.792 f  add_bb/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           1.354    15.146    add_bb/ltOp
    SLICE_X5Y108         LUT3 (Prop_lut3_I1_O)        0.152    15.298 r  add_bb/green_out[3]_i_1/O
                         net (fo=1, routed)           0.555    15.853    vga_driver/green_out_reg[3]_0
    SLICE_X8Y108         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.510     4.935    vga_driver/CLK
    SLICE_X8Y108         FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 adc/data_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.724ns  (logic 2.982ns (38.606%)  route 4.742ns (61.394%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE                         0.000     0.000 r  adc/data_2_reg[5]/C
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc/data_2_reg[5]/Q
                         net (fo=3, routed)           0.886     1.514    adc/R[5]
    SLICE_X0Y114         LUT2 (Prop_lut2_I0_O)        0.124     1.638 r  adc/geqOp_carry_i_18/O
                         net (fo=1, routed)           0.000     1.638    adc/geqOp_carry_i_18_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.039 r  adc/geqOp_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.039    adc/geqOp_carry_i_12_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.373 f  adc/geqOp_carry_i_11/O[1]
                         net (fo=14, routed)          1.384     3.757    vga_driver/i__carry__0_i_3__6_0[1]
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.303     4.060 r  vga_driver/leqOp_carry__0_i_5/O
                         net (fo=8, routed)           0.962     5.022    vga_driver/data_2_reg[9]
    SLICE_X5Y110         LUT4 (Prop_lut4_I0_O)        0.124     5.146 r  vga_driver/leqOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.146    add_bb/red_out[3]_i_6_0[1]
    SLICE_X5Y110         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.637 f  add_bb/leqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.540     6.177    vga_driver/red_out[3]_i_3_0[0]
    SLICE_X7Y110         LUT6 (Prop_lut6_I4_O)        0.329     6.506 r  vga_driver/red_out[3]_i_6/O
                         net (fo=1, routed)           0.518     7.024    vga_driver/red_out[3]_i_6_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I0_O)        0.124     7.148 r  vga_driver/red_out[3]_i_3/O
                         net (fo=1, routed)           0.452     7.600    vga_driver/red_out[3]_i_3_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.124     7.724 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.724    vga_driver/red_out[3]_i_1_n_0
    SLICE_X6Y110         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.588     5.013    vga_driver/CLK
    SLICE_X6Y110         FDRE                                         r  vga_driver/red_out_reg[3]/C

Slack:                    inf
  Source:                 adc2/data_22_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.875ns  (logic 3.158ns (45.932%)  route 3.717ns (54.068%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE                         0.000     0.000 r  adc2/data_22_reg[5]/C
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.628     0.628 r  adc2/data_22_reg[5]/Q
                         net (fo=3, routed)           0.759     1.387    adc2/data_22[5]
    SLICE_X1Y112         LUT3 (Prop_lut3_I2_O)        0.124     1.511 r  adc2/i__carry_i_20/O
                         net (fo=1, routed)           0.000     1.511    adc2/i__carry_i_20_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.061 r  adc2/i__carry_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     2.061    adc2/i__carry_i_12__0_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.395 r  adc2/i__carry_i_11__1/O[1]
                         net (fo=14, routed)          1.344     3.739    add_bb/i__carry_i_5__4[1]
    SLICE_X0Y110         LUT5 (Prop_lut5_I1_O)        0.331     4.070 r  add_bb/i__carry_i_10__2/O
                         net (fo=4, routed)           1.052     5.122    vga_driver/leqOp_inferred__6/i__carry_2
    SLICE_X2Y110         LUT4 (Prop_lut4_I2_O)        0.326     5.448 r  vga_driver/i__carry_i_5__4/O
                         net (fo=1, routed)           0.000     5.448    add_bb/leqOp_inferred__6/i__carry__0_1[3]
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.824 r  add_bb/leqOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.824    add_bb/leqOp_inferred__6/i__carry_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.981 f  add_bb/leqOp_inferred__6/i__carry__0/CO[1]
                         net (fo=1, routed)           0.562     6.543    vga_driver/blue_out_reg[3]_0[0]
    SLICE_X7Y111         LUT6 (Prop_lut6_I3_O)        0.332     6.875 r  vga_driver/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000     6.875    vga_driver/blue_out[3]_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683     5.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          1.587     5.012    vga_driver/CLK
    SLICE_X7Y111         FDRE                                         r  vga_driver/blue_out_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_bb/game_on_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.236ns (36.184%)  route 0.416ns (63.816%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE                         0.000     0.000 r  add_bb/game_on_reg/C
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.194     0.194 f  add_bb/game_on_reg/Q
                         net (fo=8, routed)           0.168     0.362    add_bb/game_on
    SLICE_X5Y108         LUT3 (Prop_lut3_I2_O)        0.042     0.404 r  add_bb/green_out[3]_i_1/O
                         net (fo=1, routed)           0.248     0.652    vga_driver/green_out_reg[3]_0
    SLICE_X8Y108         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.840     2.008    vga_driver/CLK
    SLICE_X8Y108         FDRE                                         r  vga_driver/green_out_reg[3]/C

Slack:                    inf
  Source:                 adc2/data_22_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.331ns  (logic 0.705ns (52.985%)  route 0.626ns (47.015%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE                         0.000     0.000 r  adc2/data_22_reg[3]/C
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  adc2/data_22_reg[3]/Q
                         net (fo=3, routed)           0.167     0.361    adc2/data_22[3]
    SLICE_X1Y112         LUT2 (Prop_lut2_I0_O)        0.045     0.406 r  adc2/i__carry_i_21/O
                         net (fo=1, routed)           0.000     0.406    adc2/i__carry_i_21_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.476 r  adc2/i__carry_i_12__0/O[0]
                         net (fo=7, routed)           0.268     0.744    vga_driver/leqOp_inferred__6/i__carry[0]
    SLICE_X2Y110         LUT4 (Prop_lut4_I0_O)        0.108     0.852 r  vga_driver/i__carry_i_4__6/O
                         net (fo=1, routed)           0.000     0.852    add_bb/leqOp_inferred__6/i__carry__0_0[0]
    SLICE_X2Y110         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.979 r  add_bb/leqOp_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.979    add_bb/leqOp_inferred__6/i__carry_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.024 f  add_bb/leqOp_inferred__6/i__carry__0/CO[1]
                         net (fo=1, routed)           0.190     1.215    vga_driver/blue_out_reg[3]_0[0]
    SLICE_X7Y111         LUT6 (Prop_lut6_I3_O)        0.116     1.331 r  vga_driver/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.331    vga_driver/blue_out[3]_i_1_n_0
    SLICE_X7Y111         FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.867     2.035    vga_driver/CLK
    SLICE_X7Y111         FDRE                                         r  vga_driver/blue_out_reg[3]/C

Slack:                    inf
  Source:                 adc/data_2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.446ns  (logic 0.750ns (51.875%)  route 0.696ns (48.125%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT6=3)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE                         0.000     0.000 r  adc/data_2_reg[4]/C
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.194     0.194 r  adc/data_2_reg[4]/Q
                         net (fo=5, routed)           0.136     0.330    adc/R[4]
    SLICE_X0Y114         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.457 r  adc/geqOp_carry_i_12/O[3]
                         net (fo=22, routed)          0.257     0.714    vga_driver/i__carry__0_i_3__6[3]
    SLICE_X1Y109         LUT6 (Prop_lut6_I3_O)        0.110     0.824 r  vga_driver/geqOp_carry_i_6/O
                         net (fo=1, routed)           0.000     0.824    add_bb/S[2]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.939 r  add_bb/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.939    add_bb/geqOp_carry_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.984 f  add_bb/geqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.163     1.147    vga_driver/CO[0]
    SLICE_X6Y110         LUT6 (Prop_lut6_I2_O)        0.114     1.261 r  vga_driver/red_out[3]_i_3/O
                         net (fo=1, routed)           0.140     1.401    vga_driver/red_out[3]_i_3_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I1_O)        0.045     1.446 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.446    vga_driver/red_out[3]_i_1_n_0
    SLICE_X6Y110         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=50, routed)          0.867     2.035    vga_driver/CLK
    SLICE_X6Y110         FDRE                                         r  vga_driver/red_out_reg[3]/C





