# Compile of ALU.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of FlagReg.vhd was successful.
# Compile of Instruction_Memory.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RegFile.vhd was successful.
# Compile of StackReg.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of PredictorReg.vhd was successful.
# Compile of Data_Memory.vhd was successful.
# Compile of ProtectedFlagReg.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of WriteBack.vhd was successful.
# Compile of ExecuteMemory_Reg.vhd was successful.
# Compile of FetchDecode_Reg.vhd was successful.
# Compile of MemoryWriteBack_Reg.vhd was successful.
# Compile of DecodeExecute_Reg.vhd was successful.
# Compile of Processor.vhd was successful.
# 20 compiles, 0 failed with no errors.
# Load canceled
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 14:01:48 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
mem load -filltype inc -filldata 0 -fillradix symbolic -skip 0 /decode/RegFile1/ram
add wave -position insertpoint  \
sim:/decode/n \
sim:/decode/Clk \
sim:/decode/Rst \
sim:/decode/writeBackEnable \
sim:/decode/PredictorEnable \
sim:/decode/Instruction \
sim:/decode/writeport1 \
sim:/decode/writeport2 \
sim:/decode/WriteAdd1 \
sim:/decode/WriteAdd2 \
sim:/decode/Flush \
sim:/decode/Swaped \
sim:/decode/ImmediateValue \
sim:/decode/ReadData1 \
sim:/decode/ReadData2 \
sim:/decode/AluSelector \
sim:/decode/Branching \
sim:/decode/alusource \
sim:/decode/MWrite \
sim:/decode/MRead \
sim:/decode/WBdatasrc \
sim:/decode/RegWrite \
sim:/decode/SPPointer \
sim:/decode/interruptsignal \
sim:/decode/pcSource \
sim:/decode/rtisignal \
sim:/decode/FreeProtectStore \
sim:/decode/Swap \
sim:/decode/MemAddress \
sim:/decode/Ret \
sim:/decode/opcode \
sim:/decode/RAdd1 \
sim:/decode/RAdd2 \
sim:/decode/WAdd1 \
sim:/decode/WAdd2 \
sim:/decode/ExtendedImmediate \
sim:/decode/WData1 \
sim:/decode/WData2 \
sim:/decode/PredictorInput \
sim:/decode/PredictorOutput
force -freeze sim:/decode/Clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/decode/Rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 0  Instance: /decode/RegFile1
force -freeze sim:/decode/Rst 0 0
force -freeze sim:/decode/writeBackEnable 1 0
force -freeze sim:/decode/PredictorEnable 0 0
force -freeze sim:/decode/Instruction 0010100000010100 0
force -freeze sim:/decode/writeport1 01010100000000000000000000000010 0
force -freeze sim:/decode/writeport2 11010100000000000000000000000010 0
force -freeze sim:/decode/WriteAdd1 001 0
force -freeze sim:/decode/WriteAdd2 010 0
force -freeze sim:/decode/Flush 0 0
force -freeze sim:/decode/Swaped 0 0
run
run
run
quit -sim
# End time: 14:10:10 on May 04,2024, Elapsed time: 0:08:22
# Errors: 0, Warnings: 4
# Compile of RegFile.vhd was successful.
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 14:10:24 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# vsim -gui work.decode 
# Start time: 14:01:48 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
mem load -filltype inc -filldata 0 -fillradix symbolic -skip 0 /decode/RegFile1/ram
add wave -position insertpoint  \
sim:/decode/n \
sim:/decode/Clk \
sim:/decode/Rst \
sim:/decode/writeBackEnable \
sim:/decode/PredictorEnable \
sim:/decode/Instruction \
sim:/decode/writeport1 \
sim:/decode/writeport2 \
sim:/decode/WriteAdd1 \
sim:/decode/WriteAdd2 \
sim:/decode/Flush \
sim:/decode/Swaped \
sim:/decode/ImmediateValue \
sim:/decode/ReadData1 \
sim:/decode/ReadData2 \
sim:/decode/AluSelector \
sim:/decode/Branching \
sim:/decode/alusource \
sim:/decode/MWrite \
sim:/decode/MRead \
sim:/decode/WBdatasrc \
sim:/decode/RegWrite \
sim:/decode/SPPointer \
sim:/decode/interruptsignal \
sim:/decode/pcSource \
sim:/decode/rtisignal \
sim:/decode/FreeProtectStore \
sim:/decode/Swap \
sim:/decode/MemAddress \
sim:/decode/Ret \
sim:/decode/opcode \
sim:/decode/RAdd1 \
sim:/decode/RAdd2 \
sim:/decode/WAdd1 \
sim:/decode/WAdd2 \
sim:/decode/ExtendedImmediate \
sim:/decode/WData1 \
sim:/decode/WData2 \
sim:/decode/PredictorInput \
sim:/decode/PredictorOutput
force -freeze sim:/decode/Clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/decode/Rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 0  Instance: /decode/RegFile1
force -freeze sim:/decode/Rst 0 0
force -freeze sim:/decode/writeBackEnable 1 0
force -freeze sim:/decode/PredictorEnable 0 0
force -freeze sim:/decode/Instruction 0010100000010100 0
force -freeze sim:/decode/writeport1 01010100000000000000000000000010 0
force -freeze sim:/decode/writeport2 11010100000000000000000000000010 0
force -freeze sim:/decode/WriteAdd1 001 0
force -freeze sim:/decode/WriteAdd2 010 0
force -freeze sim:/decode/Flush 0 0
force -freeze sim:/decode/Swaped 0 0
run
quit -sim
# End time: 14:13:28 on May 04,2024, Elapsed time: 0:03:04
# Errors: 0, Warnings: 4
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 14:14:37 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
add wave -position insertpoint  \
sim:/decode/n \
sim:/decode/Clk \
sim:/decode/Rst \
sim:/decode/writeBackEnable \
sim:/decode/PredictorEnable \
sim:/decode/Instruction \
sim:/decode/writeport1 \
sim:/decode/writeport2 \
sim:/decode/WriteAdd1 \
sim:/decode/WriteAdd2 \
sim:/decode/Flush \
sim:/decode/Swaped \
sim:/decode/ImmediateValue \
sim:/decode/ReadData1 \
sim:/decode/ReadData2 \
sim:/decode/AluSelector \
sim:/decode/Branching \
sim:/decode/alusource \
sim:/decode/MWrite \
sim:/decode/MRead \
sim:/decode/WBdatasrc \
sim:/decode/RegWrite \
sim:/decode/SPPointer \
sim:/decode/interruptsignal \
sim:/decode/pcSource \
sim:/decode/rtisignal \
sim:/decode/FreeProtectStore \
sim:/decode/Swap \
sim:/decode/MemAddress \
sim:/decode/Ret \
sim:/decode/opcode \
sim:/decode/RAdd1 \
sim:/decode/RAdd2 \
sim:/decode/WAdd1 \
sim:/decode/WAdd2 \
sim:/decode/ExtendedImmediate \
sim:/decode/WData1 \
sim:/decode/WData2 \
sim:/decode/PredictorInput \
sim:/decode/PredictorOutput
force -freeze sim:/decode/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode/Rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
force -freeze sim:/decode/Rst 0 0
force -freeze sim:/decode/writeBackEnable 1 0
force -freeze sim:/decode/PredictorEnable 0 0
force -freeze sim:/decode/Instruction 0010100000010100 0
force -freeze sim:/decode/writeport1 01010100000000000000000000000010 0
force -freeze sim:/decode/writeport2 11010100000000000000000000000010 0
force -freeze sim:/decode/WriteAdd1 001 0
force -freeze sim:/decode/WriteAdd2 010 0
force -freeze sim:/decode/Flush 0 0
force -freeze sim:/decode/Swaped 0 0
run
run
quit -sim
# End time: 14:17:56 on May 04,2024, Elapsed time: 0:03:19
# Errors: 0, Warnings: 3
# Compile of RegFile.vhd failed with 2 errors.
# Compile of RegFile.vhd was successful.
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 14:20:32 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# vsim -gui work.decode 
# Start time: 14:14:37 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
add wave -position insertpoint  \
sim:/decode/n \
sim:/decode/Clk \
sim:/decode/Rst \
sim:/decode/writeBackEnable \
sim:/decode/PredictorEnable \
sim:/decode/Instruction \
sim:/decode/writeport1 \
sim:/decode/writeport2 \
sim:/decode/WriteAdd1 \
sim:/decode/WriteAdd2 \
sim:/decode/Flush \
sim:/decode/Swaped \
sim:/decode/ImmediateValue \
sim:/decode/ReadData1 \
sim:/decode/ReadData2 \
sim:/decode/AluSelector \
sim:/decode/Branching \
sim:/decode/alusource \
sim:/decode/MWrite \
sim:/decode/MRead \
sim:/decode/WBdatasrc \
sim:/decode/RegWrite \
sim:/decode/SPPointer \
sim:/decode/interruptsignal \
sim:/decode/pcSource \
sim:/decode/rtisignal \
sim:/decode/FreeProtectStore \
sim:/decode/Swap \
sim:/decode/MemAddress \
sim:/decode/Ret \
sim:/decode/opcode \
sim:/decode/RAdd1 \
sim:/decode/RAdd2 \
sim:/decode/WAdd1 \
sim:/decode/WAdd2 \
sim:/decode/ExtendedImmediate \
sim:/decode/WData1 \
sim:/decode/WData2 \
sim:/decode/PredictorInput \
sim:/decode/PredictorOutput
force -freeze sim:/decode/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode/Rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
force -freeze sim:/decode/Rst 0 0
force -freeze sim:/decode/writeBackEnable 1 0
force -freeze sim:/decode/PredictorEnable 0 0
force -freeze sim:/decode/Instruction 0010100000010100 0
force -freeze sim:/decode/writeport1 01010100000000000000000000000010 0
force -freeze sim:/decode/writeport2 11010100000000000000000000000010 0
force -freeze sim:/decode/WriteAdd1 001 0
force -freeze sim:/decode/WriteAdd2 010 0
force -freeze sim:/decode/Flush 0 0
force -freeze sim:/decode/Swaped 0 0
run
run
quit -sim
# End time: 14:23:40 on May 04,2024, Elapsed time: 0:03:08
# Errors: 0, Warnings: 5
# Compile of RegFile.vhd was successful.
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 14:24:00 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# vsim -gui work.decode 
# Start time: 14:14:37 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
add wave -position insertpoint  \
sim:/decode/n \
sim:/decode/Clk \
sim:/decode/Rst \
sim:/decode/writeBackEnable \
sim:/decode/PredictorEnable \
sim:/decode/Instruction \
sim:/decode/writeport1 \
sim:/decode/writeport2 \
sim:/decode/WriteAdd1 \
sim:/decode/WriteAdd2 \
sim:/decode/Flush \
sim:/decode/Swaped \
sim:/decode/ImmediateValue \
sim:/decode/ReadData1 \
sim:/decode/ReadData2 \
sim:/decode/AluSelector \
sim:/decode/Branching \
sim:/decode/alusource \
sim:/decode/MWrite \
sim:/decode/MRead \
sim:/decode/WBdatasrc \
sim:/decode/RegWrite \
sim:/decode/SPPointer \
sim:/decode/interruptsignal \
sim:/decode/pcSource \
sim:/decode/rtisignal \
sim:/decode/FreeProtectStore \
sim:/decode/Swap \
sim:/decode/MemAddress \
sim:/decode/Ret \
sim:/decode/opcode \
sim:/decode/RAdd1 \
sim:/decode/RAdd2 \
sim:/decode/WAdd1 \
sim:/decode/WAdd2 \
sim:/decode/ExtendedImmediate \
sim:/decode/WData1 \
sim:/decode/WData2 \
sim:/decode/PredictorInput \
sim:/decode/PredictorOutput
force -freeze sim:/decode/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode/Rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
force -freeze sim:/decode/Rst 0 0
force -freeze sim:/decode/writeBackEnable 1 0
force -freeze sim:/decode/PredictorEnable 0 0
force -freeze sim:/decode/Instruction 0010100000010100 0
force -freeze sim:/decode/writeport1 01010100000000000000000000000010 0
force -freeze sim:/decode/writeport2 11010100000000000000000000000010 0
force -freeze sim:/decode/WriteAdd1 001 0
force -freeze sim:/decode/WriteAdd2 010 0
force -freeze sim:/decode/Flush 0 0
force -freeze sim:/decode/Swaped 0 0
run
run
run
quit -sim
# End time: 14:27:56 on May 04,2024, Elapsed time: 0:03:56
# Errors: 0, Warnings: 2
# Compile of RegFile.vhd was successful.
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 14:28:23 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# vsim -gui work.decode 
# Start time: 14:14:37 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
add wave -position insertpoint  \
sim:/decode/n \
sim:/decode/Clk \
sim:/decode/Rst \
sim:/decode/writeBackEnable \
sim:/decode/PredictorEnable \
sim:/decode/Instruction \
sim:/decode/writeport1 \
sim:/decode/writeport2 \
sim:/decode/WriteAdd1 \
sim:/decode/WriteAdd2 \
sim:/decode/Flush \
sim:/decode/Swaped \
sim:/decode/ImmediateValue \
sim:/decode/ReadData1 \
sim:/decode/ReadData2 \
sim:/decode/AluSelector \
sim:/decode/Branching \
sim:/decode/alusource \
sim:/decode/MWrite \
sim:/decode/MRead \
sim:/decode/WBdatasrc \
sim:/decode/RegWrite \
sim:/decode/SPPointer \
sim:/decode/interruptsignal \
sim:/decode/pcSource \
sim:/decode/rtisignal \
sim:/decode/FreeProtectStore \
sim:/decode/Swap \
sim:/decode/MemAddress \
sim:/decode/Ret \
sim:/decode/opcode \
sim:/decode/RAdd1 \
sim:/decode/RAdd2 \
sim:/decode/WAdd1 \
sim:/decode/WAdd2 \
sim:/decode/ExtendedImmediate \
sim:/decode/WData1 \
sim:/decode/WData2 \
sim:/decode/PredictorInput \
sim:/decode/PredictorOutput
force -freeze sim:/decode/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode/Rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
force -freeze sim:/decode/Rst 0 0
force -freeze sim:/decode/writeBackEnable 1 0
force -freeze sim:/decode/PredictorEnable 0 0
force -freeze sim:/decode/Instruction 0010100000010100 0
force -freeze sim:/decode/writeport1 01010100000000000000000000000010 0
force -freeze sim:/decode/writeport2 11010100000000000000000000000010 0
force -freeze sim:/decode/WriteAdd1 001 0
force -freeze sim:/decode/WriteAdd2 010 0
force -freeze sim:/decode/Flush 0 0
force -freeze sim:/decode/Swaped 0 0
run
run
run
quit -sim
# End time: 14:31:48 on May 04,2024, Elapsed time: 0:03:25
# Errors: 0, Warnings: 2
# Compile of RegFile.vhd was successful.
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 14:32:04 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# vsim -gui work.decode 
# Start time: 14:14:37 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
add wave -position insertpoint  \
sim:/decode/n \
sim:/decode/Clk \
sim:/decode/Rst \
sim:/decode/writeBackEnable \
sim:/decode/PredictorEnable \
sim:/decode/Instruction \
sim:/decode/writeport1 \
sim:/decode/writeport2 \
sim:/decode/WriteAdd1 \
sim:/decode/WriteAdd2 \
sim:/decode/Flush \
sim:/decode/Swaped \
sim:/decode/ImmediateValue \
sim:/decode/ReadData1 \
sim:/decode/ReadData2 \
sim:/decode/AluSelector \
sim:/decode/Branching \
sim:/decode/alusource \
sim:/decode/MWrite \
sim:/decode/MRead \
sim:/decode/WBdatasrc \
sim:/decode/RegWrite \
sim:/decode/SPPointer \
sim:/decode/interruptsignal \
sim:/decode/pcSource \
sim:/decode/rtisignal \
sim:/decode/FreeProtectStore \
sim:/decode/Swap \
sim:/decode/MemAddress \
sim:/decode/Ret \
sim:/decode/opcode \
sim:/decode/RAdd1 \
sim:/decode/RAdd2 \
sim:/decode/WAdd1 \
sim:/decode/WAdd2 \
sim:/decode/ExtendedImmediate \
sim:/decode/WData1 \
sim:/decode/WData2 \
sim:/decode/PredictorInput \
sim:/decode/PredictorOutput
force -freeze sim:/decode/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode/Rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
force -freeze sim:/decode/Rst 0 0
force -freeze sim:/decode/writeBackEnable 1 0
force -freeze sim:/decode/PredictorEnable 0 0
force -freeze sim:/decode/Instruction 0010100000010100 0
force -freeze sim:/decode/writeport1 01010100000000000000000000000010 0
force -freeze sim:/decode/writeport2 11010100000000000000000000000010 0
force -freeze sim:/decode/WriteAdd1 001 0
force -freeze sim:/decode/WriteAdd2 010 0
force -freeze sim:/decode/Flush 0 0
force -freeze sim:/decode/Swaped 0 0
run
run
quit -sim
# End time: 14:37:47 on May 04,2024, Elapsed time: 0:05:43
# Errors: 0, Warnings: 4
# Compile of RegFile.vhd was successful.
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 14:38:10 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# vsim -gui work.decode 
# Start time: 14:14:37 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
add wave -position insertpoint  \
sim:/decode/n \
sim:/decode/Clk \
sim:/decode/Rst \
sim:/decode/writeBackEnable \
sim:/decode/PredictorEnable \
sim:/decode/Instruction \
sim:/decode/writeport1 \
sim:/decode/writeport2 \
sim:/decode/WriteAdd1 \
sim:/decode/WriteAdd2 \
sim:/decode/Flush \
sim:/decode/Swaped \
sim:/decode/ImmediateValue \
sim:/decode/ReadData1 \
sim:/decode/ReadData2 \
sim:/decode/AluSelector \
sim:/decode/Branching \
sim:/decode/alusource \
sim:/decode/MWrite \
sim:/decode/MRead \
sim:/decode/WBdatasrc \
sim:/decode/RegWrite \
sim:/decode/SPPointer \
sim:/decode/interruptsignal \
sim:/decode/pcSource \
sim:/decode/rtisignal \
sim:/decode/FreeProtectStore \
sim:/decode/Swap \
sim:/decode/MemAddress \
sim:/decode/Ret \
sim:/decode/opcode \
sim:/decode/RAdd1 \
sim:/decode/RAdd2 \
sim:/decode/WAdd1 \
sim:/decode/WAdd2 \
sim:/decode/ExtendedImmediate \
sim:/decode/WData1 \
sim:/decode/WData2 \
sim:/decode/PredictorInput \
sim:/decode/PredictorOutput
force -freeze sim:/decode/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode/Rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
force -freeze sim:/decode/Rst 0 0
force -freeze sim:/decode/writeBackEnable 1 0
force -freeze sim:/decode/PredictorEnable 0 0
force -freeze sim:/decode/Instruction 0010100000010100 0
force -freeze sim:/decode/writeport1 01010100000000000000000000000010 0
force -freeze sim:/decode/writeport2 11010100000000000000000000000010 0
force -freeze sim:/decode/WriteAdd1 001 0
force -freeze sim:/decode/WriteAdd2 010 0
force -freeze sim:/decode/Flush 0 0
force -freeze sim:/decode/Swaped 0 0
run
run
run
run
quit -sim
# End time: 14:38:38 on May 04,2024, Elapsed time: 0:00:28
# Errors: 0, Warnings: 4
# Compile of RegFile.vhd was successful.
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 14:51:52 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# vsim -gui work.decode 
# Start time: 14:14:37 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
add wave -position insertpoint  \
sim:/decode/n \
sim:/decode/Clk \
sim:/decode/Rst \
sim:/decode/writeBackEnable \
sim:/decode/PredictorEnable \
sim:/decode/Instruction \
sim:/decode/writeport1 \
sim:/decode/writeport2 \
sim:/decode/WriteAdd1 \
sim:/decode/WriteAdd2 \
sim:/decode/Flush \
sim:/decode/Swaped \
sim:/decode/ImmediateValue \
sim:/decode/ReadData1 \
sim:/decode/ReadData2 \
sim:/decode/AluSelector \
sim:/decode/Branching \
sim:/decode/alusource \
sim:/decode/MWrite \
sim:/decode/MRead \
sim:/decode/WBdatasrc \
sim:/decode/RegWrite \
sim:/decode/SPPointer \
sim:/decode/interruptsignal \
sim:/decode/pcSource \
sim:/decode/rtisignal \
sim:/decode/FreeProtectStore \
sim:/decode/Swap \
sim:/decode/MemAddress \
sim:/decode/Ret \
sim:/decode/opcode \
sim:/decode/RAdd1 \
sim:/decode/RAdd2 \
sim:/decode/WAdd1 \
sim:/decode/WAdd2 \
sim:/decode/ExtendedImmediate \
sim:/decode/WData1 \
sim:/decode/WData2 \
sim:/decode/PredictorInput \
sim:/decode/PredictorOutput
force -freeze sim:/decode/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode/Rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
force -freeze sim:/decode/Rst 0 0
force -freeze sim:/decode/writeBackEnable 1 0
force -freeze sim:/decode/PredictorEnable 0 0
force -freeze sim:/decode/Instruction 0010100000010100 0
force -freeze sim:/decode/writeport1 01010100000000000000000000000010 0
force -freeze sim:/decode/writeport2 11010100000000000000000000000010 0
force -freeze sim:/decode/WriteAdd1 001 0
force -freeze sim:/decode/WriteAdd2 010 0
force -freeze sim:/decode/Flush 0 0
force -freeze sim:/decode/Swaped 0 0
run
run
quit -sim
# End time: 14:58:30 on May 04,2024, Elapsed time: 0:06:38
# Errors: 0, Warnings: 2
# Compile of RegFile.vhd was successful.
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 14:58:51 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
vsim -gui work.decode
# End time: 14:59:10 on May 04,2024, Elapsed time: 0:00:19
# Errors: 0, Warnings: 2
# vsim -gui work.decode 
# Start time: 14:59:10 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# vsim -gui work.decode 
# Start time: 14:14:37 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
add wave -position insertpoint  \
sim:/decode/n \
sim:/decode/Clk \
sim:/decode/Rst \
sim:/decode/writeBackEnable \
sim:/decode/PredictorEnable \
sim:/decode/Instruction \
sim:/decode/writeport1 \
sim:/decode/writeport2 \
sim:/decode/WriteAdd1 \
sim:/decode/WriteAdd2 \
sim:/decode/Flush \
sim:/decode/Swaped \
sim:/decode/ImmediateValue \
sim:/decode/ReadData1 \
sim:/decode/ReadData2 \
sim:/decode/AluSelector \
sim:/decode/Branching \
sim:/decode/alusource \
sim:/decode/MWrite \
sim:/decode/MRead \
sim:/decode/WBdatasrc \
sim:/decode/RegWrite \
sim:/decode/SPPointer \
sim:/decode/interruptsignal \
sim:/decode/pcSource \
sim:/decode/rtisignal \
sim:/decode/FreeProtectStore \
sim:/decode/Swap \
sim:/decode/MemAddress \
sim:/decode/Ret \
sim:/decode/opcode \
sim:/decode/RAdd1 \
sim:/decode/RAdd2 \
sim:/decode/WAdd1 \
sim:/decode/WAdd2 \
sim:/decode/ExtendedImmediate \
sim:/decode/WData1 \
sim:/decode/WData2 \
sim:/decode/PredictorInput \
sim:/decode/PredictorOutput
force -freeze sim:/decode/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode/Rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 50 ps  Iteration: 0  Instance: /decode/RegFile1
force -freeze sim:/decode/Rst 0 0
force -freeze sim:/decode/writeBackEnable 1 0
force -freeze sim:/decode/PredictorEnable 0 0
force -freeze sim:/decode/Instruction 0010100000010100 0
force -freeze sim:/decode/writeport1 01010100000000000000000000000010 0
force -freeze sim:/decode/writeport2 11010100000000000000000000000010 0
force -freeze sim:/decode/WriteAdd1 001 0
force -freeze sim:/decode/WriteAdd2 010 0
force -freeze sim:/decode/Flush 0 0
force -freeze sim:/decode/Swaped 0 0
run
run
quit -sim
vsim -gui work.decode
# End time: 15:01:27 on May 04,2024, Elapsed time: 0:02:17
# Errors: 0, Warnings: 5
# vsim -gui work.decode 
# Start time: 15:01:27 on May 04,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
add wave -position insertpoint  \
sim:/decode/n \
sim:/decode/Clk \
sim:/decode/Rst \
sim:/decode/writeBackEnable \
sim:/decode/PredictorEnable \
sim:/decode/Instruction \
sim:/decode/writeport1 \
sim:/decode/writeport2 \
sim:/decode/WriteAdd1 \
sim:/decode/WriteAdd2 \
sim:/decode/Flush \
sim:/decode/Swaped \
sim:/decode/ImmediateValue \
sim:/decode/ReadData1 \
sim:/decode/ReadData2 \
sim:/decode/AluSelector \
sim:/decode/Branching \
sim:/decode/alusource \
sim:/decode/MWrite \
sim:/decode/MRead \
sim:/decode/WBdatasrc \
sim:/decode/RegWrite \
sim:/decode/SPPointer \
sim:/decode/interruptsignal \
sim:/decode/pcSource \
sim:/decode/rtisignal \
sim:/decode/FreeProtectStore \
sim:/decode/Swap \
sim:/decode/MemAddress \
sim:/decode/Ret \
sim:/decode/opcode \
sim:/decode/RAdd1 \
sim:/decode/RAdd2 \
sim:/decode/WAdd1 \
sim:/decode/WAdd2 \
sim:/decode/ExtendedImmediate \
sim:/decode/WData1 \
sim:/decode/WData2 \
sim:/decode/PredictorInput \
sim:/decode/PredictorOutput
force -freeze sim:/decode/Clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/decode/Rst 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /decode/RegFile1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /decode/RegFile1
force -freeze sim:/decode/Rst 0 0
force -freeze sim:/decode/writeBackEnable 1 0
force -freeze sim:/decode/PredictorEnable 0 0
force -freeze sim:/decode/Instruction 0010100000010100 0
force -freeze sim:/decode/writeport1 01010100000000000000000000000010 0
force -freeze sim:/decode/writeport2 11010100000000000000000000000010 0
force -freeze sim:/decode/WriteAdd1 001 0
force -freeze sim:/decode/WriteAdd2 010 0
force -freeze sim:/decode/Flush 0 0
force -freeze sim:/decode/Swaped 0 0
run
force -freeze sim:/decode/Instruction 0001010000010000 0
force -freeze sim:/decode/Swaped 1 0
run
run
quit -sim
# End time: 16:03:24 on May 04,2024, Elapsed time: 1:01:57
# Errors: 0, Warnings: 5
# Compile of Memory.vhd failed with 2 errors.
# Compile of Memory.vhd failed with 1 errors.
# Compile of Memory.vhd was successful.
