### Logic Simulation
+ [Verilator](https://www.veripool.org/wiki/verilator) (Wilson Snyder), under [GNU Lesser General Public License v3.0](https://github.com/verilator/verilator/blob/master/LICENSE)
  - A fast free Verilog/SystemVerilog simulator.
+ [Cascade](https://github.com/vmware-archive/cascade) (VMware), under [BSD 2-Clause License](https://github.com/vmware-archive/cascade/blob/master/LICENSE.txt)
  - A Just-In-Time Compiler for Verilog from VMware Research.
+ [CVC](http://www.tachyon-da.com/what-is-cvc/) (Tachyon DA), under [Modified Artistic Open Source Software License](http://www.tachyon-da.com/licensing-faq/)
  - CVC is a full IEEE 1364 2005 compliant Verilog Hardware Description Language (HDL) simulator that compilesVerilog to native X86_64 machine instructions which are executed as a simple native Linux binary.
  - Mirror of OSS CVC https://github.com/cambridgehackers/open-src-cvc
+ OSFPGA [GHDL](https://github.com/ghdl/ghdl), under [GNU General Public License v2.0](https://github.com/ghdl/ghdl/blob/master/COPYING.md)
  - The open-source analyzer, compiler, simulator and (experimental) synthesizer for VHDL.
+ [FreeHDL](http://freehdl.seul.org/)
  - A free, open source, GPL'ed VHDL simulator for Linux.
+ [TkGate](https://github.com/bnoordhuis/tkgate), under [GNU General Public License v2.0](https://github.com/bnoordhuis/tkgate/blob/master/COPYING)
  - A digital circuit editor and simulator with a Tcl/Tk-based interface.
+ [logisim-evolution](https://github.com/reds-heig/logisim-evolution) (a group of Swiss institutes), under [GNU General Public License v3.0](https://github.com/reds-heig/logisim-evolution/blob/master/LICENSE.md)
  - Logisim is an educational tool for designing and simulating digital logic circuits.
+ [DigitalJS](https://github.com/tilk/digitaljs) (U of Wrocław), under [BSD 2-Clause "Simplified" License](https://github.com/tilk/digitaljs/blob/master/LICENSE)
  - Teaching-focused digital circuit simulator
+ Icarus Verilog and EpicSim in [标准格式](../../flow/standard/)

### Wave Viewer
+ [GTKWave](https://github.com/gtkwave/gtkwave), under [GNU General Public License v2.0](https://github.com/gtkwave/gtkwave/blob/master/LICENSE)
  - A fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard Verilog VCD/EVCD files and allows their viewing.
+ [Ligeia](https://github.com/lachlansneff/ligeia) (Lachlan Sneff), under [Mozilla Public License 2.0](https://github.com/lachlansneff/ligeia/blob/main/LICENSE)
  - A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
+ [WaveDrom](https://github.com/wavedrom/wavedrom), under [MIT License](https://github.com/wavedrom/wavedrom/blob/master/LICENSE)
  - A Free and Open Source online digital timing diagram (waveform) rendering engine that uses javascript, HTML5 and SVG to convert a WaveJSON input text description into SVG vector graphics.
+ [open-logic-bit](https://github.com/ultraembedded/openlogicbit), under [Apache License v2.0](https://github.com/ultraembedded/openlogicbit/blob/main/LICENSE)
  - Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.
