<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="/home/bjoern/git/isol_dma/zedboard_example/zedboard_example.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="8c4c4b3f165e4a81a60edf7477a69fcf"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="SimulatorLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="em.avnet.com:zed:part0:1.3"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/zedboard_example.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/zedboard_example.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="zed"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="1"/>
    <Option Name="WTModelSimExportSim" Val="1"/>
    <Option Name="WTQuestaExportSim" Val="1"/>
    <Option Name="WTIesExportSim" Val="1"/>
    <Option Name="WTVcsExportSim" Val="1"/>
    <Option Name="WTRivieraExportSim" Val="1"/>
    <Option Name="WTActivehdlExportSim" Val="1"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/new/axis_buffer.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../layout_project/layout_project.srcs/sources_1/new/axis_buffer.vhd"/>
          <Attr Name="ImportTime" Val="1495624362"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/new/axis_lut_buffer.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../layout_project/layout_project.srcs/sources_1/new/axis_lut_buffer.vhd"/>
          <Attr Name="ImportTime" Val="1495624362"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/new/pr_axis_loopback.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../layout_project/layout_project.srcs/sources_1/new/pr_axis_loopback.vhd"/>
          <Attr Name="ImportTime" Val="1495624362"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/new/pr_axis.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../layout_project/layout_project.srcs/sources_1/new/pr_axis.vhd"/>
          <Attr Name="ImportTime" Val="1496317914"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/new/pr_axis_buffer.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../layout_project/layout_project.srcs/sources_1/new/pr_axis_buffer.vhd"/>
          <Attr Name="ImportTime" Val="1496317914"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/BD_PR_3/BD_PR_3.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="ip/BD_PR_3_xbar_0/BD_PR_3_xbar_0.xci">
          <Proxy FileSetName="BD_PR_3_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="ip/BD_PR_3_auto_us_0/BD_PR_3_auto_us_0.xci"/>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="ip/BD_PR_3_axi_dma_2_0/BD_PR_3_axi_dma_2_0.xci">
          <Proxy FileSetName="BD_PR_3_axi_dma_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="ip/BD_PR_3_auto_us_2/BD_PR_3_auto_us_2.xci"/>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="hw_handoff/BD_PR_3_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="ip/BD_PR_3_axi_dma_1_0/BD_PR_3_axi_dma_1_0.xci">
          <Proxy FileSetName="BD_PR_3_axi_dma_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="hw_handoff/BD_PR_3.hwh"/>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="ip/BD_PR_3_auto_pc_0/BD_PR_3_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="ip/BD_PR_3_auto_pc_1/BD_PR_3_auto_pc_1.xci"/>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="ip/BD_PR_3_processing_system7_0_0/BD_PR_3_processing_system7_0_0.xci">
          <Proxy FileSetName="BD_PR_3_processing_system7_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="hdl/BD_PR_3.vhd"/>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="ip/BD_PR_3_auto_us_1/BD_PR_3_auto_us_1.xci"/>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="ip/BD_PR_3_auto_us_4/BD_PR_3_auto_us_4.xci"/>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="ip/BD_PR_3_auto_us_5/BD_PR_3_auto_us_5.xci"/>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="ip/BD_PR_3_auto_us_3/BD_PR_3_auto_us_3.xci"/>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="ip/BD_PR_3_xbar_1/BD_PR_3_xbar_1.xci">
          <Proxy FileSetName="BD_PR_3_xbar_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="ip/BD_PR_3_IRQ_Concat_0/BD_PR_3_IRQ_Concat_0.xci">
          <Proxy FileSetName="BD_PR_3_IRQ_Concat_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="hdl/BD_PR_3.hwdef"/>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="BD_PR_3_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="ip/BD_PR_3_rst_ps7_0_100M_0/BD_PR_3_rst_ps7_0_100M_0.xci">
          <Proxy FileSetName="BD_PR_3_rst_ps7_0_100M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="ip/BD_PR_3_axi_dma_0_0/BD_PR_3_axi_dma_0_0.xci">
          <Proxy FileSetName="BD_PR_3_axi_dma_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="ip/BD_PR_3_ps7_0_axi_periph_0/BD_PR_3_ps7_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="BD_PR_3.bd" FileRelPathName="ip/BD_PR_3_axi_mem_intercon_0/BD_PR_3_axi_mem_intercon_0.xci"/>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/wrapper.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../layout_project/layout_project.srcs/sources_1/imports/new/wrapper.vhd"/>
          <Attr Name="ImportTime" Val="1496317914"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="wrapper" Type="Constrs" RelSrcDir="$PSRCDIR/wrapper">
      <File Path="$PSRCDIR/wrapper/imports/wrapper/imports/new/isol.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/constrs_1/imports/wrapper/imports/new/isol.xdc"/>
          <Attr Name="ImportTime" Val="1497177256"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/wrapper/imports/wrapper/new/pr_0.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/constrs_1/imports/wrapper/new/pr_0.xdc"/>
          <Attr Name="ImportTime" Val="1497177256"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/wrapper/imports/wrapper/new/pr_1.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/constrs_1/imports/wrapper/new/pr_1.xdc"/>
          <Attr Name="ImportTime" Val="1497177256"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/wrapper/imports/wrapper/new/pr_2.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/constrs_1/imports/wrapper/new/pr_2.xdc"/>
          <Attr Name="ImportTime" Val="1497177256"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_PR_3_axi_dma_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_PR_3_axi_dma_0_0">
      <Config>
        <Option Name="TopModule" Val="BD_PR_3_axi_dma_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_PR_3_axi_dma_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_PR_3_axi_dma_1_0">
      <Config>
        <Option Name="TopModule" Val="BD_PR_3_axi_dma_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_PR_3_axi_dma_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_PR_3_axi_dma_2_0">
      <Config>
        <Option Name="TopModule" Val="BD_PR_3_axi_dma_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_PR_3_processing_system7_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_PR_3_processing_system7_0_0">
      <Config>
        <Option Name="TopModule" Val="BD_PR_3_processing_system7_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_PR_3_rst_ps7_0_100M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_PR_3_rst_ps7_0_100M_0">
      <Config>
        <Option Name="TopModule" Val="BD_PR_3_rst_ps7_0_100M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_PR_3_IRQ_Concat_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_PR_3_IRQ_Concat_0">
      <Config>
        <Option Name="TopModule" Val="BD_PR_3_IRQ_Concat_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_PR_3_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_PR_3_xbar_0">
      <Config>
        <Option Name="TopModule" Val="BD_PR_3_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="BD_PR_3_xbar_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/BD_PR_3_xbar_1">
      <Config>
        <Option Name="TopModule" Val="BD_PR_3_xbar_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="wrapper" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_PR_3_axi_dma_0_0_synth_1" Type="Ft3:Synth" SrcSet="BD_PR_3_axi_dma_0_0" Part="xc7z020clg484-1" ConstrsSet="BD_PR_3_axi_dma_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_PR_3_axi_dma_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_PR_3_axi_dma_1_0_synth_1" Type="Ft3:Synth" SrcSet="BD_PR_3_axi_dma_1_0" Part="xc7z020clg484-1" ConstrsSet="BD_PR_3_axi_dma_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_PR_3_axi_dma_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_PR_3_axi_dma_2_0_synth_1" Type="Ft3:Synth" SrcSet="BD_PR_3_axi_dma_2_0" Part="xc7z020clg484-1" ConstrsSet="BD_PR_3_axi_dma_2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_PR_3_axi_dma_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_PR_3_processing_system7_0_0_synth_1" Type="Ft3:Synth" SrcSet="BD_PR_3_processing_system7_0_0" Part="xc7z020clg484-1" ConstrsSet="BD_PR_3_processing_system7_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_PR_3_processing_system7_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_PR_3_rst_ps7_0_100M_0_synth_1" Type="Ft3:Synth" SrcSet="BD_PR_3_rst_ps7_0_100M_0" Part="xc7z020clg484-1" ConstrsSet="BD_PR_3_rst_ps7_0_100M_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_PR_3_rst_ps7_0_100M_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_PR_3_IRQ_Concat_0_synth_1" Type="Ft3:Synth" SrcSet="BD_PR_3_IRQ_Concat_0" Part="xc7z020clg484-1" ConstrsSet="BD_PR_3_IRQ_Concat_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_PR_3_IRQ_Concat_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_PR_3_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="BD_PR_3_xbar_0" Part="xc7z020clg484-1" ConstrsSet="BD_PR_3_xbar_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_PR_3_xbar_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_PR_3_xbar_1_synth_1" Type="Ft3:Synth" SrcSet="BD_PR_3_xbar_1" Part="xc7z020clg484-1" ConstrsSet="BD_PR_3_xbar_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/BD_PR_3_xbar_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="wrapper" Description="Default settings for Implementation." State="current" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_PR_3_axi_dma_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_PR_3_axi_dma_0_0" Description="Default settings for Implementation." SynthRun="BD_PR_3_axi_dma_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_PR_3_axi_dma_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_PR_3_axi_dma_1_0" Description="Default settings for Implementation." SynthRun="BD_PR_3_axi_dma_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_PR_3_axi_dma_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_PR_3_axi_dma_2_0" Description="Default settings for Implementation." SynthRun="BD_PR_3_axi_dma_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_PR_3_processing_system7_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_PR_3_processing_system7_0_0" Description="Default settings for Implementation." SynthRun="BD_PR_3_processing_system7_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_PR_3_rst_ps7_0_100M_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_PR_3_rst_ps7_0_100M_0" Description="Default settings for Implementation." SynthRun="BD_PR_3_rst_ps7_0_100M_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_PR_3_IRQ_Concat_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_PR_3_IRQ_Concat_0" Description="Default settings for Implementation." SynthRun="BD_PR_3_IRQ_Concat_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_PR_3_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_PR_3_xbar_0" Description="Default settings for Implementation." SynthRun="BD_PR_3_xbar_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="BD_PR_3_xbar_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="BD_PR_3_xbar_1" Description="Default settings for Implementation." SynthRun="BD_PR_3_xbar_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
