# ğŸ“ Week-2-BabySoC-Fundamentals-Functional-Modelling

<div align="center">

[![License](https://img.shields.io/badge/License-MIT-blue.svg)](LICENSE)
[![RISC-V](https://img.shields.io/badge/Architecture-RISC--V-orange?style=flat-square)](https://riscv.org/)
[![Sky130](https://img.shields.io/badge/Process-Sky130-green)](https://skywater-pdk.readthedocs.io/)

</div>

<br>

## ğŸ“œ Table of Contents

1. [Introduction](#id1)
2. [What is a System-on-Chip (SoC)?](#id2)
3. [Components of a Typical SoC](#id3)

   * [Central Processing Unit (CPU)](#id3.1)
   * [Memory Subsystem](#id3.2)
   * [Graphics Processing Unit (GPU)](#id3.3)
   * [Digital Signal Processor (DSP)](#id3.4)
   * [I/O Interfaces](#id3.5)
   * [Power Management Units](#id3.6)
   * [Special Features](#id3.7)
     
4. [Why SoCs Are Important](#id4)
5. [Types of SoCs](#id5)
6. [SoC Design Flow](#id6)
7. [Introduction to BabySoC](#id7)
8. [VSDBabySoC Architecture](#id8)

   * [RVMYTH CPU](#id8.1)
   * [Phase-Locked Loop (PLL)](#id8.2)
   * [Digital-to-Analog Converter (DAC)](#id8.3)
     
9. [Functional Modelling in SoC Design](#id9)
10. [Learning Outcomes from BabySoC](#id10)
11. [Practical Applications](#id11)
12. [Connection to Professional Practice](#id12)
13. [VSDBabySoC â€“ A Tiny RISC-V System-on-Chip](#id13)
14. [Project Structure](#id14)
15. [Setup & TL-Verilog Conversion](#id15)
16. [Simulation Flow](#id16)
17. [Pre-Synthesis Simulation](#id17)
18. [Post-Synthesis Simulation](#id18)
19. [Key Signals to Observe](#id19)
20. [Instruction Program Driving BabySoC](#id20)
21. [Execution Timeline](#id21)
22. [Simulation Images](#id21.1)
23. [Troubleshooting](#id22)
24. [Summary](#id23)
25. [Conclusion](#id23.1)
26. [References](#id24)

<br>

<a id="id1"></a>
## ğŸŒŸ Introduction

**VSDBabySoC** is a **compact educational System-on-Chip** designed to teach **fundamental SoC concepts** while retaining **real-world functionality**. It integrates:

* ğŸ§  **RVMYTH CPU Core** â€“ A synthesizable 32-bit RISC-V processor
* â±ï¸ **Phase-Locked Loop (PLL)** â€“ Ensures stable clocking and synchronization
* ğŸš **10-bit DAC** â€“ Bridges digital computation to analog output

The project provides **hands-on experience** with digital, analog, and mixed-signal design, functional modeling, and SoC integration. It is perfect for:

* Students learning **CPU, memory, and peripheral interactions**
* Engineers exploring **functional modeling before RTL and physical design**
* Understanding **clock distribution, analog interfacing, and pipeline design**

<br>

<a id="id2"></a>
## ğŸ¤” What is a System-on-Chip (SoC)?

A **System-on-Chip (SoC)** integrates all essential computing components into a **single silicon die**, replacing multi-chip board-level designs. Instead of connecting discrete chips for CPU, GPU, memory, I/O, and peripherals, a modern SoC consolidates them, yielding:

* **Compact Size:** Fits complex systems in packages smaller than a fingernail
* **Energy Efficiency:** On-chip communication drastically reduces power
* **High Performance:** Low-latency connections between components
* **Cost Savings:** Fewer parts, simpler boards, lower assembly/test costs
* **Reliability:** Fewer connectors reduce failure points

ğŸ’¡ **Analogy:** An SoC is like a **self-sustaining smart city**:

| SoC Component | City Analogy                          |
| ------------- | ------------------------------------- |
| CPU           | City Hall (decision-making)           |
| Memory        | Library (knowledge storage)           |
| I/O           | Roads & Highways (data transport)     |
| GPU           | Art District (visual creativity)      |
| DSP           | Concert Hall (signal processing)      |
| Power Mgmt.   | Power Station (energy supply)         |
| Connectivity  | Airports/Ports (global communication) |

**Applications:** Smartphones, tablets, wearables, IoT devices, automotive embedded systems.
**Challenges:** Thermal management, design complexity, limited flexibility post-fabrication.

<br>

<a id="id3"></a>
## ğŸ› ï¸ Components of a Typical SoC

<a id="id3.1"></a>
### Central Processing Unit (CPU)

* **Core of computation:** Executes instructions, handles memory and I/O
* **Heterogeneous architecture:** High-performance + energy-efficient cores
* **BabySoC Implementation:** RVMYTH CPU, a simple, synthesizable 32-bit RISC-V processor for education

**Key Learning:** Instruction execution, register file architecture, pipeline hazards, and I/O interfacing.

<br>

<a id="id3.2"></a>
### Memory Subsystem

* **On-chip Cache:** Reduces latency, critical for performance
* **Memory Controllers:** Manage DRAM protocols, refresh cycles, error correction
* **ROM / Flash:** Store bootloader, firmware, and persistent program code

**Key Learning:** Memory hierarchies, access timing, and interface protocols.

<br>

<a id="id3.3"></a>
### Graphics Processing Unit (GPU)

* Handles **parallel processing** for image/video rendering
* Useful for general-purpose parallel workloads (AI, physics simulations)
* BabySoC does not include a GPU, but understanding its function is crucial in modern SoCs.

<br>

<a id="id3.4"></a>
### Digital Signal Processor (DSP)

* Optimized for **signal processing**: audio, video, communications
* Performs filtering, FFT, noise reduction efficiently
* Exposes students to domain-specific accelerators in SoCs.

<br>

<a id="id3.5"></a>
### Input/Output (I/O) Interfaces

* Digital interfaces: UART, SPI, I2C, GPIO
* Analog interfaces: DACs, ADCs for real-world signals
* BabySoC includes a **10-bit DAC** for analog output

<br>

<a id="id3.6"></a>
### Power Management Units (PMU)

* Optimizes energy consumption
* Supports **clock gating, dynamic voltage/frequency scaling (DVFS)**
* Ensures battery-powered devices last longer

<br>

<a id="id3.7"></a>
### Special Features

* Connectivity: Wi-Fi, Bluetooth
* Security: Encryption, authentication modules
* Accelerators: AI, cryptography, video codecs
* BabySoC focuses on fundamentals, but these features show modern SoC complexity.

<br>

<a id="id4"></a>
## ğŸ¯ Why SoCs Are Important

| Feature              | Benefit                               |
| -------------------- | ------------------------------------- |
| ğŸ“¦ Compactness       | Mobile & embedded devices             |
| ğŸ”‹ Energy Efficiency | Extended battery life                 |
| âš¡ High Performance   | Reduced latency and faster processing |
| ğŸ’° Cost-Effective    | Replaces multiple discrete components |
| âœ… Reliable           | Fewer points of failure               |

<br>

<a id="id5"></a>
## ğŸ§© Types of SoCs

1. **Microcontroller-based:** Low-power, small-scale control
2. **Microprocessor-based:** Runs OS, multitasking (smartphones, tablets)
3. **Application-Specific SoC (ASIC):** Domain-optimized for AI, automotive, networking

<br>

<a id="id6"></a>
## ğŸŒ€ SoC Design Flow

1. **Architectural Specification:** Define system goals, performance, interfaces
2. **Functional Modeling:** High-level behavioral validation (C++, SystemC, Python, MATLAB)
3. **RTL Design:** Synthesizable implementation in Verilog/VHDL
4. **Verification:** Simulation, formal verification, test coverage analysis
5. **Synthesis:** Convert RTL to gate-level netlist
6. **Physical Design:** Placement, routing, timing closure
7. **Fabrication & Testing:** Validate silicon against specs

**Functional Modeling:** Key to validating design early, reducing costly late-stage errors.

<br>

<a id="id7"></a>
## ğŸ‘¶ Introduction to BabySoC

**VSDBabySoC** is an **educational, simplified RISC-V SoC**, including:

* RVMYTH CPU â€“ a functional 32-bit RISC-V processor
* 8Ã— PLL â€“ stable, high-frequency clock generation
* 10-bit DAC â€“ analog output for tangible results

Designed for **learning-by-doing**, it exposes students to CPU design, clocking, and digital-to-analog conversion in a minimal, manageable platform.

<br>

<a id="id8"></a>
## ğŸ§© VSDBabySoC Architecture

```
Reference Clock â†’ [ PLL ] â†’ [ RVMYTH CPU ] â†’ r17 â†’ [ 10-bit DAC ] â†’ Analog Output
```

**Component Roles:**

| Component  | Functionality                                             |
| ---------- | --------------------------------------------------------- |
| RVMYTH CPU | Executes instructions, drives r17 register for DAC output |
| PLL        | Generates high-speed, stable system clock                 |
| DAC        | Converts 10-bit digital values to analog voltage          |

ğŸ’¡ **Analogy:** CPU = brain, PLL = heartbeat, DAC = voice

<br>

<a id="id8.1"></a>
### RVMYTH CPU

* **Pipeline-based, 32 registers (RISC-V spec)**
* Executes arithmetic, logic, load/store, branch instructions
* Drives **r17 register** for DAC output
* Demonstrates **instruction execution, register management, and I/O interfacing**

<br>

<a id="id8.2"></a>
### Phase-Locked Loop (PLL)

* **Generates stable clock** at 8Ã— reference frequency
* Components: Phase Frequency Detector, Charge Pump, VCO, Frequency Divider
* **Benefits:** Reduces jitter, supports multiple frequencies, compensates for temperature/voltage variations
<br>

<img width="1205" height="712" alt="Screenshot from 2025-10-04 21-26-14" src="https://github.com/user-attachments/assets/70e1a181-b344-4d4b-b87b-2eef12bd9ca9" />

<br>

<a id="id8.3"></a>
### Digital-to-Analog Converter (DAC)

* **10-bit resolution (1024 levels)**
* Implements **R-2R Ladder network** for accurate, scalable conversion
* Converts CPU output into measurable analog signals
* Introduces **mixed-signal design considerations:** noise, reference stability, layout precision
<br>

<img width="934" height="209" alt="Screenshot from 2025-10-04 21-29-15" src="https://github.com/user-attachments/assets/3f224bc7-6e82-47ba-beb8-10f8727b0626" />

<img width="1344" height="768" alt="generated-image (2)" src="https://github.com/user-attachments/assets/f3f7d6f2-5c67-42ef-b88d-90a2bd79d220" />


<br>

<a id="id9"></a>

## ğŸ§ª Functional Modelling in SoC Design

**Purpose:** Early validation before RTL and physical design.

* Verify system behavior
* Analyze CPU instruction execution
* Simulate PLL locking and DAC output
* Identify timing, interface, and data flow issues

**Benefits:** Reduces errors, accelerates learning, provides a **golden reference** for RTL verification.

<br>

<a id="id10"></a>

## ğŸ¯ Learning Outcomes from BabySoC

1. Understanding **CPU pipeline, registers, and instruction flow**
2. Mastering **clocking and PLL design principles**
3. Exploring **digital-to-analog conversion techniques**
4. Integrating **heterogeneous SoC components**
5. Applying **functional modeling** to validate systems

<br>

<a id="id11"></a>
## âš¡ Practical Applications

* **Signal Generation:** Test patterns for analog circuits
* **Control Systems:** Generate control voltages
* **Algorithm Development:** DSP, waveform synthesis
* **Research Platform:** Explore PLL/DAC variations, low-power techniques

<br>

<a id="id12"></a>
## ğŸ­ Connection to Professional Practice

* Interfacing CPU with peripherals
* Managing **clock distribution**
* Handling **mixed-signal challenges**
* Following **systematic design flows**
* Making **architecture vs. implementation trade-offs**
* Using HDL and **EDA tools** for design, synthesis, and analysis

<br>

<a id="id13"></a>

## ğŸ§© VSDBabySoC Architecture

ğŸŒŸ Introduction

In the world of chip design, even the simplest SoC can teach us how digital and analog domains come together on silicon.
VSDBabySoC is a compact educational SoC that integrates three key blocks:

ğŸ§  RVMYTH Core â€“ a lightweight RISC-V CPU
â±ï¸ 8Ã— PLL â€“ stable clock generation
ğŸš 10-bit DAC â€“ digital-to-analog interface
ğŸ‘‰ The mission: test open-source IPs in combination and demonstrate digital-to-analog control on Sky130 technology.

### Block Diagram
<img width="2270" height="1260" alt="vsdbabysoc_block_diagram" src="https://github.com/user-attachments/assets/0a7c8bf6-a5a9-4f0f-b374-d910cff17d5d" />



<br>

ğŸ§© What Makes Up VSDBabySoC?

At its heart, VSDBabySoC is a mini-System-on-Chip:

RVMYTH (RISC-V CPU Core) ğŸ§ 

Fetches & executes instructions
Drives output data through register r17
Phase-Locked Loop (PLL) â±ï¸

Generates a clean, stable internal clock from an input source
Digital-to-Analog Converter (DAC) ğŸš

Takes the 10-bit value from the CPU (r17) and outputs a proportional analog voltage
ğŸ’¡ Concept:
Think of the CPU as the brain, the PLL as the heartbeat, and the DAC as the voice â€” all working together to make the chip "speak" in analog.


<br>

<a id="id14"></a>
## ğŸ“‚ Project Structure

```
VSDBabySoC/
â”œâ”€â”€ Makefile
â”œâ”€â”€ output
â”‚Â Â  â”œâ”€â”€ compiled_tlv
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ rvmyth_gen.v
â”‚Â Â  â”‚Â Â  â””â”€â”€ rvmyth.v
â”‚Â Â  â”œâ”€â”€ pre_synth_sim
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ pre_synth_sim.out
â”‚Â Â  â”‚Â Â  â””â”€â”€ pre_synth_sim.vcd
â”‚Â Â  â””â”€â”€ synth
â”‚Â Â      â”œâ”€â”€ synth.log
â”‚Â Â      â””â”€â”€ vsdbabysoc.synth.v
â””â”€â”€ src
    â”œâ”€â”€ gds
    â”‚Â Â  â”œâ”€â”€ avsddac.gds
    â”‚Â Â  â””â”€â”€ avsdpll.gds
    â”œâ”€â”€ gls_model
    â”‚Â Â  â”œâ”€â”€ primitives.v
    â”‚Â Â  â””â”€â”€ sky130_fd_sc_hd.v
    â”œâ”€â”€ include
    â”‚Â Â  â”œâ”€â”€ sandpiper_gen.vh
    â”‚Â Â  â”œâ”€â”€ sandpiper.vh
    â”‚Â Â  â”œâ”€â”€ sp_default.vh
    â”‚Â Â  â””â”€â”€ sp_verilog.vh
    â”œâ”€â”€ layout_conf
    â”‚Â Â  â”œâ”€â”€ rvmyth
    â”‚Â Â  â”‚Â Â  â”œâ”€â”€ config.tcl
    â”‚Â Â  â”‚Â Â  â””â”€â”€ pin_order.cfg
    â”‚Â Â  â””â”€â”€ vsdbabysoc
    â”‚Â Â      â”œâ”€â”€ config.tcl
    â”‚Â Â      â”œâ”€â”€ macro.cfg
    â”‚Â Â      â””â”€â”€ pin_order.cfg
    â”œâ”€â”€ lef
    â”‚Â Â  â”œâ”€â”€ avsddac.lef
    â”‚Â Â  â””â”€â”€ avsdpll.lef
    â”œâ”€â”€ lib
    â”‚Â Â  â”œâ”€â”€ avsddac.lib
    â”‚Â Â  â”œâ”€â”€ avsdpll.lib
    â”‚Â Â  â””â”€â”€ sky130_fd_sc_hd__tt_025C_1v80.lib
    â”œâ”€â”€ module
    â”‚Â Â  â”œâ”€â”€ avsddac.v
    â”‚Â Â  â”œâ”€â”€ avsdpll.v
    â”‚Â Â  â”œâ”€â”€ clk_gate.v
    â”‚Â Â  â”œâ”€â”€ pseudo_rand_gen.sv
    â”‚Â Â  â”œâ”€â”€ pseudo_rand.sv
    â”‚Â Â  â”œâ”€â”€ rvmyth.tlv
    â”‚Â Â  â”œâ”€â”€ testbench.rvmyth.post-routing.v
    â”‚Â Â  â”œâ”€â”€ testbench.v
    â”‚Â Â  â””â”€â”€ vsdbabysoc.v
    â”œâ”€â”€ script
    â”‚Â Â  â”œâ”€â”€ sta.conf
    â”‚Â Â  â”œâ”€â”€ verilog_to_lib.pl
    â”‚Â Â  â””â”€â”€ yosys.ys
    â””â”€â”€ sdc
        â”œâ”€â”€ vsdbabysoc_layout.sdc
        â””â”€â”€ vsdbabysoc_synthesis.sdc

```

<br>

<a id="id15"></a>
## ğŸ› ï¸ Setup & TL-Verilog Conversion

1. **Clone the Project**

```bash
git clone https://github.com/manili/VSDBabySoC.git
cd VSDBabySoC/
```

2. **Install Python Tools**

```bash
sudo apt update
sudo apt install python3-venv python3-pip
python3 -m venv sp_env
source sp_env/bin/activate
pip install pyyaml click sandpiper-saas
```

3. **Convert TL-Verilog to Verilog**

```bash
sandpiper-saas -i ./src/module/*.tlv -o rvmyth.v --bestsv --noline -p verilog --outdir ./src/module/
```

<br>

<a id="id16"></a>
## ğŸ§ª Simulation Flow

<a id="id17"></a>
### Pre-Synthesis Simulation

```bash
make pre_synth_sim
gtkwave output/pre_synth_sim/pre_synth_sim.vcd
```
<img width="1920" height="1080" alt="Screenshot from 2025-10-01 11-08-10" src="https://github.com/user-attachments/assets/b5e0c1e7-5ed7-4413-bd85-3929e06f784a" />

This screenshot demonstrates the process of cloning a GitHub repository and running a Verilog simulation workflow for the VSDBabySoC project using a Linux terminal. The terminal shows commands for cloning the repository, changing directories, running the Makefile to invoke synthesis, and launching GTKWave to view simulation results. This setup highlights a typical open-source FPGA/ASIC development flow, featuring source translation and waveform analysis tools for RTL design verification.

<br>


<img width="1920" height="1080" alt="image 2" src="https://github.com/user-attachments/assets/7fd3069f-c739-4694-9f8c-d2e1af601203" />


This screenshot displays simulation results using GTKWave, showcasing various signal waveforms for the VSDBabySoC design. The wave window illustrates digital signals such as clock (CLK), reset, and the output (OUT), as well as a 10-bit bus (RV_TO_DAC[9:0]). It visually confirms the behavior and timing relationships among these signals, aiding in functional verification of the RTL design.


<br>

<img width="1920" height="1080" alt="Screenshot from 2025-10-01 12-11-54" src="https://github.com/user-attachments/assets/578e6a25-4f93-405e-93c9-cc801aee04ad" />


This image shows the terminal and the GTKWave window side by side. The terminal documents the simulation run and launch of GTKWave, while the GTKWave window displays the resulting signal waveforms of the digital design. This layout provides a clear overview of both command-line workflow steps and simulation outcomes for effective RTL verification.





<br>

<a id="id18"></a>
### Post-Synthesis Simulation

```bash
make synth
make pre_synth_sim
gtkwave output/pre_synth_sim/pre_synth_sim.vcd
```

<img width="1920" height="1080" alt="Screenshot from 2025-10-01 12-03-11" src="https://github.com/user-attachments/assets/5b69ea7d-2b62-41cd-a337-0140928ddf5f" />

<br>

<img width="1920" height="1080" alt="Screenshot from 2025-10-01 12-03-27" src="https://github.com/user-attachments/assets/1ad015c2-c55a-472c-baab-fd7302523efc" />

<br>

<img width="1920" height="1080" alt="Screenshot from 2025-10-01 12-03-57" src="https://github.com/user-attachments/assets/f58de120-7c0a-49a2-8326-0132f453be96" />

This sequence of screenshots collectively documents the synthesis workflow for a chip design using open-source tools on a Linux terminal. It begins with the initial setup and execution of the Yosys Open Synthesis Suite, detailing the licensing information and script launch for Verilog design synthesis. Next, it illustrates the synthesis command running via a scripted flow, utilizing Docker to invoke OpenLane, and demonstrates how the Yosys suite is executed and its output redirected for loggingâ€”showcasing integration of open-source tools in ASIC design. Finally, it presents a synthesis summary: the mapping of RTL designs to standard cells such as NANDs, NORs, muxes, and flip-flops, resource statistics, and backend completion details, effectively summarizing logic mapping and usage in the synthesized project

<br>

<img width="1920" height="1080" alt="Screenshot from 2025-10-01 12-09-54" src="https://github.com/user-attachments/assets/b501aa43-f19e-427c-9cbc-cc02b91fa239" />

This screenshot shows post-synthesis simulation results for the VSDBabySoC design in GTKWave. The waveforms represent key digital signals after the design has been synthesized. The left panel includes signals from the testbench and core module, including clock (CLK), reset, and a 10-bit output bus (OUT[9:0]). The wave window on the right visualizes the transitions and timing of these signals, allowing verification that the synthesized netlist maintains correct functional behavior as in the pre-synthesis RTL. This step is critical to ensure the implementation remains true to the original design specification.


<br>

<img width="1920" height="1080" alt="Screenshot from 2025-10-01 12-19-13" src="https://github.com/user-attachments/assets/1b905394-1d0e-43be-9452-0f82694c0bbb" />

This screenshot shows the synthesis statistics for the "vsdbabysoc" design after running the synthesis tool. It lists detailed information such as the total number of wires (4737), wire bits (6211), and standard cells (5913) used in the synthesized digital circuit. The breakdown includes a count of each type of cell from the Sky130 standard cell libraryâ€”such as logic gates, flip-flops, multiplexers, and custom blocks like "avsdac" and "avsdp1." These statistics help understand the hardware resource utilization and logic composition of the final synthesized netlist.
<a id="id20"></a>


<br>

<img width="1920" height="1080" alt="Screenshot from 2025-10-01 12-09-48" src="https://github.com/user-attachments/assets/d99b7bfe-702f-44cd-94f4-708490735292" />

This screenshot shows the post-synthesis simulation environment for the VSDBabySoC design, with the terminal on the left capturing the synthesis and simulation commands and GTKWave on the right displaying signal waveforms. The layout clearly demonstrates the workflow of running the synthesized netlist simulation and visually verifying signal behavior in GTKWave, validating that the final implementation matches the intended RTL design.


<br>

<a id="id19"></a>
### Key Signals to Observe

| Signal         | Description          |
| -------------- | -------------------- |
| â±ï¸ CLK            | Input clock from PLL |
| ğŸ”„ reset          | Reset signal         |
| ğŸš OUT            | DAC output           |
| ğŸ”¢ RV_TO_DAC[9:0] | CPU r17 â†’ DAC input  |

<br>

<a id="id20"></a>
## ğŸ”„ Instruction Program Driving BabySoC

| #   | Instruction      | Action             |
| --- | ---------------- | ------------------ |
| 0   | ADDI r9, r0, 1   | r9 = 1             |
| 1   | ADDI r10, r0, 43 | Loop limit = 43    |
| 2   | ADDI r11, r0, 0  | Initialize counter |
| 3   | ADDI r17, r0, 0  | DAC input = 0      |
| ... | ...              | ...                |
| 12  | BEQ r0, r0, ...  | Infinite loop      |


<a id="id21"></a>
### Execution Timeline

| Phase       | r17 Value | Behavior           |
| ----------- | --------- | ------------------ |
| Ramp        | 0 â†’ 903   | Monotonic increase |
| Peak        | 946       | Maximum output     |
| Oscillation | 903 Â± r11 | Decaying waveform  |
| Final       | 903       | Steady hold        |

**DAC Conversion Formula:**

V_OUT = (r17 / 1023) Ã— V_REF_SPAN,  where  V_REF_SPAN = 1.0 V

<br>

<a id="id21.1"></a>
### Simulation Images
<br>

<img width="1920" height="1080" alt="vsdbabysoc" src="https://github.com/user-attachments/assets/6696be58-2ee1-4545-b0c8-8bda55cac7a7" />

This image shows the top-level simulation of the VSDBabySoC testbench in GTKWave. The 'vsdbabysoc_tb' entity contains hierarchical blocks such as core, dac, and pll. The signals displayed correspond to SoC-level interconnections, enabling verification of integrated system functionality and signal propagation across the full chip.

<br>

<img width="1920" height="1080" alt="uut" src="https://github.com/user-attachments/assets/46fb8e0b-5022-42c4-a281-f350dc5e26e3" />

This image shows GTKWave simulation of the "uut" (unit under test), a mid-level module in the design hierarchy. Signal names cover digital and analog connections to and from the unit, including clock, enable, reference, data bus RV_TO_DAC[9:0], and VCO_IN. The waveform visualization assists in debugging and validating correct module-level interactions prior to full system integration.



<br>

<img width="1920" height="1080" alt="core" src="https://github.com/user-attachments/assets/6c65d744-6f54-447e-bb0f-0500be831490" />

This screenshot dives deeper into the RISC-V core block's RTL simulation, revealing internal signal activity. It displays a comprehensive set of bus and control signals related to instruction fetch/decode, register addressing, ALU operations, memory interface, and pipeline control. This is key for detailed functional verification of the microprocessor unit before and after synthesis.

<br>

<img width="1920" height="1080" alt="dac" src="https://github.com/user-attachments/assets/4fd1afe3-53ef-457b-983b-9385c55b7a73" />
This screenshot focuses on the "dac" (Digital-to-Analog Converter) block within the VSDBabySoC simulation. The left pane shows digital input and control signals, such as D[9:0], Dext[10:0], EN, and OUT. The waveform window captures the timing behavior of these signals and the DAC's analog output under digital stimulus, useful for validating digital-to-analog conversion logic and output accuracy.

<br>

<img width="1920" height="1080" alt="pll" src="https://github.com/user-attachments/assets/e6c1c10d-92ea-4e55-bf2a-c44c7def654e" />

This image presents simulation waveforms for the PLL (Phase-Locked Loop) module. Key signals like CLK, ENb_CP, ENb_VCO, VCO_IN, REF, and various real-valued analog signals such as period and lastedge are plotted. This allows assessment of the PLL's frequency generation, locking behavior, and timing characteristics with respect to input reference and feedback signals.

<br>

These images together document hierarchical and subsystem-specific verification steps, allowing observation and debugging of all major blocks and their interactions in the VSDBabySoC project.

<br>



<br>
<a id="id22"></a>
## ğŸ› ï¸ Troubleshooting

* âš ï¸ **Module Redefinition:** Include files only once
* ğŸ›¤ **Path Issues:** Use absolute paths if relative paths fail
* â± **Waveform Mismatch:** Verify GTKWave format and signals

<br>

<a id="id23"></a>
### ğŸ’¡ Summary

**VSDBabySoC** provides a **hands-on, simplified learning platform** for:

* SoC fundamentals (CPU, memory, PLL, DAC)
* Functional modeling â†’ RTL â†’ simulation workflow
* Digital-to-analog interfacing
* Understanding clock synchronization, instruction execution, and SoC integration

<a id="id23.1"></a>
## ğŸ Conclusion

VSDBabySoC


provides a **foundational, hands-on platform** for understanding SoC design, spanning **digital, analog, and mixed-signal domains**.

By learning:

* How the **PLL generates stable timing**
* How the **RISC-V CPU executes instructions**
* How the **DAC converts digital output to analog signals**

â€¦students gain insights directly applicable to **real-world SoC design**, from microcontrollers to application processors and specialized accelerators.

Mastering these **fundamental concepts** in a manageable platform prepares learners for the **complex SoCs powering modern technology**.
<br>

<a id="id24"></a>
## ğŸ“š References

* [RISC-V Specifications](https://riscv.org/specifications/)
* [SkyWater Sky130 PDK](https://skywater-pdk.readthedocs.io/)
* Weste & Harris, *CMOS VLSI Design*
* [BabySoC GitHub Repository](https://github.com/manili/VSDBabySoC)


This small-scale SoC mimics real-world SoC design flows, making it **ideal for educational purposes** before tackling complex, industrial-scale designs.

