# compile vhdl design source files
vhdl xil_defaultlib  \
"sAdder_TB_func_impl.vhd" \
"../../../../../SerialAdder.srcs/sim_1/new/sAdder_TB.vhd" \

# Do not sort compile order
nosort
