Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Wed Feb 13 18:12:27 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -hold -nworst 5 -max_paths 5 -file timing_hold.txt
| Design            : wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.006        0.000                      0                 7680       12.225        0.000                       0                  8536  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 12.500}       25.000          40.000          
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.006        0.000                      0                 7680       12.225        0.000                       0                  7937  
clk_wrapper                                                                             498.562        0.000                       0                   599  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 shift_reg_tap_o/sr_p.sr_13[200]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            shift_reg_tap_o/sr_p.sr_14[200]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.071ns (27.843%)  route 0.184ns (72.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Net Delay (Source):      2.358ns (routing 1.362ns, distribution 0.996ns)
  Clock Net Delay (Destination): 2.683ns (routing 1.491ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=7936, routed)        2.358     3.188    shift_reg_tap_o/clk_c
    SLICE_X86Y478        FDRE                                         r  shift_reg_tap_o/sr_p.sr_13[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y478        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     3.259 r  shift_reg_tap_o/sr_p.sr_13[200]/Q
                         net (fo=1, routed)           0.184     3.443    shift_reg_tap_o/sr_13[200]
    SLICE_X85Y481        FDRE                                         r  shift_reg_tap_o/sr_p.sr_14[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=7936, routed)        2.683     3.824    shift_reg_tap_o/clk_c
    SLICE_X85Y481        FDRE                                         r  shift_reg_tap_o/sr_p.sr_14[200]/C
                         clock pessimism             -0.440     3.384    
    SLICE_X85Y481        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     3.437    shift_reg_tap_o/sr_p.sr_14[200]
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.443    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 shift_reg_tap_o/sr_p.sr_13[200]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            shift_reg_tap_o/sr_p.sr_14[200]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.071ns (27.843%)  route 0.184ns (72.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Net Delay (Source):      2.358ns (routing 1.362ns, distribution 0.996ns)
  Clock Net Delay (Destination): 2.683ns (routing 1.491ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=7936, routed)        2.358     3.188    shift_reg_tap_o/clk_c
    SLICE_X86Y478        FDRE                                         r  shift_reg_tap_o/sr_p.sr_13[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y478        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     3.259 f  shift_reg_tap_o/sr_p.sr_13[200]/Q
                         net (fo=1, routed)           0.184     3.443    shift_reg_tap_o/sr_13[200]
    SLICE_X85Y481        FDRE                                         f  shift_reg_tap_o/sr_p.sr_14[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=7936, routed)        2.683     3.824    shift_reg_tap_o/clk_c
    SLICE_X85Y481        FDRE                                         r  shift_reg_tap_o/sr_p.sr_14[200]/C
                         clock pessimism             -0.440     3.384    
    SLICE_X85Y481        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     3.437    shift_reg_tap_o/sr_p.sr_14[200]
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.443    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 shift_reg_tap_o/sr_p.sr_12[224]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            shift_reg_tap_o/sr_p.sr_13[224]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.069ns (24.211%)  route 0.216ns (75.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.923ns
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Net Delay (Source):      2.430ns (routing 1.362ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.782ns (routing 1.491ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=7936, routed)        2.430     3.260    shift_reg_tap_o/clk_c
    SLICE_X89Y479        FDRE                                         r  shift_reg_tap_o/sr_p.sr_12[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y479        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.329 r  shift_reg_tap_o/sr_p.sr_12[224]/Q
                         net (fo=1, routed)           0.216     3.545    shift_reg_tap_o/sr_12[224]
    SLICE_X89Y480        FDRE                                         r  shift_reg_tap_o/sr_p.sr_13[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=7936, routed)        2.782     3.923    shift_reg_tap_o/clk_c
    SLICE_X89Y480        FDRE                                         r  shift_reg_tap_o/sr_p.sr_13[224]/C
                         clock pessimism             -0.440     3.483    
    SLICE_X89Y480        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.053     3.536    shift_reg_tap_o/sr_p.sr_13[224]
  -------------------------------------------------------------------
                         required time                         -3.536    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 shift_reg_tap_o/sr_p.sr_12[224]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            shift_reg_tap_o/sr_p.sr_13[224]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.069ns (24.211%)  route 0.216ns (75.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.923ns
    Source Clock Delay      (SCD):    3.260ns
    Clock Pessimism Removal (CPR):    0.440ns
  Clock Net Delay (Source):      2.430ns (routing 1.362ns, distribution 1.068ns)
  Clock Net Delay (Destination): 2.782ns (routing 1.491ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=7936, routed)        2.430     3.260    shift_reg_tap_o/clk_c
    SLICE_X89Y479        FDRE                                         r  shift_reg_tap_o/sr_p.sr_12[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y479        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.329 f  shift_reg_tap_o/sr_p.sr_12[224]/Q
                         net (fo=1, routed)           0.216     3.545    shift_reg_tap_o/sr_12[224]
    SLICE_X89Y480        FDRE                                         f  shift_reg_tap_o/sr_p.sr_13[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=7936, routed)        2.782     3.923    shift_reg_tap_o/clk_c
    SLICE_X89Y480        FDRE                                         r  shift_reg_tap_o/sr_p.sr_13[224]/C
                         clock pessimism             -0.440     3.483    
    SLICE_X89Y480        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.053     3.536    shift_reg_tap_o/sr_p.sr_13[224]
  -------------------------------------------------------------------
                         required time                         -3.536    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_p.sr_5[214]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            shift_reg_tap_i/sr_p.sr_6[214]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.069ns (38.983%)  route 0.108ns (61.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.784ns
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Net Delay (Source):      2.353ns (routing 1.362ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.643ns (routing 1.491ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=7936, routed)        2.353     3.183    shift_reg_tap_i/clk_c
    SLICE_X82Y427        FDRE                                         r  shift_reg_tap_i/sr_p.sr_5[214]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y427        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     3.252 r  shift_reg_tap_i/sr_p.sr_5[214]/Q
                         net (fo=1, routed)           0.108     3.360    shift_reg_tap_i/sr_5[214]
    SLICE_X83Y427        FDRE                                         r  shift_reg_tap_i/sr_p.sr_6[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X2Y7 (CLOCK_ROOT)    net (fo=7936, routed)        2.643     3.784    shift_reg_tap_i/clk_c
    SLICE_X83Y427        FDRE                                         r  shift_reg_tap_i/sr_p.sr_6[214]/C
                         clock pessimism             -0.493     3.291    
    SLICE_X83Y427        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.053     3.344    shift_reg_tap_i/sr_p.sr_6[214]
  -------------------------------------------------------------------
                         required time                         -3.344    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         25.000      23.501     BUFGCE_X1Y224  clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X89Y430  shift_reg_tap_i/sr_p.sr_12[248]/C
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X85Y425  shift_reg_tap_i/sr_p.sr_12[249]/C
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X82Y444  shift_reg_tap_i/sr_p.sr_12[24]/C
Min Period        n/a     FDRE/C    n/a            0.550         25.000      24.450     SLICE_X86Y434  shift_reg_tap_i/sr_p.sr_12[250]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X82Y436  shift_reg_tap_i/sr_p.sr_12[254]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X90Y484  shift_reg_tap_i/sr_p.sr_6[47]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X90Y485  shift_reg_tap_i/sr_p.sr_6[48]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X90Y485  shift_reg_tap_i/sr_p.sr_6[49]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X90Y485  shift_reg_tap_i/sr_p.sr_6[50]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X86Y434  shift_reg_tap_i/sr_p.sr_12[250]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X82Y442  shift_reg_tap_i/sr_p.sr_12[32]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X87Y441  shift_reg_tap_i/sr_p.sr_12[35]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X87Y441  shift_reg_tap_i/sr_p.sr_12[35]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         12.500      12.225     SLICE_X89Y450  shift_reg_tap_i/sr_p.sr_15[28]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X85Y415          lsfr_1/output_vector_1[255]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X85Y412          lsfr_1/shiftreg_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X98Y492          lsfr_1/shiftreg_vector[100]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X99Y492          lsfr_1/shiftreg_vector[106]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X106Y473         reducer_1/delay_block[0][86]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X106Y473         reducer_1/delay_block[0][87]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X85Y415          lsfr_1/output_vector_1[255]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X98Y492          lsfr_1/shiftreg_vector[100]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X98Y492          lsfr_1/shiftreg_vector[101]/C



