#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Aug  9 15:29:20 2018
# Process ID: 24569
# Current directory: /home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex
# Command line: vivado -notrace -source /home/callie/Desktop/xilinxauroratest/project_1/project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_ex.tcl
# Log file: /home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/vivado.log
# Journal file: /home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/callie/Desktop/xilinxauroratest/project_1/project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 6207.578 ; gain = 158.766 ; free physical = 201 ; free virtual = 9129
INFO: [open_example_project] Importing original IP ...
WARNING: [IP_Flow 19-3664] IP 'aurora_64b66b_0' generated file not found '/home/callie/Desktop/xilinxauroratest/project_1/project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'aurora_64b66b_0' generated file not found '/home/callie/Desktop/xilinxauroratest/project_1/project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'aurora_64b66b_0' generated file not found '/home/callie/Desktop/xilinxauroratest/project_1/project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'aurora_64b66b_0' generated file not found '/home/callie/Desktop/xilinxauroratest/project_1/project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'aurora_64b66b_0' generated file not found '/home/callie/Desktop/xilinxauroratest/project_1/project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_sim_netlist.vhdl'. Please regenerate to continue.
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/callie/Desktop/xilinxauroratest/project_1/project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.dcp' to '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.dcp'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/callie/Desktop/xilinxauroratest/project_1/project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_stub.v' to '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/callie/Desktop/xilinxauroratest/project_1/project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_stub.vhdl' to '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/callie/Desktop/xilinxauroratest/project_1/project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_sim_netlist.v' to '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/callie/Desktop/xilinxauroratest/project_1/project_1.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_sim_netlist.vhdl' to '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_sim_netlist.vhdl'
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding shared logic files ...
INFO: [open_example_project] Sourcing example extension scripts ...
WARNING: [IP_Flow 19-4832] The IP name 'aurora_64b66b_0_reg_slice_0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'aurora_64b66b_0_reg_slice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'aurora_64b66b_0_reg_slice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'aurora_64b66b_0_reg_slice_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'aurora_64b66b_0_reg_slice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'aurora_64b66b_0_reg_slice_0'...
WARNING: [IP_Flow 19-4832] The IP name 'aurora_64b66b_0_reg_slice_2' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'aurora_64b66b_0_reg_slice_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'aurora_64b66b_0_reg_slice_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'aurora_64b66b_0_reg_slice_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'aurora_64b66b_0_reg_slice_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'aurora_64b66b_0_reg_slice_2'...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_2/xsim/aurora_64b66b_0_reg_slice_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_2/modelsim/aurora_64b66b_0_reg_slice_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_2/questa/aurora_64b66b_0_reg_slice_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_2/ies/aurora_64b66b_0_reg_slice_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_2/vcs/aurora_64b66b_0_reg_slice_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_2/riviera/aurora_64b66b_0_reg_slice_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_2/activehdl/aurora_64b66b_0_reg_slice_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_2/xcelium/aurora_64b66b_0_reg_slice_2.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_0/xsim/aurora_64b66b_0_reg_slice_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_0/modelsim/aurora_64b66b_0_reg_slice_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_0/questa/aurora_64b66b_0_reg_slice_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_0/ies/aurora_64b66b_0_reg_slice_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_0/vcs/aurora_64b66b_0_reg_slice_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_0/riviera/aurora_64b66b_0_reg_slice_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_0/activehdl/aurora_64b66b_0_reg_slice_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0_reg_slice_0/xcelium/aurora_64b66b_0_reg_slice_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/xsim/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/modelsim/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/questa/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/ies/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/vcs/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/riviera/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/activehdl/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/xcelium/aurora_64b66b_0.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aurora_64b66b_0_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AURORA_LANE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_DRP
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_STANDARD_CC_MODULE
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RESET_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_BLOCK_SYNC_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_reset_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_logic_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_MASTER
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_SLAVE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_INIT_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_BOND_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_DESCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_GLOBAL_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WRAPPER
INFO: [VRFC 10-2458] undeclared symbol gt_cpllreset_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:542]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v:74]
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_POLARITY_CHECK
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LANE_INIT_SM
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_MULTI_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WIDTH_CONVERSION
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_GTX
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:80]
INFO: [VRFC 10-2458] undeclared symbol rxheader_float_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:692]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_CONTROL_SM
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_cdc_sync_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync_exdes
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY_INT, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:166]
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:167]
INFO: [VRFC 10-2458] undeclared symbol LL_OP_SOF, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:201]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_CHECK
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_GEN
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SUPPORT_RESET_LOGIC
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_shared
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto ef503a0e69464df6abe7b79e4e7c1262 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aurora_64b66b_0_TB_behav xil_defaultlib.aurora_64b66b_0_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_exdes_d...
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_COMMON(QPLL_CFG=27'b011010...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_common_wrappe...
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.0,C...
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.aurora_64b66b_0_CLOCK_MODULE
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_shared(...
Compiling module xil_defaultlib.aurora_64b66b_0_SUPPORT_RESET_LO...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_default
Compiling module xil_defaultlib.aurora_64b66b_0_RESET_LOGIC
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_LANE_INIT_SM
Compiling module xil_defaultlib.aurora_64b66b_0_SYM_GEN
Compiling module xil_defaultlib.aurora_64b66b_0_SYM_DEC
Compiling module xil_defaultlib.aurora_64b66b_0_ERR_DETECT
Compiling module xil_defaultlib.aurora_64b66b_0_AURORA_LANE
Compiling module unisims_ver.BUFGCE_default
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync_default
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_init_...
Compiling module xil_defaultlib.aurora_64b66b_0_TX_STARTUP_FSM(E...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_STARTUP_FSM(E...
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module unisims_ver.FD
Compiling module xil_defaultlib.aurora_64b66b_0_GTX(GT_SIM_GTRES...
Compiling module xil_defaultlib.aurora_64b66b_0_MULTI_GT(WRAPPER...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_common_reset_cbc...
Compiling module xil_defaultlib.aurora_64b66b_0_common_logic_cbc...
Compiling module xil_defaultlib.aurora_64b66b_0_SCRAMBLER_64B66B...
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_DESCRAMBLER_64B6...
Compiling module xil_defaultlib.aurora_64b66b_0_BLOCK_SYNC_SM(SH...
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_reset...
Compiling module unisims_ver.FF36_INTERNAL_VLOG(DATA_WIDTH=72...
Compiling module unisims_ver.FIFO36E1(ALMOST_EMPTY_OFFSET=13'...
Compiling module xil_defaultlib.aurora_64b66b_0_CLOCK_CORRECTION...
Compiling module xil_defaultlib.aurora_64b66b_0_WRAPPER(EXAMPLE_...
Compiling module xil_defaultlib.aurora_64b66b_0_AXI_TO_DRP(DATA_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_INIT_SM
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_BOND_GEN
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_ERR_DETE...
Compiling module xil_defaultlib.aurora_64b66b_0_GLOBAL_LOGIC
Compiling module xil_defaultlib.aurora_64b66b_0_AXI_TO_LL(DATA_W...
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL_DATAPATH
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL_CONTROL_SM
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL
Compiling module xil_defaultlib.aurora_64b66b_0_LL_TO_AXI(DATA_W...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_LL_DATAPATH_d...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_LL
Compiling module xil_defaultlib.aurora_64b66b_0_STANDARD_CC_MODU...
Compiling module xil_defaultlib.aurora_64b66b_0_core
Compiling module xil_defaultlib.aurora_64b66b_0
Compiling module xil_defaultlib.aurora_64b66b_0_support
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module xil_defaultlib.aurora_64b66b_0_reg_slice_0
Compiling module xil_defaultlib.aurora_64b66b_0_EXAMPLE_LL_TO_AX...
Compiling module xil_defaultlib.aurora_64b66b_0_FRAME_GEN_defaul...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module xil_defaultlib.aurora_64b66b_0_reg_slice_2
Compiling module xil_defaultlib.aurora_64b66b_0_EXAMPLE_AXI_TO_L...
Compiling module xil_defaultlib.aurora_64b66b_0_FRAME_CHECK_defa...
Compiling module xil_defaultlib.aurora_64b66b_0_exdes_default
Compiling module xil_defaultlib.aurora_64b66b_0_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot aurora_64b66b_0_TB_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim/xsim.dir/aurora_64b66b_0_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim/xsim.dir/aurora_64b66b_0_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Aug  9 15:35:57 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Aug  9 15:35:57 2018...
run_program: Time (s): cpu = 00:01:20 ; elapsed = 00:01:54 . Memory (MB): peak = 6258.922 ; gain = 0.000 ; free physical = 2483 ; free virtual = 9205
INFO: [USF-XSim-69] 'elaborate' step finished in '114' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aurora_64b66b_0_TB_behav -key {Behavioral:sim_1:Functional:aurora_64b66b_0_TB} -tclbatch {aurora_64b66b_0_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source aurora_64b66b_0_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aurora_64b66b_0_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:25 ; elapsed = 00:02:00 . Memory (MB): peak = 6340.398 ; gain = 81.477 ; free physical = 2110 ; free virtual = 8835
run 10 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 6342.398 ; gain = 0.000 ; free physical = 799 ; free virtual = 7594
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
run 10 ms

## aurora_64b66b_0_TB : @Time : 53765000 CHANNEL_UP is asserted in DUT2


## aurora_64b66b_0_TB : @Time : 53914000 CHANNEL_UP is asserted in DUT1


## aurora_64b66b_0_TB : @Time : 58215000 Test Completed Successfully

$finish called at time : 58214801 ps : File "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v" Line 388
run: Time (s): cpu = 00:00:13 ; elapsed = 00:02:45 . Memory (MB): peak = 6353.562 ; gain = 1.688 ; free physical = 259 ; free virtual = 7082
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:03:15 ; elapsed = 00:03:06 . Memory (MB): peak = 6386.578 ; gain = 0.000 ; free physical = 758 ; free virtual = 7585
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aurora_64b66b_0_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AURORA_LANE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_DRP
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_STANDARD_CC_MODULE
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RESET_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_BLOCK_SYNC_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_reset_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_logic_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_MASTER
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_SLAVE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_INIT_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_BOND_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_DESCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_GLOBAL_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WRAPPER
INFO: [VRFC 10-2458] undeclared symbol gt_cpllreset_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:542]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v:74]
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_POLARITY_CHECK
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LANE_INIT_SM
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_MULTI_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WIDTH_CONVERSION
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_GTX
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:80]
INFO: [VRFC 10-2458] undeclared symbol rxheader_float_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:692]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_CONTROL_SM
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_cdc_sync_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync_exdes
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY_INT, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:166]
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:167]
INFO: [VRFC 10-2458] undeclared symbol LL_OP_SOF, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:201]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_CHECK
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_GEN
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SUPPORT_RESET_LOGIC
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_shared
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto ef503a0e69464df6abe7b79e4e7c1262 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aurora_64b66b_0_TB_behav xil_defaultlib.aurora_64b66b_0_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_exdes_d...
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_COMMON(QPLL_CFG=27'b011010...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_common_wrappe...
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.0,C...
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.aurora_64b66b_0_CLOCK_MODULE
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_shared(...
Compiling module xil_defaultlib.aurora_64b66b_0_SUPPORT_RESET_LO...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_default
Compiling module xil_defaultlib.aurora_64b66b_0_RESET_LOGIC
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_LANE_INIT_SM
Compiling module xil_defaultlib.aurora_64b66b_0_SYM_GEN
Compiling module xil_defaultlib.aurora_64b66b_0_SYM_DEC
Compiling module xil_defaultlib.aurora_64b66b_0_ERR_DETECT
Compiling module xil_defaultlib.aurora_64b66b_0_AURORA_LANE
Compiling module unisims_ver.BUFGCE_default
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync_default
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_init_...
Compiling module xil_defaultlib.aurora_64b66b_0_TX_STARTUP_FSM(E...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_STARTUP_FSM(E...
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module unisims_ver.FD
Compiling module xil_defaultlib.aurora_64b66b_0_GTX(GT_SIM_GTRES...
Compiling module xil_defaultlib.aurora_64b66b_0_MULTI_GT(WRAPPER...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_common_reset_cbc...
Compiling module xil_defaultlib.aurora_64b66b_0_common_logic_cbc...
Compiling module xil_defaultlib.aurora_64b66b_0_SCRAMBLER_64B66B...
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_DESCRAMBLER_64B6...
Compiling module xil_defaultlib.aurora_64b66b_0_BLOCK_SYNC_SM(SH...
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_reset...
Compiling module unisims_ver.FF36_INTERNAL_VLOG(DATA_WIDTH=72...
Compiling module unisims_ver.FIFO36E1(ALMOST_EMPTY_OFFSET=13'...
Compiling module xil_defaultlib.aurora_64b66b_0_CLOCK_CORRECTION...
Compiling module xil_defaultlib.aurora_64b66b_0_WRAPPER(EXAMPLE_...
Compiling module xil_defaultlib.aurora_64b66b_0_AXI_TO_DRP(DATA_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_INIT_SM
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_BOND_GEN
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_ERR_DETE...
Compiling module xil_defaultlib.aurora_64b66b_0_GLOBAL_LOGIC
Compiling module xil_defaultlib.aurora_64b66b_0_AXI_TO_LL(DATA_W...
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL_DATAPATH
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL_CONTROL_SM
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL
Compiling module xil_defaultlib.aurora_64b66b_0_LL_TO_AXI(DATA_W...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_LL_DATAPATH_d...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_LL
Compiling module xil_defaultlib.aurora_64b66b_0_STANDARD_CC_MODU...
Compiling module xil_defaultlib.aurora_64b66b_0_core
Compiling module xil_defaultlib.aurora_64b66b_0
Compiling module xil_defaultlib.aurora_64b66b_0_support
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module xil_defaultlib.aurora_64b66b_0_reg_slice_0
Compiling module xil_defaultlib.aurora_64b66b_0_EXAMPLE_LL_TO_AX...
Compiling module xil_defaultlib.aurora_64b66b_0_FRAME_GEN_defaul...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module xil_defaultlib.aurora_64b66b_0_reg_slice_2
Compiling module xil_defaultlib.aurora_64b66b_0_EXAMPLE_AXI_TO_L...
Compiling module xil_defaultlib.aurora_64b66b_0_FRAME_CHECK_defa...
Compiling module xil_defaultlib.aurora_64b66b_0_exdes_default
Compiling module xil_defaultlib.aurora_64b66b_0_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot aurora_64b66b_0_TB_behav
run_program: Time (s): cpu = 00:01:19 ; elapsed = 00:02:43 . Memory (MB): peak = 6386.578 ; gain = 0.000 ; free physical = 2501 ; free virtual = 8716
INFO: [USF-XSim-69] 'elaborate' step finished in '162' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aurora_64b66b_0_TB_behav -key {Behavioral:sim_1:Functional:aurora_64b66b_0_TB} -tclbatch {aurora_64b66b_0_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source aurora_64b66b_0_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aurora_64b66b_0_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:22 ; elapsed = 00:02:47 . Memory (MB): peak = 6386.578 ; gain = 0.000 ; free physical = 2153 ; free virtual = 8372
run 10 ms

## aurora_64b66b_0_TB : @Time : 53765000 CHANNEL_UP is asserted in DUT2


## aurora_64b66b_0_TB : @Time : 53914000 CHANNEL_UP is asserted in DUT1


## aurora_64b66b_0_TB : @Time : 58215000 Test Completed Successfully

$finish called at time : 58214801 ps : File "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v" Line 394
run: Time (s): cpu = 00:00:10 ; elapsed = 00:03:06 . Memory (MB): peak = 6386.578 ; gain = 0.000 ; free physical = 2120 ; free virtual = 8357
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:03:10 ; elapsed = 00:02:15 . Memory (MB): peak = 6407.582 ; gain = 0.000 ; free physical = 2422 ; free virtual = 8647
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aurora_64b66b_0_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AURORA_LANE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_DRP
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_STANDARD_CC_MODULE
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RESET_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_BLOCK_SYNC_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_reset_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_logic_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_MASTER
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_SLAVE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_INIT_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_BOND_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_DESCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_GLOBAL_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WRAPPER
INFO: [VRFC 10-2458] undeclared symbol gt_cpllreset_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:542]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v:74]
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_POLARITY_CHECK
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LANE_INIT_SM
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_MULTI_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WIDTH_CONVERSION
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_GTX
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:80]
INFO: [VRFC 10-2458] undeclared symbol rxheader_float_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:692]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_CONTROL_SM
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_cdc_sync_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync_exdes
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY_INT, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:166]
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:167]
INFO: [VRFC 10-2458] undeclared symbol LL_OP_SOF, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:201]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_CHECK
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_GEN
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SUPPORT_RESET_LOGIC
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_shared
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto ef503a0e69464df6abe7b79e4e7c1262 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aurora_64b66b_0_TB_behav xil_defaultlib.aurora_64b66b_0_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_exdes_d...
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_COMMON(QPLL_CFG=27'b011010...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_common_wrappe...
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.0,C...
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.aurora_64b66b_0_CLOCK_MODULE
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_shared(...
Compiling module xil_defaultlib.aurora_64b66b_0_SUPPORT_RESET_LO...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_default
Compiling module xil_defaultlib.aurora_64b66b_0_RESET_LOGIC
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_LANE_INIT_SM
Compiling module xil_defaultlib.aurora_64b66b_0_SYM_GEN
Compiling module xil_defaultlib.aurora_64b66b_0_SYM_DEC
Compiling module xil_defaultlib.aurora_64b66b_0_ERR_DETECT
Compiling module xil_defaultlib.aurora_64b66b_0_AURORA_LANE
Compiling module unisims_ver.BUFGCE_default
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync_default
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_init_...
Compiling module xil_defaultlib.aurora_64b66b_0_TX_STARTUP_FSM(E...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_STARTUP_FSM(E...
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module unisims_ver.FD
Compiling module xil_defaultlib.aurora_64b66b_0_GTX(GT_SIM_GTRES...
Compiling module xil_defaultlib.aurora_64b66b_0_MULTI_GT(WRAPPER...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_common_reset_cbc...
Compiling module xil_defaultlib.aurora_64b66b_0_common_logic_cbc...
Compiling module xil_defaultlib.aurora_64b66b_0_SCRAMBLER_64B66B...
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_DESCRAMBLER_64B6...
Compiling module xil_defaultlib.aurora_64b66b_0_BLOCK_SYNC_SM(SH...
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_reset...
Compiling module unisims_ver.FF36_INTERNAL_VLOG(DATA_WIDTH=72...
Compiling module unisims_ver.FIFO36E1(ALMOST_EMPTY_OFFSET=13'...
Compiling module xil_defaultlib.aurora_64b66b_0_CLOCK_CORRECTION...
Compiling module xil_defaultlib.aurora_64b66b_0_WRAPPER(EXAMPLE_...
Compiling module xil_defaultlib.aurora_64b66b_0_AXI_TO_DRP(DATA_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_INIT_SM
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_BOND_GEN
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_ERR_DETE...
Compiling module xil_defaultlib.aurora_64b66b_0_GLOBAL_LOGIC
Compiling module xil_defaultlib.aurora_64b66b_0_AXI_TO_LL(DATA_W...
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL_DATAPATH
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL_CONTROL_SM
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL
Compiling module xil_defaultlib.aurora_64b66b_0_LL_TO_AXI(DATA_W...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_LL_DATAPATH_d...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_LL
Compiling module xil_defaultlib.aurora_64b66b_0_STANDARD_CC_MODU...
Compiling module xil_defaultlib.aurora_64b66b_0_core
Compiling module xil_defaultlib.aurora_64b66b_0
Compiling module xil_defaultlib.aurora_64b66b_0_support
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module xil_defaultlib.aurora_64b66b_0_reg_slice_0
Compiling module xil_defaultlib.aurora_64b66b_0_EXAMPLE_LL_TO_AX...
Compiling module xil_defaultlib.aurora_64b66b_0_FRAME_GEN_defaul...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module xil_defaultlib.aurora_64b66b_0_reg_slice_2
Compiling module xil_defaultlib.aurora_64b66b_0_EXAMPLE_AXI_TO_L...
Compiling module xil_defaultlib.aurora_64b66b_0_FRAME_CHECK_defa...
Compiling module xil_defaultlib.aurora_64b66b_0_exdes_default
Compiling module xil_defaultlib.aurora_64b66b_0_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot aurora_64b66b_0_TB_behav
run_program: Time (s): cpu = 00:01:16 ; elapsed = 00:01:49 . Memory (MB): peak = 6407.582 ; gain = 0.000 ; free physical = 2286 ; free virtual = 8610
INFO: [USF-XSim-69] 'elaborate' step finished in '109' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aurora_64b66b_0_TB_behav -key {Behavioral:sim_1:Functional:aurora_64b66b_0_TB} -tclbatch {aurora_64b66b_0_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source aurora_64b66b_0_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aurora_64b66b_0_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:19 ; elapsed = 00:01:53 . Memory (MB): peak = 6407.582 ; gain = 0.000 ; free physical = 1957 ; free virtual = 8279
run 10 ms

## aurora_64b66b_0_TB : @Time : 66237000 CHANNEL_UP is asserted in DUT2


## aurora_64b66b_0_TB : @Time : 66304000 CHANNEL_UP is asserted in DUT1


## aurora_64b66b_0_TB : @Time : 70605000 Test Completed Successfully

run: Time (s): cpu = 00:00:19 ; elapsed = 00:04:18 . Memory (MB): peak = 6407.582 ; gain = 0.000 ; free physical = 1876 ; free virtual = 8229
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:04:21 ; elapsed = 00:01:11 . Memory (MB): peak = 6415.586 ; gain = 0.000 ; free physical = 2125 ; free virtual = 8615
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aurora_64b66b_0_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AURORA_LANE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_DRP
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_STANDARD_CC_MODULE
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RESET_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_BLOCK_SYNC_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_reset_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_logic_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_MASTER
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_SLAVE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_INIT_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_BOND_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_DESCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_GLOBAL_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WRAPPER
INFO: [VRFC 10-2458] undeclared symbol gt_cpllreset_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:542]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v:74]
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_POLARITY_CHECK
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LANE_INIT_SM
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_MULTI_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WIDTH_CONVERSION
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_GTX
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:80]
INFO: [VRFC 10-2458] undeclared symbol rxheader_float_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:692]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_CONTROL_SM
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_cdc_sync_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync_exdes
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY_INT, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:166]
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:167]
INFO: [VRFC 10-2458] undeclared symbol LL_OP_SOF, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:201]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_CHECK
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_GEN
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SUPPORT_RESET_LOGIC
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_shared
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto ef503a0e69464df6abe7b79e4e7c1262 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aurora_64b66b_0_TB_behav xil_defaultlib.aurora_64b66b_0_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_exdes_d...
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_COMMON(QPLL_CFG=27'b011010...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_common_wrappe...
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.0,C...
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.aurora_64b66b_0_CLOCK_MODULE
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_shared(...
Compiling module xil_defaultlib.aurora_64b66b_0_SUPPORT_RESET_LO...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_default
Compiling module xil_defaultlib.aurora_64b66b_0_RESET_LOGIC
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_LANE_INIT_SM
Compiling module xil_defaultlib.aurora_64b66b_0_SYM_GEN
Compiling module xil_defaultlib.aurora_64b66b_0_SYM_DEC
Compiling module xil_defaultlib.aurora_64b66b_0_ERR_DETECT
Compiling module xil_defaultlib.aurora_64b66b_0_AURORA_LANE
Compiling module unisims_ver.BUFGCE_default
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync_default
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_init_...
Compiling module xil_defaultlib.aurora_64b66b_0_TX_STARTUP_FSM(E...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_STARTUP_FSM(E...
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module unisims_ver.FD
Compiling module xil_defaultlib.aurora_64b66b_0_GTX(GT_SIM_GTRES...
Compiling module xil_defaultlib.aurora_64b66b_0_MULTI_GT(WRAPPER...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_common_reset_cbc...
Compiling module xil_defaultlib.aurora_64b66b_0_common_logic_cbc...
Compiling module xil_defaultlib.aurora_64b66b_0_SCRAMBLER_64B66B...
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_DESCRAMBLER_64B6...
Compiling module xil_defaultlib.aurora_64b66b_0_BLOCK_SYNC_SM(SH...
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_reset...
Compiling module unisims_ver.FF36_INTERNAL_VLOG(DATA_WIDTH=72...
Compiling module unisims_ver.FIFO36E1(ALMOST_EMPTY_OFFSET=13'...
Compiling module xil_defaultlib.aurora_64b66b_0_CLOCK_CORRECTION...
Compiling module xil_defaultlib.aurora_64b66b_0_WRAPPER(EXAMPLE_...
Compiling module xil_defaultlib.aurora_64b66b_0_AXI_TO_DRP(DATA_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_INIT_SM
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_BOND_GEN
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_ERR_DETE...
Compiling module xil_defaultlib.aurora_64b66b_0_GLOBAL_LOGIC
Compiling module xil_defaultlib.aurora_64b66b_0_AXI_TO_LL(DATA_W...
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL_DATAPATH
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL_CONTROL_SM
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL
Compiling module xil_defaultlib.aurora_64b66b_0_LL_TO_AXI(DATA_W...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_LL_DATAPATH_d...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_LL
Compiling module xil_defaultlib.aurora_64b66b_0_STANDARD_CC_MODU...
Compiling module xil_defaultlib.aurora_64b66b_0_core
Compiling module xil_defaultlib.aurora_64b66b_0
Compiling module xil_defaultlib.aurora_64b66b_0_support
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module xil_defaultlib.aurora_64b66b_0_reg_slice_0
Compiling module xil_defaultlib.aurora_64b66b_0_EXAMPLE_LL_TO_AX...
Compiling module xil_defaultlib.aurora_64b66b_0_FRAME_GEN_defaul...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module xil_defaultlib.aurora_64b66b_0_reg_slice_2
Compiling module xil_defaultlib.aurora_64b66b_0_EXAMPLE_AXI_TO_L...
Compiling module xil_defaultlib.aurora_64b66b_0_FRAME_CHECK_defa...
Compiling module xil_defaultlib.aurora_64b66b_0_exdes_default
Compiling module xil_defaultlib.aurora_64b66b_0_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot aurora_64b66b_0_TB_behav
run_program: Time (s): cpu = 00:01:14 ; elapsed = 00:01:43 . Memory (MB): peak = 6415.586 ; gain = 0.000 ; free physical = 2347 ; free virtual = 8470
INFO: [USF-XSim-69] 'elaborate' step finished in '103' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aurora_64b66b_0_TB_behav -key {Behavioral:sim_1:Functional:aurora_64b66b_0_TB} -tclbatch {aurora_64b66b_0_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source aurora_64b66b_0_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aurora_64b66b_0_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:16 ; elapsed = 00:01:46 . Memory (MB): peak = 6415.586 ; gain = 0.000 ; free physical = 2008 ; free virtual = 8135
run 10 ms

## aurora_64b66b_0_TB : @Time : 53765000 CHANNEL_UP is asserted in DUT2


## aurora_64b66b_0_TB : @Time : 53914000 CHANNEL_UP is asserted in DUT1


## aurora_64b66b_0_TB : @Time : 58215000 Test Completed Successfully


## aurora_64b66b_0_TB : @Time : 85187000 Test Completed Successfully

run: Time (s): cpu = 00:00:15 ; elapsed = 00:06:15 . Memory (MB): peak = 6415.586 ; gain = 0.000 ; free physical = 1969 ; free virtual = 8203
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:06:18 ; elapsed = 00:01:10 . Memory (MB): peak = 6426.590 ; gain = 0.000 ; free physical = 2293 ; free virtual = 8507
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aurora_64b66b_0_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AURORA_LANE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_DRP
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_STANDARD_CC_MODULE
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RESET_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_BLOCK_SYNC_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_reset_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_logic_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_MASTER
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_SLAVE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_INIT_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_BOND_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_DESCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_GLOBAL_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WRAPPER
INFO: [VRFC 10-2458] undeclared symbol gt_cpllreset_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:542]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v:74]
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_POLARITY_CHECK
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LANE_INIT_SM
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_MULTI_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WIDTH_CONVERSION
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_GTX
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:80]
INFO: [VRFC 10-2458] undeclared symbol rxheader_float_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:692]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_CONTROL_SM
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_cdc_sync_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync_exdes
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY_INT, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:166]
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:167]
INFO: [VRFC 10-2458] undeclared symbol LL_OP_SOF, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:201]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_CHECK
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_GEN
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SUPPORT_RESET_LOGIC
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_shared
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TB
ERROR: [VRFC 10-1412] syntax error near reg [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:109]
ERROR: [VRFC 10-2790] Verilog 2000 keyword reg used in incorrect context [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:109]
INFO: [VRFC 10-2458] undeclared symbol pma_init_r, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:311]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pma_init_r is not permitted, left-hand side should be reg/integer/time/genvar [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:207]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pma_init_r is not permitted, left-hand side should be reg/integer/time/genvar [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:215]
ERROR: [VRFC 10-2787] module aurora_64b66b_0_TB ignored due to previous errors [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v:72]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj aurora_64b66b_0_TB_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_reg_slice_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AURORA_LANE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_DRP
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_STANDARD_CC_MODULE
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v:88]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RESET_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_AXI_TO_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_BLOCK_SYNC_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_reset_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_common_logic_cbcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_MASTER
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CH_BOND_SLAVE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_INIT_SM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CHANNEL_BOND_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_DESCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_ERR_DETECT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_GLOBAL_LOGIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WRAPPER
INFO: [VRFC 10-2458] undeclared symbol gt_cpllreset_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:542]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v" into library xil_defaultlib
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v:74]
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_POLARITY_CHECK
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LANE_INIT_SM
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v:97]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_MULTI_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_RX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_WIDTH_CONVERSION
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SCRAMBLER_64B66B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SYM_GEN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_GTX
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:80]
INFO: [VRFC 10-2458] undeclared symbol rxheader_float_i, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:692]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_CONTROL_SM
WARNING: [VRFC 10-998] macro DLY redefined [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL_DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TX_LL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_cdc_sync_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_cdc_sync_exdes
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_CLOCK_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY_INT, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:166]
INFO: [VRFC 10-2458] undeclared symbol LL_IP_DST_RDY, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:167]
INFO: [VRFC 10-2458] undeclared symbol LL_OP_SOF, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_axi_to_ll.v:201]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_example_ll_to_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_exdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_exdes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_CHECK
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_check.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_FRAME_GEN
INFO: [VRFC 10-2458] undeclared symbol resetUFC, assumed default net type wire [/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_frame_gen.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_SUPPORT_RESET_LOGIC
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_rst_sync_shared
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/imports/aurora_64b66b_0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_64b66b_0_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto ef503a0e69464df6abe7b79e4e7c1262 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_16 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot aurora_64b66b_0_TB_behav xil_defaultlib.aurora_64b66b_0_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_exdes_d...
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_COMMON(QPLL_CFG=27'b011010...
Compiling module xil_defaultlib.aurora_64b66b_0_gt_common_wrappe...
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.0,C...
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.aurora_64b66b_0_CLOCK_MODULE
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_shared(...
Compiling module xil_defaultlib.aurora_64b66b_0_SUPPORT_RESET_LO...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync_default
Compiling module xil_defaultlib.aurora_64b66b_0_RESET_LOGIC
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_LANE_INIT_SM
Compiling module xil_defaultlib.aurora_64b66b_0_SYM_GEN
Compiling module xil_defaultlib.aurora_64b66b_0_SYM_DEC
Compiling module xil_defaultlib.aurora_64b66b_0_ERR_DETECT
Compiling module xil_defaultlib.aurora_64b66b_0_AURORA_LANE
Compiling module unisims_ver.BUFGCE_default
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync_default
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_init_...
Compiling module xil_defaultlib.aurora_64b66b_0_TX_STARTUP_FSM(E...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_STARTUP_FSM(E...
Compiling secureip modules ...
Compiling module unisims_ver.GTXE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module unisims_ver.FD
Compiling module xil_defaultlib.aurora_64b66b_0_GTX(GT_SIM_GTRES...
Compiling module xil_defaultlib.aurora_64b66b_0_MULTI_GT(WRAPPER...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_rst_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_common_reset_cbc...
Compiling module xil_defaultlib.aurora_64b66b_0_common_logic_cbc...
Compiling module xil_defaultlib.aurora_64b66b_0_SCRAMBLER_64B66B...
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_mtbf_...
Compiling module xil_defaultlib.aurora_64b66b_0_DESCRAMBLER_64B6...
Compiling module xil_defaultlib.aurora_64b66b_0_BLOCK_SYNC_SM(SH...
Compiling module xil_defaultlib.aurora_64b66b_0_cdc_sync(c_reset...
Compiling module unisims_ver.FF36_INTERNAL_VLOG(DATA_WIDTH=72...
Compiling module unisims_ver.FIFO36E1(ALMOST_EMPTY_OFFSET=13'...
Compiling module xil_defaultlib.aurora_64b66b_0_CLOCK_CORRECTION...
Compiling module xil_defaultlib.aurora_64b66b_0_WRAPPER(EXAMPLE_...
Compiling module xil_defaultlib.aurora_64b66b_0_AXI_TO_DRP(DATA_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_INIT_SM
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_BOND_GEN
Compiling module xil_defaultlib.aurora_64b66b_0_CHANNEL_ERR_DETE...
Compiling module xil_defaultlib.aurora_64b66b_0_GLOBAL_LOGIC
Compiling module xil_defaultlib.aurora_64b66b_0_AXI_TO_LL(DATA_W...
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL_DATAPATH
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL_CONTROL_SM
Compiling module xil_defaultlib.aurora_64b66b_0_TX_LL
Compiling module xil_defaultlib.aurora_64b66b_0_LL_TO_AXI(DATA_W...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_LL_DATAPATH_d...
Compiling module xil_defaultlib.aurora_64b66b_0_RX_LL
Compiling module xil_defaultlib.aurora_64b66b_0_STANDARD_CC_MODU...
Compiling module xil_defaultlib.aurora_64b66b_0_core
Compiling module xil_defaultlib.aurora_64b66b_0
Compiling module xil_defaultlib.aurora_64b66b_0_support
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module xil_defaultlib.aurora_64b66b_0_reg_slice_0
Compiling module xil_defaultlib.aurora_64b66b_0_EXAMPLE_LL_TO_AX...
Compiling module xil_defaultlib.aurora_64b66b_0_FRAME_GEN_defaul...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_16.axis_register_slice_v1_1_16_axis...
Compiling module xil_defaultlib.aurora_64b66b_0_reg_slice_2
Compiling module xil_defaultlib.aurora_64b66b_0_EXAMPLE_AXI_TO_L...
Compiling module xil_defaultlib.aurora_64b66b_0_FRAME_CHECK_defa...
Compiling module xil_defaultlib.aurora_64b66b_0_exdes_default
Compiling module xil_defaultlib.aurora_64b66b_0_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot aurora_64b66b_0_TB_behav
run_program: Time (s): cpu = 00:01:16 ; elapsed = 00:01:48 . Memory (MB): peak = 6426.590 ; gain = 0.000 ; free physical = 2354 ; free virtual = 8499
INFO: [USF-XSim-69] 'elaborate' step finished in '108' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aurora_64b66b_0_TB_behav -key {Behavioral:sim_1:Functional:aurora_64b66b_0_TB} -tclbatch {aurora_64b66b_0_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source aurora_64b66b_0_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aurora_64b66b_0_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:20 ; elapsed = 00:01:52 . Memory (MB): peak = 6431.594 ; gain = 5.004 ; free physical = 2015 ; free virtual = 8163
run 10 ms

## aurora_64b66b_0_TB : @Time : 53765000 CHANNEL_UP is asserted in DUT2


## aurora_64b66b_0_TB : @Time : 53914000 CHANNEL_UP is asserted in DUT1


## aurora_64b66b_0_TB : @Time : 58215000 Test Completed Successfully

run: Time (s): cpu = 00:00:20 ; elapsed = 00:03:44 . Memory (MB): peak = 6444.852 ; gain = 0.000 ; free physical = 1989 ; free virtual = 8156
run 10 ms
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property target_simulator ModelSim [current_project]
set_property compxlib.modelsim_compiled_library_dir /home/callie/.xilinx_sim_libs/2018.1 [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 13:26:17 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Compiling module aurora_64b66b_0_reg_slice_2
-- Compiling module aurora_64b66b_0_reg_slice_0
-- Compiling module aurora_64b66b_0_AURORA_LANE
-- Compiling module aurora_64b66b_0_RX_STARTUP_FSM
-- Compiling module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Compiling module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Compiling module aurora_64b66b_0_STANDARD_CC_MODULE
-- Compiling module aurora_64b66b_0_RESET_LOGIC
-- Compiling module aurora_64b66b_0_cdc_sync
-- Compiling module aurora_64b66b_0_rst_sync
-- Compiling module aurora_64b66b_0_core
-- Compiling module aurora_64b66b_0_AXI_TO_LL
-- Compiling module aurora_64b66b_0_BLOCK_SYNC_SM
-- Compiling module aurora_64b66b_0_common_reset_cbcc
-- Compiling module aurora_64b66b_0_common_logic_cbcc
-- Compiling module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Compiling module aurora_64b66b_0_CH_BOND_MASTER
-- Compiling module aurora_64b66b_0_CH_BOND_SLAVE
-- Compiling module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Compiling module aurora_64b66b_0_CHANNEL_INIT_SM
-- Compiling module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Compiling module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Compiling module aurora_64b66b_0_ERR_DETECT
-- Compiling module aurora_64b66b_0_GLOBAL_LOGIC
-- Compiling module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Compiling module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Compiling module aurora_64b66b_0_LANE_INIT_SM
-- Compiling module aurora_64b66b_0_LL_TO_AXI
-- Compiling module aurora_64b66b_0_MULTI_GT
-- Compiling module aurora_64b66b_0_RX_LL_DATAPATH
-- Compiling module aurora_64b66b_0_RX_LL
-- Compiling module aurora_64b66b_0_WIDTH_CONVERSION
-- Compiling module aurora_64b66b_0_SCRAMBLER_64B66B
-- Compiling module aurora_64b66b_0_SYM_DEC
-- Compiling module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Compiling module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Compiling module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Compiling module aurora_64b66b_0_TX_LL_DATAPATH
-- Compiling module aurora_64b66b_0_TX_LL
-- Compiling module aurora_64b66b_0
-- Compiling module aurora_64b66b_0_cdc_sync_exdes
-- Compiling module aurora_64b66b_0_rst_sync_exdes
-- Compiling module aurora_64b66b_0_CLOCK_MODULE
-- Compiling module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Compiling module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Compiling module aurora_64b66b_0_exdes
-- Compiling module aurora_64b66b_0_FRAME_CHECK
-- Compiling module aurora_64b66b_0_FRAME_GEN
-- Compiling module aurora_64b66b_0_gt_common_wrapper
-- Compiling module aurora_64b66b_0_support
-- Compiling module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Compiling module aurora_64b66b_0_rst_sync_shared
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 13:26:18 on Aug 10,2018, Elapsed time: 0:00:01
Errors: 0, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 13:26:18 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 13:26:18 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=17608)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 13:47:29 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 13:47:29 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 13:47:29 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 13:47:30 on Aug 10,2018, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=18181)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 13:54:18 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 13:54:18 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 13:54:18 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 13:54:18 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=18402)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 13:59:11 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 13:59:11 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 13:59:11 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 13:59:11 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=18621)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 14:04:06 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 14:04:06 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 14:04:06 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 14:04:06 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=18802)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 14:13:45 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 14:13:46 on Aug 10,2018, Elapsed time: 0:00:01
Errors: 0, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 14:13:46 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 14:13:46 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=19050)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 14:15:57 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 14:15:57 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 14:15:57 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 14:15:57 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=19206)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 14:23:56 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 14:23:56 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 14:23:56 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 14:23:56 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=19442)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 14:29:59 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 14:29:59 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 14:29:59 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 14:29:59 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=19687)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 14:43:05 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 14:43:05 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 14:43:05 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 14:43:05 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=20068)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 14:47:07 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 14:47:08 on Aug 10,2018, Elapsed time: 0:00:01
Errors: 0, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 14:47:08 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 14:47:08 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=20263)
file mkdir /home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/new
close [ open /home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/new/delay.v w ]
add_files /home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/new/delay.v
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  /home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.srcs/sources_1/new/delay.v]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:03:01 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/delay.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Compiling module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Compiling module delay
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 15:03:01 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:03:01 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:03:01 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=21135)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:10:16 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/delay.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Compiling module delay
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 15:10:16 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:10:16 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:10:16 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=21659)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:13:09 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/delay.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Compiling module delay
-- Skipping module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 15:13:09 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:13:09 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:13:09 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=21812)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:23:11 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/delay.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Compiling module delay
-- Skipping module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 15:23:11 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:23:11 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:23:11 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=22115)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:26:27 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/delay.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Compiling module delay
-- Skipping module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 15:26:27 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:26:27 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:26:27 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
Program launched (PID=22288)
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:48:09 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/delay.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Compiling module delay
** Error: ../../../../imports/aurora_64b66b_0_tb.v(202): BEGIN - END required around task/function statements
** Error: ../../../../imports/aurora_64b66b_0_tb.v(209): BEGIN - END required around task/function statements
End time: 15:48:09 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 2, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:48:09 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:48:09 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-99] Step results log file:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log'
ERROR: [USF-ModelSim-70] 'compile' step failed with error(s). Please check the Tcl console output or '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:48:20 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/delay.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module delay
** Error: ../../../../imports/aurora_64b66b_0_tb.v(202): BEGIN - END required around task/function statements
** Error: ../../../../imports/aurora_64b66b_0_tb.v(209): BEGIN - END required around task/function statements
End time: 15:48:20 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 2, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:48:20 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:48:20 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-99] Step results log file:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log'
ERROR: [USF-ModelSim-70] 'compile' step failed with error(s). Please check the Tcl console output or '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:50:12 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/delay.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module delay
** Error: ../../../../imports/aurora_64b66b_0_tb.v(202): BEGIN - END required around task/function statements
** Error: ../../../../imports/aurora_64b66b_0_tb.v(209): BEGIN - END required around task/function statements
End time: 15:50:12 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 2, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:50:12 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:50:12 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-99] Step results log file:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log'
ERROR: [USF-ModelSim-70] 'compile' step failed with error(s). Please check the Tcl console output or '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:50:56 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/delay.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module delay
** Error: ../../../../imports/aurora_64b66b_0_tb.v(202): BEGIN - END required around task/function statements
** Error: ../../../../imports/aurora_64b66b_0_tb.v(209): BEGIN - END required around task/function statements
End time: 15:50:56 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 2, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:50:56 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:50:56 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-99] Step results log file:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log'
ERROR: [USF-ModelSim-70] 'compile' step failed with error(s). Please check the Tcl console output or '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:56:36 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/delay.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module delay
** Error: ../../../../imports/aurora_64b66b_0_tb.v(202): BEGIN - END required around task/function statements
** Error: ../../../../imports/aurora_64b66b_0_tb.v(209): BEGIN - END required around task/function statements
End time: 15:56:36 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 2, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:56:36 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:56:36 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-99] Step results log file:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log'
ERROR: [USF-ModelSim-70] 'compile' step failed with error(s). Please check the Tcl console output or '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:57:02 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/delay.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module delay
** Error: ../../../../imports/aurora_64b66b_0_tb.v(202): BEGIN - END required around task/function statements
** Error: ../../../../imports/aurora_64b66b_0_tb.v(209): BEGIN - END required around task/function statements
End time: 15:57:02 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 2, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:57:02 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:57:02 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-99] Step results log file:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log'
ERROR: [USF-ModelSim-70] 'compile' step failed with error(s). Please check the Tcl console output or '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:58:20 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/delay.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module delay
** Error: ../../../../imports/aurora_64b66b_0_tb.v(202): BEGIN - END required around task/function statements
** Error: ../../../../imports/aurora_64b66b_0_tb.v(209): BEGIN - END required around task/function statements
End time: 15:58:20 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 2, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:58:20 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:58:20 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-99] Step results log file:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log'
ERROR: [USF-ModelSim-70] 'compile' step failed with error(s). Please check the Tcl console output or '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from '/opt/modelsim/modeltech/bin'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File '/home/callie/.xilinx_sim_libs/2018.1/modelsim.ini' copied to run dir:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'aurora_64b66b_0_TB' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim'
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:58:30 on Aug 10,2018
vlog -64 -incr -work xil_defaultlib "+incdir+../../../../aurora_64b66b_0_ex.ip_user_files/ipstatic/hdl" ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_2/sim/aurora_64b66b_0_reg_slice_2.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0_reg_slice_0/sim/aurora_64b66b_0_reg_slice_0.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_width_conversion.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v ../../../../imports/aurora_64b66b_0_cdc_sync_exdes.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_clock_module.v ../../../../imports/aurora_64b66b_0_example_axi_to_ll.v ../../../../imports/aurora_64b66b_0_example_ll_to_axi.v ../../../../imports/aurora_64b66b_0_exdes.v ../../../../imports/aurora_64b66b_0_frame_check.v ../../../../imports/aurora_64b66b_0_frame_gen.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_gt_common_wrapper.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support.v ../../../../aurora_64b66b_0_ex.srcs/shared_logic/aurora_64b66b_0_support_reset_logic.v ../../../../aurora_64b66b_0_ex.srcs/sources_1/new/delay.v ../../../../imports/aurora_64b66b_0_tb.v 
-- Skipping module aurora_64b66b_0_reg_slice_2
-- Skipping module aurora_64b66b_0_reg_slice_0
-- Skipping module aurora_64b66b_0_AURORA_LANE
-- Skipping module aurora_64b66b_0_RX_STARTUP_FSM
-- Skipping module aurora_64b66b_0_TX_STARTUP_FSM
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v(57), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_AXI_TO_DRP
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v(88): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/aurora_64b66b_0_axi_to_drp.v(74), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_STANDARD_CC_MODULE
-- Skipping module aurora_64b66b_0_RESET_LOGIC
-- Skipping module aurora_64b66b_0_cdc_sync
-- Skipping module aurora_64b66b_0_rst_sync
-- Skipping module aurora_64b66b_0_core
-- Skipping module aurora_64b66b_0_AXI_TO_LL
-- Skipping module aurora_64b66b_0_BLOCK_SYNC_SM
-- Skipping module aurora_64b66b_0_common_reset_cbcc
-- Skipping module aurora_64b66b_0_common_logic_cbcc
-- Skipping module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
-- Skipping module aurora_64b66b_0_CH_BOND_MASTER
-- Skipping module aurora_64b66b_0_CH_BOND_SLAVE
-- Skipping module aurora_64b66b_0_CHANNEL_ERR_DETECT
-- Skipping module aurora_64b66b_0_CHANNEL_INIT_SM
-- Skipping module aurora_64b66b_0_CHANNEL_BOND_GEN
-- Skipping module aurora_64b66b_0_DESCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_ERR_DETECT
-- Skipping module aurora_64b66b_0_GLOBAL_LOGIC
-- Skipping module aurora_64b66b_0_WRAPPER
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v(85), old value '#1', new value '#5') .
-- Skipping module aurora_64b66b_0_POLARITY_CHECK
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v(97): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v(74), old value '#5', new value '#1') .
-- Skipping module aurora_64b66b_0_LANE_INIT_SM
-- Skipping module aurora_64b66b_0_LL_TO_AXI
-- Skipping module aurora_64b66b_0_MULTI_GT
-- Skipping module aurora_64b66b_0_RX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_RX_LL
-- Skipping module aurora_64b66b_0_WIDTH_CONVERSION
-- Skipping module aurora_64b66b_0_SCRAMBLER_64B66B
-- Skipping module aurora_64b66b_0_SYM_DEC
-- Skipping module aurora_64b66b_0_SYM_GEN
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v(106), old value '#1', new value '#0.005') .
-- Skipping module aurora_64b66b_0_GTX
** Warning: ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v(108): (vlog-2263) Redefinition of macro: 'DLY' (previously defined near ../../../../aurora_64b66b_0_ex.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v(80), old value '#0.005', new value '#1') .
-- Skipping module aurora_64b66b_0_TX_LL_CONTROL_SM
-- Skipping module aurora_64b66b_0_TX_LL_DATAPATH
-- Skipping module aurora_64b66b_0_TX_LL
-- Skipping module aurora_64b66b_0
-- Skipping module aurora_64b66b_0_cdc_sync_exdes
-- Skipping module aurora_64b66b_0_rst_sync_exdes
-- Skipping module aurora_64b66b_0_CLOCK_MODULE
-- Skipping module aurora_64b66b_0_EXAMPLE_AXI_TO_LL
-- Skipping module aurora_64b66b_0_EXAMPLE_LL_TO_AXI
-- Skipping module aurora_64b66b_0_exdes
-- Skipping module aurora_64b66b_0_FRAME_CHECK
-- Skipping module aurora_64b66b_0_FRAME_GEN
-- Skipping module aurora_64b66b_0_gt_common_wrapper
-- Skipping module aurora_64b66b_0_support
-- Skipping module aurora_64b66b_0_SUPPORT_RESET_LOGIC
-- Skipping module aurora_64b66b_0_rst_sync_shared
-- Skipping module delay
-- Compiling module aurora_64b66b_0_TB

Top level modules:
	aurora_64b66b_0_POLARITY_CHECK
	aurora_64b66b_0_WIDTH_CONVERSION
	aurora_64b66b_0_cdc_sync_exdes
	aurora_64b66b_0_TB
End time: 15:58:30 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 6
Model Technology ModelSim SE-64 vlog 10.6b Compiler 2017.05 May 25 2017
Start time: 15:58:30 on Aug 10,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:58:30 on Aug 10,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '0' seconds
INFO: [USF-ModelSim-99] Step results log file:'/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log'
ERROR: [USF-ModelSim-70] 'compile' step failed with error(s). Please check the Tcl console output or '/home/callie/Desktop/xilinxauroratest/aurora_64b66b_0_ex/aurora_64b66b_0_ex.sim/sim_1/behav/modelsim/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
