Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May  9 15:38:47 2025
| Host         : DESKTOP-BASFJI2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.486        0.000                      0                  244        0.185        0.000                      0                  244        4.500        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.486        0.000                      0                  244        0.185        0.000                      0                  244        4.500        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[6]_rep__17/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 1.415ns (19.867%)  route 5.707ns (80.133%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.552     5.073    vga_inst/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga_inst/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  vga_inst/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.742     6.334    vga_inst/y_index[1]
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.705 r  vga_inst/addr_reg[12]_i_4/O[0]
                         net (fo=2, routed)           0.319     7.024    vga_inst/p_0_in[6]
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.323 r  vga_inst/addr[8]_i_4/O
                         net (fo=1, routed)           0.000     7.323    vga_inst/addr[8]_i_4_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.550 r  vga_inst/addr_reg[8]_i_1/O[1]
                         net (fo=48, routed)          4.646    12.196    addr0[6]
    SLICE_X49Y52         FDCE                                         r  addr_reg[6]_rep__17/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X49Y52         FDCE                                         r  addr_reg[6]_rep__17/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X49Y52         FDCE (Setup_fdce_C_D)       -0.246    14.681    addr_reg[6]_rep__17
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[6]_rep__18/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 1.415ns (19.892%)  route 5.698ns (80.108%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.552     5.073    vga_inst/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga_inst/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  vga_inst/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.742     6.334    vga_inst/y_index[1]
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.705 r  vga_inst/addr_reg[12]_i_4/O[0]
                         net (fo=2, routed)           0.319     7.024    vga_inst/p_0_in[6]
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.323 r  vga_inst/addr[8]_i_4/O
                         net (fo=1, routed)           0.000     7.323    vga_inst/addr[8]_i_4_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.550 r  vga_inst/addr_reg[8]_i_1/O[1]
                         net (fo=48, routed)          4.637    12.187    addr0[6]
    SLICE_X38Y52         FDCE                                         r  addr_reg[6]_rep__18/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.436    14.777    clk_IBUF_BUFG
    SLICE_X38Y52         FDCE                                         r  addr_reg[6]_rep__18/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y52         FDCE (Setup_fdce_C_D)       -0.210    14.711    addr_reg[6]_rep__18
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -12.187    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[6]_rep__19/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 1.415ns (20.100%)  route 5.625ns (79.900%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.552     5.073    vga_inst/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga_inst/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  vga_inst/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.742     6.334    vga_inst/y_index[1]
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.705 r  vga_inst/addr_reg[12]_i_4/O[0]
                         net (fo=2, routed)           0.319     7.024    vga_inst/p_0_in[6]
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.323 r  vga_inst/addr[8]_i_4/O
                         net (fo=1, routed)           0.000     7.323    vga_inst/addr[8]_i_4_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.550 r  vga_inst/addr_reg[8]_i_1/O[1]
                         net (fo=48, routed)          4.564    12.113    addr0[6]
    SLICE_X45Y51         FDCE                                         r  addr_reg[6]_rep__19/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X45Y51         FDCE                                         r  addr_reg[6]_rep__19/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X45Y51         FDCE (Setup_fdce_C_D)       -0.246    14.678    addr_reg[6]_rep__19
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -12.113    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[6]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 1.415ns (20.585%)  route 5.459ns (79.415%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.552     5.073    vga_inst/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga_inst/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  vga_inst/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.742     6.334    vga_inst/y_index[1]
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.705 r  vga_inst/addr_reg[12]_i_4/O[0]
                         net (fo=2, routed)           0.319     7.024    vga_inst/p_0_in[6]
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.323 r  vga_inst/addr[8]_i_4/O
                         net (fo=1, routed)           0.000     7.323    vga_inst/addr[8]_i_4_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.550 r  vga_inst/addr_reg[8]_i_1/O[1]
                         net (fo=48, routed)          4.398    11.947    addr0[6]
    SLICE_X40Y47         FDCE                                         r  addr_reg[6]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.448    14.789    clk_IBUF_BUFG
    SLICE_X40Y47         FDCE                                         r  addr_reg[6]_rep__2/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X40Y47         FDCE (Setup_fdce_C_D)       -0.260    14.682    addr_reg[6]_rep__2
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[6]_rep__23/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 0.821ns (12.743%)  route 5.622ns (87.257%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.551     5.072    vga_inst/clk_IBUF_BUFG
    SLICE_X32Y21         FDCE                                         r  vga_inst/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  vga_inst/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           1.331     6.859    vga_inst/y_index[5]
    SLICE_X32Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.983 f  vga_inst/rgb_OBUF[11]_inst_i_15/O
                         net (fo=1, routed)           0.500     7.483    vga_inst/rgb_OBUF[11]_inst_i_15_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124     7.607 f  vga_inst/rgb_OBUF[11]_inst_i_5/O
                         net (fo=13, routed)          0.475     8.082    vga_inst/rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.117     8.199 r  vga_inst/addr[15]_i_1/O
                         net (fo=100, routed)         3.316    11.515    vga_inst_n_30
    SLICE_X58Y48         FDCE                                         r  addr_reg[6]_rep__23/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.519    14.860    clk_IBUF_BUFG
    SLICE_X58Y48         FDCE                                         r  addr_reg[6]_rep__23/C
                         clock pessimism              0.188    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X58Y48         FDCE (Setup_fdce_C_CE)      -0.429    14.584    addr_reg[6]_rep__23
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -11.515    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[6]_rep__22/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 1.415ns (21.798%)  route 5.076ns (78.202%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.552     5.073    vga_inst/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga_inst/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  vga_inst/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.742     6.334    vga_inst/y_index[1]
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.705 r  vga_inst/addr_reg[12]_i_4/O[0]
                         net (fo=2, routed)           0.319     7.024    vga_inst/p_0_in[6]
    SLICE_X28Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.323 r  vga_inst/addr[8]_i_4/O
                         net (fo=1, routed)           0.000     7.323    vga_inst/addr[8]_i_4_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.550 r  vga_inst/addr_reg[8]_i_1/O[1]
                         net (fo=48, routed)          4.015    11.565    addr0[6]
    SLICE_X57Y43         FDCE                                         r  addr_reg[6]_rep__22/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.453    14.794    clk_IBUF_BUFG
    SLICE_X57Y43         FDCE                                         r  addr_reg[6]_rep__22/C
                         clock pessimism              0.188    14.982    
                         clock uncertainty           -0.035    14.947    
    SLICE_X57Y43         FDCE (Setup_fdce_C_D)       -0.260    14.687    addr_reg[6]_rep__22
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -11.565    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[6]_rep__17/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.821ns (13.351%)  route 5.328ns (86.649%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.551     5.072    vga_inst/clk_IBUF_BUFG
    SLICE_X32Y21         FDCE                                         r  vga_inst/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  vga_inst/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           1.331     6.859    vga_inst/y_index[5]
    SLICE_X32Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.983 f  vga_inst/rgb_OBUF[11]_inst_i_15/O
                         net (fo=1, routed)           0.500     7.483    vga_inst/rgb_OBUF[11]_inst_i_15_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124     7.607 f  vga_inst/rgb_OBUF[11]_inst_i_5/O
                         net (fo=13, routed)          0.475     8.082    vga_inst/rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.117     8.199 r  vga_inst/addr[15]_i_1/O
                         net (fo=100, routed)         3.022    11.221    vga_inst_n_30
    SLICE_X49Y52         FDCE                                         r  addr_reg[6]_rep__17/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X49Y52         FDCE                                         r  addr_reg[6]_rep__17/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X49Y52         FDCE (Setup_fdce_C_CE)      -0.429    14.498    addr_reg[6]_rep__17
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.302ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[7]_rep__8/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 1.618ns (25.373%)  route 4.759ns (74.627%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.552     5.073    vga_inst/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga_inst/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     5.591 r  vga_inst/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.742     6.334    vga_inst/y_index[1]
    SLICE_X29Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.705 r  vga_inst/addr_reg[12]_i_4/O[0]
                         net (fo=2, routed)           0.501     7.206    vga_inst/p_0_in[6]
    SLICE_X28Y21         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.729     7.935 r  vga_inst/addr_reg[8]_i_1/O[2]
                         net (fo=23, routed)          3.515    11.450    addr0[7]
    SLICE_X35Y49         FDCE                                         r  addr_reg[7]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X35Y49         FDCE                                         r  addr_reg[7]_rep__8/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X35Y49         FDCE (Setup_fdce_C_D)       -0.259    14.752    addr_reg[7]_rep__8
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[8]_rep__3/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 0.821ns (13.455%)  route 5.281ns (86.545%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.551     5.072    vga_inst/clk_IBUF_BUFG
    SLICE_X32Y21         FDCE                                         r  vga_inst/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  vga_inst/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           1.331     6.859    vga_inst/y_index[5]
    SLICE_X32Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.983 f  vga_inst/rgb_OBUF[11]_inst_i_15/O
                         net (fo=1, routed)           0.500     7.483    vga_inst/rgb_OBUF[11]_inst_i_15_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124     7.607 f  vga_inst/rgb_OBUF[11]_inst_i_5/O
                         net (fo=13, routed)          0.475     8.082    vga_inst/rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.117     8.199 r  vga_inst/addr[15]_i_1/O
                         net (fo=100, routed)         2.975    11.174    vga_inst_n_30
    SLICE_X48Y50         FDCE                                         r  addr_reg[8]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X48Y50         FDCE                                         r  addr_reg[8]_rep__3/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X48Y50         FDCE (Setup_fdce_C_CE)      -0.429    14.498    addr_reg[8]_rep__3
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[8]_rep__5/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 0.821ns (13.455%)  route 5.281ns (86.545%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.551     5.072    vga_inst/clk_IBUF_BUFG
    SLICE_X32Y21         FDCE                                         r  vga_inst/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDCE (Prop_fdce_C_Q)         0.456     5.528 f  vga_inst/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           1.331     6.859    vga_inst/y_index[5]
    SLICE_X32Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.983 f  vga_inst/rgb_OBUF[11]_inst_i_15/O
                         net (fo=1, routed)           0.500     7.483    vga_inst/rgb_OBUF[11]_inst_i_15_n_0
    SLICE_X31Y21         LUT5 (Prop_lut5_I0_O)        0.124     7.607 f  vga_inst/rgb_OBUF[11]_inst_i_5/O
                         net (fo=13, routed)          0.475     8.082    vga_inst/rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.117     8.199 r  vga_inst/addr[15]_i_1/O
                         net (fo=100, routed)         2.975    11.174    vga_inst_n_30
    SLICE_X48Y50         FDCE                                         r  addr_reg[8]_rep__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X48Y50         FDCE                                         r  addr_reg[8]_rep__5/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X48Y50         FDCE (Setup_fdce_C_CE)      -0.429    14.498    addr_reg[8]_rep__5
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                  3.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.554     1.437    vga_inst/clk_IBUF_BUFG
    SLICE_X31Y20         FDCE                                         r  vga_inst/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga_inst/v_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.132     1.710    vga_inst/v_count_reg_reg_n_0_[0]
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.045     1.755 r  vga_inst/v_count_reg[1]_i_1/O
                         net (fo=2, routed)           0.000     1.755    vga_inst/v_count_reg[1]_i_1_n_0
    SLICE_X30Y20         FDCE                                         r  vga_inst/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.821     1.948    vga_inst/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga_inst/v_count_reg_reg[1]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X30Y20         FDCE (Hold_fdce_C_D)         0.120     1.570    vga_inst/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.554     1.437    vga_inst/clk_IBUF_BUFG
    SLICE_X31Y20         FDCE                                         r  vga_inst/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga_inst/v_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.136     1.714    vga_inst/v_count_reg_reg_n_0_[0]
    SLICE_X30Y20         LUT5 (Prop_lut5_I2_O)        0.045     1.759 r  vga_inst/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.759    vga_inst/v_count_reg[2]_i_1_n_0
    SLICE_X30Y20         FDCE                                         r  vga_inst/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.821     1.948    vga_inst/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga_inst/v_count_reg_reg[2]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X30Y20         FDCE (Hold_fdce_C_D)         0.121     1.571    vga_inst/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.237%)  route 0.133ns (41.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.553     1.436    vga_inst/clk_IBUF_BUFG
    SLICE_X29Y22         FDCE                                         r  vga_inst/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  vga_inst/h_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.133     1.711    vga_inst/x_index[5]
    SLICE_X29Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.756 r  vga_inst/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.756    vga_inst/hsync_next
    SLICE_X29Y21         FDCE                                         r  vga_inst/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.821     1.948    vga_inst/clk_IBUF_BUFG
    SLICE_X29Y21         FDCE                                         r  vga_inst/hsync_reg_reg/C
                         clock pessimism             -0.498     1.450    
    SLICE_X29Y21         FDCE (Hold_fdce_C_D)         0.092     1.542    vga_inst/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.091%)  route 0.165ns (53.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.553     1.436    vga_inst/clk_IBUF_BUFG
    SLICE_X31Y21         FDCE                                         r  vga_inst/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  vga_inst/h_count_reg_reg[3]/Q
                         net (fo=5, routed)           0.165     1.742    x_index[1]
    SLICE_X31Y22         FDCE                                         r  addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.819     1.946    clk_IBUF_BUFG
    SLICE_X31Y22         FDCE                                         r  addr_reg[1]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X31Y22         FDCE (Hold_fdce_C_D)         0.066     1.515    addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.939%)  route 0.134ns (51.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.553     1.436    vga_inst/clk_IBUF_BUFG
    SLICE_X31Y21         FDCE                                         r  vga_inst/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDCE (Prop_fdce_C_Q)         0.128     1.564 r  vga_inst/h_count_reg_reg[2]/Q
                         net (fo=6, routed)           0.134     1.698    x_index[0]
    SLICE_X31Y22         FDCE                                         r  addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.819     1.946    clk_IBUF_BUFG
    SLICE_X31Y22         FDCE                                         r  addr_reg[0]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X31Y22         FDCE (Hold_fdce_C_D)         0.016     1.465    addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.712%)  route 0.212ns (53.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.553     1.436    vga_inst/clk_IBUF_BUFG
    SLICE_X29Y22         FDCE                                         r  vga_inst/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  vga_inst/h_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.212     1.789    vga_inst/x_index[5]
    SLICE_X30Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.834 r  vga_inst/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.834    vga_inst/h_count_reg[5]_i_1_n_0
    SLICE_X30Y21         FDCE                                         r  vga_inst/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.820     1.947    vga_inst/clk_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  vga_inst/h_count_reg_reg[5]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X30Y21         FDCE (Hold_fdce_C_D)         0.121     1.590    vga_inst/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.783%)  route 0.213ns (60.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.553     1.436    vga_inst/clk_IBUF_BUFG
    SLICE_X31Y21         FDCE                                         r  vga_inst/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  vga_inst/h_count_reg_reg[4]/Q
                         net (fo=8, routed)           0.213     1.791    x_index[2]
    SLICE_X28Y21         FDCE                                         r  addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X28Y21         FDCE                                         r  addr_reg[2]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X28Y21         FDCE (Hold_fdce_C_D)         0.075     1.545    addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.629%)  route 0.167ns (47.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.553     1.436    vga_inst/clk_IBUF_BUFG
    SLICE_X31Y21         FDCE                                         r  vga_inst/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  vga_inst/h_count_reg_reg[1]/Q
                         net (fo=7, routed)           0.167     1.745    vga_inst/h_count_reg_reg_n_0_[1]
    SLICE_X31Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.790 r  vga_inst/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.790    vga_inst/h_count_reg[4]_i_1_n_0
    SLICE_X31Y21         FDCE                                         r  vga_inst/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.820     1.947    vga_inst/clk_IBUF_BUFG
    SLICE_X31Y21         FDCE                                         r  vga_inst/h_count_reg_reg[4]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X31Y21         FDCE (Hold_fdce_C_D)         0.092     1.528    vga_inst/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.553     1.436    vga_inst/clk_IBUF_BUFG
    SLICE_X33Y21         FDCE                                         r  vga_inst/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  vga_inst/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.168     1.745    vga_inst/h_count_reg_reg_n_0_[0]
    SLICE_X33Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.790 r  vga_inst/h_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.790    vga_inst/h_count_reg[0]_i_1_n_0
    SLICE_X33Y21         FDCE                                         r  vga_inst/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.820     1.947    vga_inst/clk_IBUF_BUFG
    SLICE_X33Y21         FDCE                                         r  vga_inst/h_count_reg_reg[0]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X33Y21         FDCE (Hold_fdce_C_D)         0.091     1.527    vga_inst/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.942%)  route 0.186ns (47.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.554     1.437    vga_inst/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga_inst/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  vga_inst/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.186     1.787    vga_inst/y_index[1]
    SLICE_X30Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  vga_inst/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.832    vga_inst/v_count_reg[3]_i_1_n_0
    SLICE_X30Y20         FDCE                                         r  vga_inst/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.821     1.948    vga_inst/clk_IBUF_BUFG
    SLICE_X30Y20         FDCE                                         r  vga_inst/v_count_reg_reg[3]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X30Y20         FDCE (Hold_fdce_C_D)         0.121     1.558    vga_inst/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y22   addr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y22   addr_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y22   addr_reg[10]_rep/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y22   addr_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y22   addr_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y23   addr_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y23   addr_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y23   addr_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y22   addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y22   addr_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y22   addr_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y22   addr_reg[10]_rep/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y22   addr_reg[10]_rep/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y22   addr_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y22   addr_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y22   addr_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y22   addr_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   addr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   addr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y22   addr_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y22   addr_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y22   addr_reg[10]_rep/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y22   addr_reg[10]_rep/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y22   addr_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y22   addr_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y22   addr_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y22   addr_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.290ns  (logic 5.666ns (22.406%)  route 19.624ns (77.594%))
  Logic Levels:           9  (LUT6=5 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X28Y21         FDCE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.419     5.492 r  addr_reg[2]/Q
                         net (fo=8857, routed)       12.130    17.622    vga_inst/Q[2]
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.299    17.921 r  vga_inst/g2_b1/O
                         net (fo=1, routed)           0.000    17.921    vga_inst/g2_b1_n_0
    SLICE_X64Y25         MUXF7 (Prop_muxf7_I0_O)      0.241    18.162 r  vga_inst/rgb_OBUF[1]_inst_i_450/O
                         net (fo=1, routed)           1.045    19.207    vga_inst/rgb_OBUF[1]_inst_i_450_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I3_O)        0.298    19.505 r  vga_inst/rgb_OBUF[1]_inst_i_164/O
                         net (fo=1, routed)           0.879    20.385    vga_inst/rgb_OBUF[1]_inst_i_164_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124    20.509 r  vga_inst/rgb_OBUF[1]_inst_i_46/O
                         net (fo=1, routed)           1.190    21.699    vga_inst/rgb_OBUF[1]_inst_i_46_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I5_O)        0.124    21.823 r  vga_inst/rgb_OBUF[1]_inst_i_14/O
                         net (fo=1, routed)           0.000    21.823    vga_inst/rgb_OBUF[1]_inst_i_14_n_0
    SLICE_X57Y26         MUXF7 (Prop_muxf7_I0_O)      0.238    22.061 r  vga_inst/rgb_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000    22.061    vga_inst/rgb_OBUF[1]_inst_i_5_n_0
    SLICE_X57Y26         MUXF8 (Prop_muxf8_I0_O)      0.104    22.165 r  vga_inst/rgb_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.312    23.477    vga_inst/rgb_OBUF[1]_inst_i_2_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.316    23.793 r  vga_inst/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.067    26.860    rgb_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    30.363 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    30.363    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.718ns  (logic 5.651ns (22.861%)  route 19.067ns (77.139%))
  Logic Levels:           9  (LUT6=5 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X28Y21         FDCE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.419     5.492 r  addr_reg[2]/Q
                         net (fo=8857, routed)       12.222    17.714    vga_inst/Q[2]
    SLICE_X50Y3          LUT6 (Prop_lut6_I2_O)        0.299    18.013 r  vga_inst/g456_b2/O
                         net (fo=1, routed)           0.000    18.013    vga_inst/g456_b2_n_0
    SLICE_X50Y3          MUXF7 (Prop_muxf7_I0_O)      0.241    18.254 r  vga_inst/rgb_OBUF[2]_inst_i_377/O
                         net (fo=1, routed)           0.408    18.661    vga_inst/rgb_OBUF[2]_inst_i_377_n_0
    SLICE_X51Y3          LUT6 (Prop_lut6_I5_O)        0.298    18.959 r  vga_inst/rgb_OBUF[2]_inst_i_129/O
                         net (fo=1, routed)           0.978    19.938    vga_inst/rgb_OBUF[2]_inst_i_129_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I3_O)        0.124    20.062 r  vga_inst/rgb_OBUF[2]_inst_i_44/O
                         net (fo=1, routed)           0.735    20.797    vga_inst/rgb_OBUF[2]_inst_i_44_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I1_O)        0.124    20.921 r  vga_inst/rgb_OBUF[2]_inst_i_15/O
                         net (fo=1, routed)           0.000    20.921    vga_inst/rgb_OBUF[2]_inst_i_15_n_0
    SLICE_X51Y5          MUXF7 (Prop_muxf7_I1_O)      0.217    21.138 r  vga_inst/rgb_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.000    21.138    vga_inst/rgb_OBUF[2]_inst_i_6_n_0
    SLICE_X51Y5          MUXF8 (Prop_muxf8_I1_O)      0.094    21.232 r  vga_inst/rgb_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.118    22.350    vga_inst/rgb_OBUF[2]_inst_i_2_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I0_O)        0.316    22.666 r  vga_inst/rgb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.606    26.272    rgb_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    29.791 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    29.791    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.712ns  (logic 4.843ns (19.599%)  route 19.869ns (80.401%))
  Logic Levels:           7  (LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X28Y21         FDCE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.419     5.492 r  addr_reg[2]/Q
                         net (fo=8857, routed)       12.568    18.061    vga_inst/Q[2]
    SLICE_X61Y35         LUT6 (Prop_lut6_I2_O)        0.299    18.360 r  vga_inst/g741_b5/O
                         net (fo=1, routed)           0.433    18.792    vga_inst/g741_b5_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I4_O)        0.124    18.916 r  vga_inst/g489_b6__0/O
                         net (fo=1, routed)           1.091    20.008    vga_inst/g489_b6__0_n_0
    SLICE_X61Y38         LUT6 (Prop_lut6_I3_O)        0.124    20.132 r  vga_inst/rgb_OBUF[5]_inst_i_19/O
                         net (fo=1, routed)           0.474    20.605    vga_inst/rgb_OBUF[5]_inst_i_19_n_0
    SLICE_X61Y38         LUT6 (Prop_lut6_I1_O)        0.124    20.729 r  vga_inst/rgb_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           1.038    21.768    vga_inst/rgb_OBUF[5]_inst_i_7_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I0_O)        0.124    21.892 r  vga_inst/rgb_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           1.135    23.027    vga_inst/rgb_OBUF[5]_inst_i_3_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I2_O)        0.124    23.151 r  vga_inst/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.130    26.280    rgb_OBUF[5]
    H17                  OBUF (Prop_obuf_I_O)         3.505    29.786 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.786    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.458ns  (logic 5.633ns (23.032%)  route 18.825ns (76.968%))
  Logic Levels:           9  (LUT6=5 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X28Y21         FDCE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.419     5.492 r  addr_reg[2]/Q
                         net (fo=8857, routed)       12.360    17.852    vga_inst/Q[2]
    SLICE_X41Y64         LUT6 (Prop_lut6_I2_O)        0.299    18.151 r  vga_inst/g317_b6/O
                         net (fo=1, routed)           0.797    18.948    vga_inst/g317_b6_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.072 r  vga_inst/rgb_OBUF[6]_inst_i_286/O
                         net (fo=1, routed)           0.000    19.072    vga_inst/rgb_OBUF[6]_inst_i_286_n_0
    SLICE_X41Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    19.289 r  vga_inst/rgb_OBUF[6]_inst_i_160/O
                         net (fo=1, routed)           0.000    19.289    vga_inst/rgb_OBUF[6]_inst_i_160_n_0
    SLICE_X41Y65         MUXF8 (Prop_muxf8_I1_O)      0.094    19.383 r  vga_inst/rgb_OBUF[6]_inst_i_59/O
                         net (fo=1, routed)           0.808    20.191    vga_inst/rgb_OBUF[6]_inst_i_59_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.316    20.507 r  vga_inst/rgb_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.000    20.507    vga_inst/rgb_OBUF[6]_inst_i_18_n_0
    SLICE_X39Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    20.719 r  vga_inst/rgb_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.061    21.780    vga_inst/rgb_OBUF[6]_inst_i_6_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.299    22.079 r  vga_inst/rgb_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.458    22.537    vga_inst/rgb_OBUF[6]_inst_i_2_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.124    22.661 r  vga_inst/rgb_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.341    26.002    rgb_OBUF[6]
    G17                  OBUF (Prop_obuf_I_O)         3.529    29.531 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.531    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.034ns  (logic 5.619ns (23.381%)  route 18.414ns (76.619%))
  Logic Levels:           9  (LUT6=5 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X28Y21         FDCE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.419     5.492 r  addr_reg[2]/Q
                         net (fo=8857, routed)       11.798    17.290    vga_inst/Q[2]
    SLICE_X47Y15         LUT6 (Prop_lut6_I2_O)        0.299    17.589 r  vga_inst/g276_b0/O
                         net (fo=1, routed)           0.000    17.589    vga_inst/g276_b0_n_0
    SLICE_X47Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    17.827 r  vga_inst/rgb_OBUF[0]_inst_i_407/O
                         net (fo=1, routed)           1.037    18.864    vga_inst/rgb_OBUF[0]_inst_i_407_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I1_O)        0.298    19.162 r  vga_inst/rgb_OBUF[0]_inst_i_115/O
                         net (fo=1, routed)           0.645    19.807    vga_inst/rgb_OBUF[0]_inst_i_115_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I1_O)        0.124    19.931 r  vga_inst/rgb_OBUF[0]_inst_i_39/O
                         net (fo=1, routed)           0.853    20.784    vga_inst/rgb_OBUF[0]_inst_i_39_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I5_O)        0.124    20.908 r  vga_inst/rgb_OBUF[0]_inst_i_13/O
                         net (fo=1, routed)           0.000    20.908    vga_inst/rgb_OBUF[0]_inst_i_13_n_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    21.120 r  vga_inst/rgb_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000    21.120    vga_inst/rgb_OBUF[0]_inst_i_6_n_0
    SLICE_X53Y13         MUXF8 (Prop_muxf8_I1_O)      0.094    21.214 r  vga_inst/rgb_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.015    22.229    vga_inst/rgb_OBUF[0]_inst_i_2_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.316    22.545 r  vga_inst/rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.066    25.612    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    29.107 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.107    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.448ns  (logic 5.686ns (24.251%)  route 17.762ns (75.749%))
  Logic Levels:           9  (LUT6=5 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X28Y21         FDCE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.419     5.492 r  addr_reg[2]/Q
                         net (fo=8857, routed)       11.324    16.816    vga_inst/Q[2]
    SLICE_X39Y3          LUT6 (Prop_lut6_I2_O)        0.299    17.115 r  vga_inst/g63_b9/O
                         net (fo=1, routed)           0.000    17.115    vga_inst/g63_b9_n_0
    SLICE_X39Y3          MUXF7 (Prop_muxf7_I1_O)      0.245    17.360 r  vga_inst/rgb_OBUF[9]_inst_i_371/O
                         net (fo=1, routed)           0.812    18.172    vga_inst/rgb_OBUF[9]_inst_i_371_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I0_O)        0.298    18.470 r  vga_inst/rgb_OBUF[9]_inst_i_132/O
                         net (fo=1, routed)           0.542    19.012    vga_inst/rgb_OBUF[9]_inst_i_132_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  vga_inst/rgb_OBUF[9]_inst_i_40/O
                         net (fo=1, routed)           1.184    20.320    vga_inst/rgb_OBUF[9]_inst_i_40_n_0
    SLICE_X35Y5          LUT6 (Prop_lut6_I3_O)        0.124    20.444 r  vga_inst/rgb_OBUF[9]_inst_i_13/O
                         net (fo=1, routed)           0.000    20.444    vga_inst/rgb_OBUF[9]_inst_i_13_n_0
    SLICE_X35Y5          MUXF7 (Prop_muxf7_I0_O)      0.238    20.682 r  vga_inst/rgb_OBUF[9]_inst_i_5/O
                         net (fo=1, routed)           0.000    20.682    vga_inst/rgb_OBUF[9]_inst_i_5_n_0
    SLICE_X35Y5          MUXF8 (Prop_muxf8_I0_O)      0.104    20.786 r  vga_inst/rgb_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.813    21.599    vga_inst/rgb_OBUF[9]_inst_i_2_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.316    21.915 r  vga_inst/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.088    25.002    rgb_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         3.519    28.521 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    28.521    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.256ns  (logic 5.628ns (24.200%)  route 17.628ns (75.800%))
  Logic Levels:           9  (LUT6=5 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X28Y21         FDCE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.419     5.492 r  addr_reg[2]/Q
                         net (fo=8857, routed)       11.158    16.651    vga_inst/Q[2]
    SLICE_X32Y55         LUT6 (Prop_lut6_I2_O)        0.299    16.950 r  vga_inst/g467_b10/O
                         net (fo=1, routed)           0.821    17.770    vga_inst/g467_b10_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I0_O)        0.124    17.894 r  vga_inst/rgb_OBUF[10]_inst_i_429/O
                         net (fo=1, routed)           0.000    17.894    vga_inst/rgb_OBUF[10]_inst_i_429_n_0
    SLICE_X31Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    18.106 r  vga_inst/rgb_OBUF[10]_inst_i_174/O
                         net (fo=1, routed)           0.443    18.550    vga_inst/rgb_OBUF[10]_inst_i_174_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I1_O)        0.299    18.849 r  vga_inst/rgb_OBUF[10]_inst_i_54/O
                         net (fo=1, routed)           1.291    20.139    vga_inst/rgb_OBUF[10]_inst_i_54_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.124    20.263 r  vga_inst/rgb_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.000    20.263    vga_inst/rgb_OBUF[10]_inst_i_17_n_0
    SLICE_X39Y48         MUXF7 (Prop_muxf7_I1_O)      0.217    20.480 r  vga_inst/rgb_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.000    20.480    vga_inst/rgb_OBUF[10]_inst_i_6_n_0
    SLICE_X39Y48         MUXF8 (Prop_muxf8_I1_O)      0.094    20.574 r  vga_inst/rgb_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           1.134    21.708    vga_inst/rgb_OBUF[10]_inst_i_2_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.316    22.024 r  vga_inst/rgb_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.781    24.805    rgb_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         3.524    28.329 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    28.329    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.657ns  (logic 5.284ns (23.324%)  route 17.372ns (76.676%))
  Logic Levels:           8  (LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X28Y21         FDCE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.419     5.492 r  addr_reg[2]/Q
                         net (fo=8857, routed)       11.800    17.292    vga_inst/Q[2]
    SLICE_X8Y55          LUT6 (Prop_lut6_I2_O)        0.299    17.591 r  vga_inst/g109_b7/O
                         net (fo=1, routed)           0.000    17.591    vga_inst/g109_b7_n_0
    SLICE_X8Y55          MUXF7 (Prop_muxf7_I1_O)      0.247    17.838 r  vga_inst/rgb_OBUF[7]_inst_i_250/O
                         net (fo=1, routed)           0.000    17.838    vga_inst/rgb_OBUF[7]_inst_i_250_n_0
    SLICE_X8Y55          MUXF8 (Prop_muxf8_I0_O)      0.098    17.936 r  vga_inst/rgb_OBUF[7]_inst_i_89/O
                         net (fo=1, routed)           1.193    19.129    vga_inst/rgb_OBUF[7]_inst_i_89_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I0_O)        0.319    19.448 r  vga_inst/rgb_OBUF[7]_inst_i_24/O
                         net (fo=1, routed)           0.940    20.388    vga_inst/rgb_OBUF[7]_inst_i_24_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.124    20.512 r  vga_inst/rgb_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.971    21.483    vga_inst/rgb_OBUF[7]_inst_i_7_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I3_O)        0.124    21.607 r  vga_inst/rgb_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.592    22.199    vga_inst/rgb_OBUF[7]_inst_i_2_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.124    22.323 r  vga_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.876    24.199    rgb_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         3.530    27.730 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    27.730    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.021ns  (logic 5.273ns (23.944%)  route 16.748ns (76.056%))
  Logic Levels:           8  (LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X28Y21         FDCE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.419     5.492 f  addr_reg[2]/Q
                         net (fo=8857, routed)       10.354    15.846    vga_inst/Q[2]
    SLICE_X33Y24         LUT6 (Prop_lut6_I2_O)        0.299    16.145 r  vga_inst/g64_b3/O
                         net (fo=1, routed)           0.000    16.145    vga_inst/g64_b3_n_0
    SLICE_X33Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    16.383 r  vga_inst/rgb_OBUF[3]_inst_i_282/O
                         net (fo=1, routed)           0.000    16.383    vga_inst/rgb_OBUF[3]_inst_i_282_n_0
    SLICE_X33Y24         MUXF8 (Prop_muxf8_I0_O)      0.104    16.487 r  vga_inst/rgb_OBUF[3]_inst_i_103/O
                         net (fo=1, routed)           0.997    17.484    vga_inst/rgb_OBUF[3]_inst_i_103_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I5_O)        0.316    17.800 r  vga_inst/rgb_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           1.145    18.945    vga_inst/rgb_OBUF[3]_inst_i_27_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I5_O)        0.124    19.069 r  vga_inst/rgb_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.666    19.736    vga_inst/rgb_OBUF[3]_inst_i_7_n_0
    SLICE_X34Y27         LUT6 (Prop_lut6_I3_O)        0.124    19.860 r  vga_inst/rgb_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.673    20.533    vga_inst/rgb_OBUF[3]_inst_i_2_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.657 r  vga_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.913    23.569    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    27.094 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.094    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.013ns  (logic 5.684ns (25.820%)  route 16.329ns (74.180%))
  Logic Levels:           9  (LUT6=5 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X28Y21         FDCE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.419     5.492 r  addr_reg[2]/Q
                         net (fo=8857, routed)       11.050    16.542    vga_inst/Q[2]
    SLICE_X34Y33         LUT6 (Prop_lut6_I2_O)        0.299    16.841 r  vga_inst/g594_b4/O
                         net (fo=1, routed)           0.000    16.841    vga_inst/g594_b4_n_0
    SLICE_X34Y33         MUXF7 (Prop_muxf7_I0_O)      0.241    17.082 r  vga_inst/rgb_OBUF[4]_inst_i_504/O
                         net (fo=1, routed)           0.432    17.514    vga_inst/rgb_OBUF[4]_inst_i_504_n_0
    SLICE_X34Y34         LUT6 (Prop_lut6_I3_O)        0.298    17.812 r  vga_inst/rgb_OBUF[4]_inst_i_311/O
                         net (fo=1, routed)           0.663    18.475    vga_inst/rgb_OBUF[4]_inst_i_311_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I1_O)        0.124    18.599 r  vga_inst/rgb_OBUF[4]_inst_i_118/O
                         net (fo=1, routed)           1.125    19.724    vga_inst/rgb_OBUF[4]_inst_i_118_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I1_O)        0.124    19.848 r  vga_inst/rgb_OBUF[4]_inst_i_37/O
                         net (fo=1, routed)           0.000    19.848    vga_inst/rgb_OBUF[4]_inst_i_37_n_0
    SLICE_X33Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    20.086 r  vga_inst/rgb_OBUF[4]_inst_i_11/O
                         net (fo=1, routed)           0.000    20.086    vga_inst/rgb_OBUF[4]_inst_i_11_n_0
    SLICE_X33Y38         MUXF8 (Prop_muxf8_I0_O)      0.104    20.190 r  vga_inst/rgb_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.951    21.141    vga_inst/rgb_OBUF[4]_inst_i_4_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.316    21.457 r  vga_inst/rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.108    23.566    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    27.087 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    27.087    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.345ns (61.797%)  route 0.832ns (38.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.553     1.436    vga_inst/clk_IBUF_BUFG
    SLICE_X29Y21         FDCE                                         r  vga_inst/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  vga_inst/vsync_reg_reg/Q
                         net (fo=1, routed)           0.832     2.409    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.613 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.613    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.339ns (59.336%)  route 0.917ns (40.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.553     1.436    vga_inst/clk_IBUF_BUFG
    SLICE_X29Y21         FDCE                                         r  vga_inst/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  vga_inst/hsync_reg_reg/Q
                         net (fo=1, routed)           0.917     2.495    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.692 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.692    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.840ns  (logic 1.406ns (49.509%)  route 1.434ns (50.491%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.551     1.434    clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  addr_reg[15]/Q
                         net (fo=12, routed)          0.377     1.952    vga_inst/Q[15]
    SLICE_X35Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.997 r  vga_inst/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.058     3.054    rgb_OBUF[9]
    H19                  OBUF (Prop_obuf_I_O)         1.220     4.275 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.275    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.920ns  (logic 1.383ns (47.339%)  route 1.538ns (52.661%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.551     1.434    clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  addr_reg[14]/Q
                         net (fo=23, routed)          0.475     2.051    vga_inst/Q[14]
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.045     2.096 r  vga_inst/rgb_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.062     3.158    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.355 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.355    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.961ns  (logic 1.457ns (49.202%)  route 1.504ns (50.798%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.551     1.434    clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  addr_reg[13]/Q
                         net (fo=45, routed)          0.324     1.900    vga_inst/Q[13]
    SLICE_X34Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.945 r  vga_inst/rgb_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.262     2.206    vga_inst/rgb_OBUF[3]_inst_i_2_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.045     2.251 r  vga_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.918     3.169    rgb_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.395 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.395    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[9]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.988ns  (logic 1.604ns (53.675%)  route 1.384ns (46.325%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.550     1.433    clk_IBUF_BUFG
    SLICE_X29Y24         FDCE                                         r  addr_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  addr_reg[9]_rep/Q
                         net (fo=172, routed)         0.457     2.031    vga_inst/rgb_OBUF[4]_inst_i_12_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I1_O)        0.045     2.076 r  vga_inst/rgb_OBUF[4]_inst_i_40/O
                         net (fo=1, routed)           0.000     2.076    vga_inst/rgb_OBUF[4]_inst_i_40_n_0
    SLICE_X33Y38         MUXF7 (Prop_muxf7_I1_O)      0.065     2.141 r  vga_inst/rgb_OBUF[4]_inst_i_12/O
                         net (fo=1, routed)           0.000     2.141    vga_inst/rgb_OBUF[4]_inst_i_12_n_0
    SLICE_X33Y38         MUXF8 (Prop_muxf8_I1_O)      0.019     2.160 r  vga_inst/rgb_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.384     2.544    vga_inst/rgb_OBUF[4]_inst_i_4_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.112     2.656 r  vga_inst/rgb_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.543     3.199    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.222     4.421 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.421    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[6]_rep__15/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.163ns  (logic 1.677ns (53.030%)  route 1.486ns (46.970%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.565     1.448    clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  addr_reg[6]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.141     1.589 f  addr_reg[6]_rep__15/Q
                         net (fo=91, routed)          0.605     2.195    vga_inst/rgb_OBUF[7]_inst_i_137_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I3_O)        0.045     2.240 r  vga_inst/rgb_OBUF[7]_inst_i_122/O
                         net (fo=1, routed)           0.000     2.240    vga_inst/rgb_OBUF[7]_inst_i_122_n_0
    SLICE_X6Y61          MUXF7 (Prop_muxf7_I0_O)      0.062     2.302 r  vga_inst/rgb_OBUF[7]_inst_i_35/O
                         net (fo=1, routed)           0.098     2.399    vga_inst/rgb_OBUF[7]_inst_i_35_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.108     2.507 r  vga_inst/rgb_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.082     2.590    vga_inst/rgb_OBUF[7]_inst_i_10_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I1_O)        0.045     2.635 r  vga_inst/rgb_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.288     2.923    vga_inst/rgb_OBUF[7]_inst_i_3_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I2_O)        0.045     2.968 r  vga_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.412     3.380    rgb_OBUF[7]
    D17                  OBUF (Prop_obuf_I_O)         1.231     4.611 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.611    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[6]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.200ns  (logic 1.593ns (49.772%)  route 1.607ns (50.228%))
  Logic Levels:           6  (LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X10Y24         FDCE                                         r  addr_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  addr_reg[6]_rep/Q
                         net (fo=121, routed)         0.228     1.828    vga_inst/rgb_OBUF[11]_inst_i_43_0
    SLICE_X10Y24         LUT5 (Prop_lut5_I3_O)        0.045     1.873 r  vga_inst/rgb_OBUF[11]_inst_i_45/O
                         net (fo=1, routed)           0.310     2.183    vga_inst/rgb_OBUF[11]_inst_i_45_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.045     2.228 r  vga_inst/rgb_OBUF[11]_inst_i_16/O
                         net (fo=1, routed)           0.222     2.450    vga_inst/rgb_OBUF[11]_inst_i_16_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.045     2.495 r  vga_inst/rgb_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.082     2.577    vga_inst/rgb_OBUF[11]_inst_i_6_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.045     2.622 r  vga_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.361     2.983    vga_inst/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.045     3.028 r  vga_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.404     3.432    rgb_OBUF[11]
    N19                  OBUF (Prop_obuf_I_O)         1.204     4.636 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.636    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.323ns  (logic 1.406ns (42.300%)  route 1.918ns (57.700%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.551     1.434    clk_IBUF_BUFG
    SLICE_X28Y23         FDCE                                         r  addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  addr_reg[15]/Q
                         net (fo=12, routed)          0.602     2.178    vga_inst/Q[15]
    SLICE_X51Y19         LUT6 (Prop_lut6_I1_O)        0.045     2.223 r  vga_inst/rgb_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.315     3.538    rgb_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     4.757 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.757    rgb[2]
    K18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[7]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.344ns  (logic 1.546ns (46.222%)  route 1.799ns (53.778%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X29Y48         FDCE                                         r  addr_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  addr_reg[7]_rep/Q
                         net (fo=69, routed)          0.180     1.768    vga_inst/rgb_OBUF[10]_inst_i_13_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  vga_inst/rgb_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.222     2.035    vga_inst/rgb_OBUF[10]_inst_i_34_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.080 r  vga_inst/rgb_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.287     2.367    vga_inst/rgb_OBUF[10]_inst_i_12_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.045     2.412 r  vga_inst/rgb_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.205     2.617    vga_inst/rgb_OBUF[10]_inst_i_4_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I4_O)        0.045     2.662 r  vga_inst/rgb_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.905     3.567    rgb_OBUF[10]
    J19                  OBUF (Prop_obuf_I_O)         1.225     4.792 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.792    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           147 Endpoints
Min Delay           147 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg[6]_rep__39/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.211ns  (logic 1.441ns (12.856%)  route 9.770ns (87.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         9.770    11.211    reset_IBUF
    SLICE_X58Y23         FDCE                                         f  addr_reg[6]_rep__39/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.503     4.844    clk_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  addr_reg[6]_rep__39/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg[6]_rep__32/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.901ns  (logic 1.441ns (13.222%)  route 9.460ns (86.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         9.460    10.901    reset_IBUF
    SLICE_X55Y20         FDCE                                         f  addr_reg[6]_rep__32/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.441     4.782    clk_IBUF_BUFG
    SLICE_X55Y20         FDCE                                         r  addr_reg[6]_rep__32/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.748ns  (logic 1.441ns (13.410%)  route 9.306ns (86.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         9.306    10.748    reset_IBUF
    SLICE_X29Y20         FDCE                                         f  addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.436     4.777    clk_IBUF_BUFG
    SLICE_X29Y20         FDCE                                         r  addr_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg[6]_rep__44/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.639ns  (logic 1.441ns (13.547%)  route 9.198ns (86.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         9.198    10.639    reset_IBUF
    SLICE_X56Y15         FDCE                                         f  addr_reg[6]_rep__44/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.447     4.788    clk_IBUF_BUFG
    SLICE_X56Y15         FDCE                                         r  addr_reg[6]_rep__44/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.605ns  (logic 1.441ns (13.591%)  route 9.163ns (86.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         9.163    10.605    vga_inst/reset_IBUF
    SLICE_X31Y21         FDCE                                         f  vga_inst/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.433     4.774    vga_inst/clk_IBUF_BUFG
    SLICE_X31Y21         FDCE                                         r  vga_inst/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.605ns  (logic 1.441ns (13.591%)  route 9.163ns (86.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         9.163    10.605    vga_inst/reset_IBUF
    SLICE_X31Y21         FDCE                                         f  vga_inst/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.433     4.774    vga_inst/clk_IBUF_BUFG
    SLICE_X31Y21         FDCE                                         r  vga_inst/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/h_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.605ns  (logic 1.441ns (13.591%)  route 9.163ns (86.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         9.163    10.605    vga_inst/reset_IBUF
    SLICE_X31Y21         FDCE                                         f  vga_inst/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.433     4.774    vga_inst/clk_IBUF_BUFG
    SLICE_X31Y21         FDCE                                         r  vga_inst/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.605ns  (logic 1.441ns (13.591%)  route 9.163ns (86.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         9.163    10.605    vga_inst/reset_IBUF
    SLICE_X31Y21         FDCE                                         f  vga_inst/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.433     4.774    vga_inst/clk_IBUF_BUFG
    SLICE_X31Y21         FDCE                                         r  vga_inst/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.605ns  (logic 1.441ns (13.591%)  route 9.163ns (86.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         9.163    10.605    vga_inst/reset_IBUF
    SLICE_X30Y21         FDCE                                         f  vga_inst/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.433     4.774    vga_inst/clk_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  vga_inst/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_inst/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.605ns  (logic 1.441ns (13.591%)  route 9.163ns (86.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         9.163    10.605    vga_inst/reset_IBUF
    SLICE_X30Y21         FDCE                                         f  vga_inst/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.433     4.774    vga_inst/clk_IBUF_BUFG
    SLICE_X30Y21         FDCE                                         r  vga_inst/h_count_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg[6]_rep__10/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.210ns (27.974%)  route 0.539ns (72.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.539     0.749    reset_IBUF
    SLICE_X9Y14          FDCE                                         f  addr_reg[6]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X9Y14          FDCE                                         r  addr_reg[6]_rep__10/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg[6]_rep__13/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.210ns (22.522%)  route 0.721ns (77.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.721     0.930    reset_IBUF
    SLICE_X11Y7          FDCE                                         f  addr_reg[6]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X11Y7          FDCE                                         r  addr_reg[6]_rep__13/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg[6]_rep__9/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.210ns (20.256%)  route 0.825ns (79.744%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.825     1.034    reset_IBUF
    SLICE_X14Y17         FDCE                                         f  addr_reg[6]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X14Y17         FDCE                                         r  addr_reg[6]_rep__9/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg[6]_rep__14/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.210ns (19.963%)  route 0.840ns (80.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.840     1.050    reset_IBUF
    SLICE_X11Y9          FDCE                                         f  addr_reg[6]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X11Y9          FDCE                                         r  addr_reg[6]_rep__14/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg[6]_rep__12/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.210ns (19.304%)  route 0.876ns (80.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.876     1.085    reset_IBUF
    SLICE_X15Y6          FDCE                                         f  addr_reg[6]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.836     1.963    clk_IBUF_BUFG
    SLICE_X15Y6          FDCE                                         r  addr_reg[6]_rep__12/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg[6]_rep/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.210ns (18.051%)  route 0.951ns (81.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.951     1.161    reset_IBUF
    SLICE_X10Y24         FDCE                                         f  addr_reg[6]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X10Y24         FDCE                                         r  addr_reg[6]_rep/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg[6]_rep__11/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.210ns (17.627%)  route 0.979ns (82.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         0.979     1.189    reset_IBUF
    SLICE_X13Y10         FDCE                                         f  addr_reg[6]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X13Y10         FDCE                                         r  addr_reg[6]_rep__11/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg[7]_rep__4/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.210ns (16.231%)  route 1.081ns (83.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.081     1.291    reset_IBUF
    SLICE_X15Y10         FDCE                                         f  addr_reg[7]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X15Y10         FDCE                                         r  addr_reg[7]_rep__4/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg[7]_rep__5/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.210ns (16.231%)  route 1.081ns (83.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.081     1.291    reset_IBUF
    SLICE_X15Y10         FDCE                                         f  addr_reg[7]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X15Y10         FDCE                                         r  addr_reg[7]_rep__5/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            addr_reg[8]_rep__2/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.210ns (16.231%)  route 1.081ns (83.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=124, routed)         1.081     1.291    reset_IBUF
    SLICE_X15Y10         FDCE                                         f  addr_reg[8]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X15Y10         FDCE                                         r  addr_reg[8]_rep__2/C





