Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov 30 17:00:00 2024
| Host         : CSE-P07-2168-50 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file game_timing_summary_routed.rpt -pb game_timing_summary_routed.pb -rpx game_timing_summary_routed.rpx -warn_on_violation
| Design       : game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  329         
SYNTH-10   Warning           Wide multiplier              6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (329)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (756)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (329)
--------------------------
 There are 240 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: decoder/cd/clk_out_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: vga/clk25MHz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/paddle1/e1/cd/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/paddle1/e2/cd/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/paddle2/e1/cd/clk_out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/paddle2/e2/cd/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (756)
--------------------------------------------------
 There are 756 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  781          inf        0.000                      0                  781           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           781 Endpoints
Min Delay           781 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.094ns  (logic 12.843ns (51.181%)  route 12.251ns (48.819%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 FDCE=1 LUT2=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE                         0.000     0.000 r  vga/v_counter_reg[6]/C
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga/v_counter_reg[6]/Q
                         net (fo=18, routed)          2.011     2.467    vga/v_counter_reg_n_0_[6]
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.591 r  vga/ball_area2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.591    vga/ball_area2_carry__0_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.971 r  vga/ball_area2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.971    vga/ball_area2_carry__0_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.210 r  vga/ball_area2_carry__1/O[2]
                         net (fo=58, routed)          2.294     5.504    vga/ball_area2_carry__1_n_5
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.028     9.532 r  vga/ball_area1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.534    vga/ball_area1__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.052 r  vga/ball_area1__1/P[3]
                         net (fo=2, routed)           1.380    12.432    vga/ball_area1__1_n_102
    SLICE_X12Y16         LUT2 (Prop_lut2_I0_O)        0.124    12.556 r  vga/ball_area1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.556    vga/ball_area1_carry__0_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.069 r  vga/ball_area1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    vga/ball_area1_carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.288 r  vga/ball_area1_carry__1/O[0]
                         net (fo=1, routed)           0.968    14.255    vga/ball_area1_carry__1_n_7
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.295    14.550 r  vga/ball_area0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.550    vga/ball_area0_carry__5_i_4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.082 r  vga/ball_area0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.082    vga/ball_area0_carry__5_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.416 r  vga/ball_area0_carry__6/O[1]
                         net (fo=1, routed)           0.825    16.241    vga/ball_area0[29]
    SLICE_X10Y17         LUT6 (Prop_lut6_I2_O)        0.303    16.544 r  vga/green_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.806    17.350    vga/green_OBUF[3]_inst_i_7_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.474 r  vga/green_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.602    18.076    vga/green_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124    18.200 r  vga/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.364    21.564    green_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    25.094 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.094    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.591ns  (logic 12.818ns (52.128%)  route 11.772ns (47.872%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 FDCE=1 LUT2=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE                         0.000     0.000 r  vga/v_counter_reg[6]/C
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga/v_counter_reg[6]/Q
                         net (fo=18, routed)          2.011     2.467    vga/v_counter_reg_n_0_[6]
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.591 r  vga/ball_area2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.591    vga/ball_area2_carry__0_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.971 r  vga/ball_area2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.971    vga/ball_area2_carry__0_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.210 r  vga/ball_area2_carry__1/O[2]
                         net (fo=58, routed)          2.294     5.504    vga/ball_area2_carry__1_n_5
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.028     9.532 r  vga/ball_area1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.534    vga/ball_area1__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.052 r  vga/ball_area1__1/P[3]
                         net (fo=2, routed)           1.380    12.432    vga/ball_area1__1_n_102
    SLICE_X12Y16         LUT2 (Prop_lut2_I0_O)        0.124    12.556 r  vga/ball_area1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.556    vga/ball_area1_carry__0_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.069 r  vga/ball_area1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    vga/ball_area1_carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.288 r  vga/ball_area1_carry__1/O[0]
                         net (fo=1, routed)           0.968    14.255    vga/ball_area1_carry__1_n_7
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.295    14.550 r  vga/ball_area0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.550    vga/ball_area0_carry__5_i_4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.082 r  vga/ball_area0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.082    vga/ball_area0_carry__5_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.416 r  vga/ball_area0_carry__6/O[1]
                         net (fo=1, routed)           0.825    16.241    vga/ball_area0[29]
    SLICE_X10Y17         LUT6 (Prop_lut6_I2_O)        0.303    16.544 r  vga/green_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.806    17.350    vga/green_OBUF[3]_inst_i_7_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.474 r  vga/green_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.602    18.076    vga/green_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124    18.200 r  vga/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.885    21.085    green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    24.591 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.591    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.548ns  (logic 12.838ns (52.296%)  route 11.710ns (47.704%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 FDCE=1 LUT2=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE                         0.000     0.000 r  vga/v_counter_reg[6]/C
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga/v_counter_reg[6]/Q
                         net (fo=18, routed)          2.011     2.467    vga/v_counter_reg_n_0_[6]
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.591 r  vga/ball_area2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.591    vga/ball_area2_carry__0_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.971 r  vga/ball_area2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.971    vga/ball_area2_carry__0_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.210 r  vga/ball_area2_carry__1/O[2]
                         net (fo=58, routed)          2.294     5.504    vga/ball_area2_carry__1_n_5
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.028     9.532 r  vga/ball_area1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.534    vga/ball_area1__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.052 r  vga/ball_area1__1/P[3]
                         net (fo=2, routed)           1.380    12.432    vga/ball_area1__1_n_102
    SLICE_X12Y16         LUT2 (Prop_lut2_I0_O)        0.124    12.556 r  vga/ball_area1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.556    vga/ball_area1_carry__0_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.069 r  vga/ball_area1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    vga/ball_area1_carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.288 r  vga/ball_area1_carry__1/O[0]
                         net (fo=1, routed)           0.968    14.255    vga/ball_area1_carry__1_n_7
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.295    14.550 r  vga/ball_area0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.550    vga/ball_area0_carry__5_i_4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.082 r  vga/ball_area0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.082    vga/ball_area0_carry__5_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.416 r  vga/ball_area0_carry__6/O[1]
                         net (fo=1, routed)           0.825    16.241    vga/ball_area0[29]
    SLICE_X10Y17         LUT6 (Prop_lut6_I2_O)        0.303    16.544 r  vga/green_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.806    17.350    vga/green_OBUF[3]_inst_i_7_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.474 r  vga/green_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.591    18.065    vga/green_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124    18.189 r  vga/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.834    21.023    blue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    24.548 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.548    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.463ns  (logic 12.842ns (52.496%)  route 11.621ns (47.504%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 FDCE=1 LUT2=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE                         0.000     0.000 r  vga/v_counter_reg[6]/C
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga/v_counter_reg[6]/Q
                         net (fo=18, routed)          2.011     2.467    vga/v_counter_reg_n_0_[6]
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.591 r  vga/ball_area2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.591    vga/ball_area2_carry__0_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.971 r  vga/ball_area2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.971    vga/ball_area2_carry__0_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.210 r  vga/ball_area2_carry__1/O[2]
                         net (fo=58, routed)          2.294     5.504    vga/ball_area2_carry__1_n_5
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.028     9.532 r  vga/ball_area1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.534    vga/ball_area1__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.052 r  vga/ball_area1__1/P[3]
                         net (fo=2, routed)           1.380    12.432    vga/ball_area1__1_n_102
    SLICE_X12Y16         LUT2 (Prop_lut2_I0_O)        0.124    12.556 r  vga/ball_area1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.556    vga/ball_area1_carry__0_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.069 r  vga/ball_area1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    vga/ball_area1_carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.288 r  vga/ball_area1_carry__1/O[0]
                         net (fo=1, routed)           0.968    14.255    vga/ball_area1_carry__1_n_7
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.295    14.550 r  vga/ball_area0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.550    vga/ball_area0_carry__5_i_4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.082 r  vga/ball_area0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.082    vga/ball_area0_carry__5_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.416 r  vga/ball_area0_carry__6/O[1]
                         net (fo=1, routed)           0.825    16.241    vga/ball_area0[29]
    SLICE_X10Y17         LUT6 (Prop_lut6_I2_O)        0.303    16.544 r  vga/green_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.806    17.350    vga/green_OBUF[3]_inst_i_7_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.474 r  vga/green_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.602    18.076    vga/green_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124    18.200 r  vga/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.734    20.934    green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    24.463 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.463    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.386ns  (logic 12.816ns (52.557%)  route 11.569ns (47.443%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 FDCE=1 LUT2=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE                         0.000     0.000 r  vga/v_counter_reg[6]/C
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga/v_counter_reg[6]/Q
                         net (fo=18, routed)          2.011     2.467    vga/v_counter_reg_n_0_[6]
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.591 r  vga/ball_area2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.591    vga/ball_area2_carry__0_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.971 r  vga/ball_area2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.971    vga/ball_area2_carry__0_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.210 r  vga/ball_area2_carry__1/O[2]
                         net (fo=58, routed)          2.294     5.504    vga/ball_area2_carry__1_n_5
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.028     9.532 r  vga/ball_area1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.534    vga/ball_area1__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.052 r  vga/ball_area1__1/P[3]
                         net (fo=2, routed)           1.380    12.432    vga/ball_area1__1_n_102
    SLICE_X12Y16         LUT2 (Prop_lut2_I0_O)        0.124    12.556 r  vga/ball_area1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.556    vga/ball_area1_carry__0_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.069 r  vga/ball_area1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    vga/ball_area1_carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.288 r  vga/ball_area1_carry__1/O[0]
                         net (fo=1, routed)           0.968    14.255    vga/ball_area1_carry__1_n_7
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.295    14.550 r  vga/ball_area0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.550    vga/ball_area0_carry__5_i_4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.082 r  vga/ball_area0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.082    vga/ball_area0_carry__5_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.416 r  vga/ball_area0_carry__6/O[1]
                         net (fo=1, routed)           0.825    16.241    vga/ball_area0[29]
    SLICE_X10Y17         LUT6 (Prop_lut6_I2_O)        0.303    16.544 r  vga/green_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.806    17.350    vga/green_OBUF[3]_inst_i_7_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.474 r  vga/green_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.591    18.065    vga/green_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124    18.189 r  vga/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.693    20.882    blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    24.386 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.386    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.250ns  (logic 12.832ns (52.914%)  route 11.418ns (47.086%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 FDCE=1 LUT2=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE                         0.000     0.000 r  vga/v_counter_reg[6]/C
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga/v_counter_reg[6]/Q
                         net (fo=18, routed)          2.011     2.467    vga/v_counter_reg_n_0_[6]
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.591 r  vga/ball_area2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.591    vga/ball_area2_carry__0_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.971 r  vga/ball_area2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.971    vga/ball_area2_carry__0_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.210 r  vga/ball_area2_carry__1/O[2]
                         net (fo=58, routed)          2.294     5.504    vga/ball_area2_carry__1_n_5
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.028     9.532 r  vga/ball_area1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.534    vga/ball_area1__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.052 r  vga/ball_area1__1/P[3]
                         net (fo=2, routed)           1.380    12.432    vga/ball_area1__1_n_102
    SLICE_X12Y16         LUT2 (Prop_lut2_I0_O)        0.124    12.556 r  vga/ball_area1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.556    vga/ball_area1_carry__0_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.069 r  vga/ball_area1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    vga/ball_area1_carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.288 r  vga/ball_area1_carry__1/O[0]
                         net (fo=1, routed)           0.968    14.255    vga/ball_area1_carry__1_n_7
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.295    14.550 r  vga/ball_area0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.550    vga/ball_area0_carry__5_i_4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.082 r  vga/ball_area0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.082    vga/ball_area0_carry__5_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.416 r  vga/ball_area0_carry__6/O[1]
                         net (fo=1, routed)           0.825    16.241    vga/ball_area0[29]
    SLICE_X10Y17         LUT6 (Prop_lut6_I2_O)        0.303    16.544 r  vga/green_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.806    17.350    vga/green_OBUF[3]_inst_i_7_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.474 r  vga/green_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.591    18.065    vga/green_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124    18.189 r  vga/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.542    20.731    blue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    24.250 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.250    blue[2]
    K18                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.162ns  (logic 12.834ns (53.116%)  route 11.328ns (46.884%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 FDCE=1 LUT2=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE                         0.000     0.000 r  vga/v_counter_reg[6]/C
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga/v_counter_reg[6]/Q
                         net (fo=18, routed)          2.011     2.467    vga/v_counter_reg_n_0_[6]
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.591 r  vga/ball_area2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.591    vga/ball_area2_carry__0_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.971 r  vga/ball_area2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.971    vga/ball_area2_carry__0_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.210 r  vga/ball_area2_carry__1/O[2]
                         net (fo=58, routed)          2.294     5.504    vga/ball_area2_carry__1_n_5
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.028     9.532 r  vga/ball_area1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.534    vga/ball_area1__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.052 r  vga/ball_area1__1/P[3]
                         net (fo=2, routed)           1.380    12.432    vga/ball_area1__1_n_102
    SLICE_X12Y16         LUT2 (Prop_lut2_I0_O)        0.124    12.556 r  vga/ball_area1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.556    vga/ball_area1_carry__0_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.069 r  vga/ball_area1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    vga/ball_area1_carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.288 r  vga/ball_area1_carry__1/O[0]
                         net (fo=1, routed)           0.968    14.255    vga/ball_area1_carry__1_n_7
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.295    14.550 r  vga/ball_area0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.550    vga/ball_area0_carry__5_i_4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.082 r  vga/ball_area0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.082    vga/ball_area0_carry__5_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.416 r  vga/ball_area0_carry__6/O[1]
                         net (fo=1, routed)           0.825    16.241    vga/ball_area0[29]
    SLICE_X10Y17         LUT6 (Prop_lut6_I2_O)        0.303    16.544 r  vga/green_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.806    17.350    vga/green_OBUF[3]_inst_i_7_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.474 r  vga/green_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.602    18.076    vga/green_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124    18.200 r  vga/green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.441    20.641    green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    24.162 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.162    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.064ns  (logic 12.808ns (53.226%)  route 11.256ns (46.774%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 FDCE=1 LUT2=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE                         0.000     0.000 r  vga/v_counter_reg[6]/C
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga/v_counter_reg[6]/Q
                         net (fo=18, routed)          2.011     2.467    vga/v_counter_reg_n_0_[6]
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     2.591 r  vga/ball_area2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.591    vga/ball_area2_carry__0_i_2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.971 r  vga/ball_area2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.971    vga/ball_area2_carry__0_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.210 r  vga/ball_area2_carry__1/O[2]
                         net (fo=58, routed)          2.294     5.504    vga/ball_area2_carry__1_n_5
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      4.028     9.532 r  vga/ball_area1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.534    vga/ball_area1__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.052 r  vga/ball_area1__1/P[3]
                         net (fo=2, routed)           1.380    12.432    vga/ball_area1__1_n_102
    SLICE_X12Y16         LUT2 (Prop_lut2_I0_O)        0.124    12.556 r  vga/ball_area1_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.556    vga/ball_area1_carry__0_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.069 r  vga/ball_area1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.069    vga/ball_area1_carry__0_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.288 r  vga/ball_area1_carry__1/O[0]
                         net (fo=1, routed)           0.968    14.255    vga/ball_area1_carry__1_n_7
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.295    14.550 r  vga/ball_area0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    14.550    vga/ball_area0_carry__5_i_4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.082 r  vga/ball_area0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.082    vga/ball_area0_carry__5_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.416 r  vga/ball_area0_carry__6/O[1]
                         net (fo=1, routed)           0.825    16.241    vga/ball_area0[29]
    SLICE_X10Y17         LUT6 (Prop_lut6_I2_O)        0.303    16.544 r  vga/green_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.806    17.350    vga/green_OBUF[3]_inst_i_7_n_0
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.124    17.474 r  vga/green_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.591    18.065    vga/green_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.124    18.189 r  vga/blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.380    20.569    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    24.064 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.064    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle1/y_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.223ns  (logic 5.622ns (45.996%)  route 6.601ns (54.004%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE                         0.000     0.000 r  vga/paddle1/y_reg[3]/C
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  vga/paddle1/y_reg[3]/Q
                         net (fo=17, routed)          0.984     1.440    vga/paddle1/y_paddle1[3]
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.152     1.592 r  vga/paddle1/paddle1_area0_carry_i_9/O
                         net (fo=4, routed)           1.201     2.792    vga/paddle1/paddle1_area0_carry_i_9_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I2_O)        0.326     3.118 r  vga/paddle1/paddle1_area0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.118    vga/paddle1_n_6
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  vga/paddle1_area0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.519    vga/paddle1_area0_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.790 f  vga/paddle1_area0_carry__0/CO[0]
                         net (fo=1, routed)           1.172     4.962    vga/paddle1/red_OBUF[3]_inst_i_1_0[0]
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.373     5.335 f  vga/paddle1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.467     5.802    vga/paddle2/red[0]_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.926 r  vga/paddle2/red_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           2.778     8.704    red_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.223 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.223    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle1/y_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.087ns  (logic 5.627ns (46.552%)  route 6.460ns (53.448%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE                         0.000     0.000 r  vga/paddle1/y_reg[3]/C
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  vga/paddle1/y_reg[3]/Q
                         net (fo=17, routed)          0.984     1.440    vga/paddle1/y_paddle1[3]
    SLICE_X5Y18          LUT2 (Prop_lut2_I0_O)        0.152     1.592 r  vga/paddle1/paddle1_area0_carry_i_9/O
                         net (fo=4, routed)           1.201     2.792    vga/paddle1/paddle1_area0_carry_i_9_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I2_O)        0.326     3.118 r  vga/paddle1/paddle1_area0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.118    vga/paddle1_n_6
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.519 r  vga/paddle1_area0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.519    vga/paddle1_area0_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.790 f  vga/paddle1_area0_carry__0/CO[0]
                         net (fo=1, routed)           1.172     4.962    vga/paddle1/red_OBUF[3]_inst_i_1_0[0]
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.373     5.335 f  vga/paddle1/red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.467     5.802    vga/paddle2/red[0]_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.926 r  vga/paddle2/red_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           2.637     8.563    red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.087 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.087    red[0]
    G19                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/paddle1/e1/d/q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/paddle1/e1/s/meta_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDCE                         0.000     0.000 r  vga/paddle1/e1/d/q3_reg/C
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/paddle1/e1/d/q3_reg/Q
                         net (fo=1, routed)           0.054     0.195    vga/paddle1/e1/d/q3
    SLICE_X5Y16          LUT4 (Prop_lut4_I3_O)        0.045     0.240 r  vga/paddle1/e1/d/meta_i_1/O
                         net (fo=1, routed)           0.000     0.240    vga/paddle1/e1/s/deb
    SLICE_X5Y16          FDRE                                         r  vga/paddle1/e1/s/meta_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/clk25MHz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE                         0.000     0.000 r  vga/clk_div_reg[1]/C
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/clk_div_reg[1]/Q
                         net (fo=2, routed)           0.131     0.259    vga/p_0_in
    SLICE_X36Y46         FDCE                                         r  vga/clk25MHz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle2/e1/s/meta_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/paddle2/e1/s/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE                         0.000     0.000 r  vga/paddle2/e1/s/meta_reg/C
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/paddle2/e1/s/meta_reg/Q
                         net (fo=1, routed)           0.099     0.263    vga/paddle2/e1/s/meta_reg_n_0
    SLICE_X5Y19          FDRE                                         r  vga/paddle2/e1/s/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle1/e2/d/q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/paddle1/e2/s/meta_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.305%)  route 0.117ns (38.695%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  vga/paddle1/e2/d/q3_reg/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/paddle1/e2/d/q3_reg/Q
                         net (fo=1, routed)           0.117     0.258    vga/paddle1/e2/d/q3
    SLICE_X0Y19          LUT4 (Prop_lut4_I2_O)        0.045     0.303 r  vga/paddle1/e2/d/meta_i_1__0/O
                         net (fo=1, routed)           0.000     0.303    vga/paddle1/e2/s/deb
    SLICE_X0Y19          FDRE                                         r  vga/paddle1/e2/s/meta_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle1/e1/s/meta_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/paddle1/e1/s/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE                         0.000     0.000 r  vga/paddle1/e1/s/meta_reg/C
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/paddle1/e1/s/meta_reg/Q
                         net (fo=1, routed)           0.172     0.313    vga/paddle1/e1/s/meta
    SLICE_X5Y17          FDRE                                         r  vga/paddle1/e1/s/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle2/e1/d/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/paddle2/e1/d/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE                         0.000     0.000 r  vga/paddle2/e1/d/q1_reg/C
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/paddle2/e1/d/q1_reg/Q
                         net (fo=2, routed)           0.180     0.321    vga/paddle2/e1/d/q1
    SLICE_X5Y18          FDCE                                         r  vga/paddle2/e1/d/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle2/e2/d/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/paddle2/e2/d/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE                         0.000     0.000 r  vga/paddle2/e2/d/q1_reg/C
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/paddle2/e2/d/q1_reg/Q
                         net (fo=2, routed)           0.180     0.321    vga/paddle2/e2/d/q1
    SLICE_X5Y24          FDCE                                         r  vga/paddle2/e2/d/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle1/e2/d/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/paddle1/e2/d/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.770%)  route 0.181ns (56.230%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  vga/paddle1/e2/d/q2_reg/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/paddle1/e2/d/q2_reg/Q
                         net (fo=2, routed)           0.181     0.322    vga/paddle1/e2/d/q2
    SLICE_X0Y18          FDCE                                         r  vga/paddle1/e2/d/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle1/e1/d/q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/paddle1/e1/d/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDCE                         0.000     0.000 r  vga/paddle1/e1/d/q2_reg/C
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/paddle1/e1/d/q2_reg/Q
                         net (fo=2, routed)           0.183     0.324    vga/paddle1/e1/d/q2
    SLICE_X4Y16          FDCE                                         r  vga/paddle1/e1/d/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/paddle1/e1/d/q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/paddle1/e1/d/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDCE                         0.000     0.000 r  vga/paddle1/e1/d/q1_reg/C
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/paddle1/e1/d/q1_reg/Q
                         net (fo=2, routed)           0.185     0.326    vga/paddle1/e1/d/q1
    SLICE_X4Y16          FDCE                                         r  vga/paddle1/e1/d/q2_reg/D
  -------------------------------------------------------------------    -------------------





