
---------- Begin Simulation Statistics ----------
final_tick                                58654495000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 926904                       # Number of bytes of host memory used
host_seconds                                  1355.30                       # Real time elapsed on the host
host_tick_rate                               43277924                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.058654                       # Number of seconds simulated
sim_ticks                                 58654495000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 175601660                       # number of cc regfile reads
system.cpu.cc_regfile_writes                132768313                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 31970501                       # Number of Instructions Simulated
system.cpu.committedInsts::total            131970501                       # Number of Instructions Simulated
system.cpu.committedOps::0                  146474675                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  104033573                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              250508248                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.173090                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            3.669288                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.888903                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1234693                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   824676                       # number of floating regfile writes
system.cpu.idleCycles                           38117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1071751                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               7180410                       # Number of branches executed
system.cpu.iew.exec_branches::1              14420700                       # Number of branches executed
system.cpu.iew.exec_branches::total          21601110                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.191071                       # Inst execution rate
system.cpu.iew.exec_refs::0                  22398967                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  29547724                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              51946691                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 4334408                       # Number of stores executed
system.cpu.iew.exec_stores::1                13368451                       # Number of stores executed
system.cpu.iew.exec_stores::total            17702859                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                28343992                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34884892                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              26881                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18427111                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           281180820                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           18064559                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           16179273                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       34243832                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            475394                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             257032376                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 206838                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 12548                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1062106                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                443992                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          10784                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       434204                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         637547                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              261739646                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              120347994                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          382087640                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  150024425                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  106777539                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              256801964                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.475381                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.575717                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.506984                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              124426151                       # num instructions producing a value
system.cpu.iew.wb_producers::1               69286348                       # num instructions producing a value
system.cpu.iew.wb_producers::total          193712499                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.278883                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.910225                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.189107                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   150037037                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   106813543                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               256850580                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                458471166                       # number of integer regfile reads
system.cpu.int_regfile_writes               216447548                       # number of integer regfile writes
system.cpu.ipc::0                            0.852450                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.272532                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.124982                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             51336      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             127912369     85.06%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    49      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 205      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   41      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  565      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  286      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 486      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 49      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17936111     11.93%     97.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3927980      2.61%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          132212      0.09%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         425742      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              150387468                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           7902386      7.37%      7.37% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              69109945     64.43%     71.79% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               194627      0.18%     71.98% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  7506      0.01%     71.98% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd               65286      0.06%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 1068      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     72.04% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                37969      0.04%     72.08% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  198      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               88274      0.08%     72.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  9      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd            7947      0.01%     72.17% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           22493      0.02%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult           2625      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             15847952     14.77%     86.97% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            12936081     12.06%     99.03% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          533248      0.50%     99.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         510375      0.48%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              107267990                       # Type of FU issued
system.cpu.iq.FU_type::total                257655458      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7741654                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9625887                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1788016                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2094173                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 45892726                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 67368832                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            113261558                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.178117                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.261469                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.439585                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                77337091     68.28%     68.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 287811      0.25%     68.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    6523      0.01%     68.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                436533      0.39%     68.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   2990      0.00%     68.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  85069      0.08%     69.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     69.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    311      0.00%     69.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                145851      0.13%     69.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     69.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     69.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   20      0.00%     69.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     69.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     69.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     69.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd              6095      0.01%     69.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     69.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     69.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt             47916      0.04%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                10      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult             3118      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     69.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               13701067     12.10%     81.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              19001107     16.78%     98.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            675057      0.60%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          1524989      1.35%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              468474785                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          855668475                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    255013948                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         309769909                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  281100307                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 257655458                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               80513                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        30672496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           6197871                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          31250                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     74159239                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     117270874                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.197097                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.451333                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15736162     13.42%     13.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            23434580     19.98%     33.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            31906154     27.21%     60.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            23835945     20.33%     80.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            14930083     12.73%     93.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5628863      4.80%     98.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1565658      1.34%     99.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              225292      0.19%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8137      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       117270874                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.196383                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            534174                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           160668                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17975667                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4350702                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           2451849                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          2169333                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             16909225                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            14076409                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                79895189                       # number of misc regfile reads
system.cpu.numCycles                        117308991                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   20                       # Number of system calls
system.cpu.workload1.numSyscalls                   16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         41162                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          277                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       468403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       938344                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   131970501                       # Number of instructions simulated
sim_ops                                     250508248                       # Number of ops (including micro ops) simulated
host_inst_rate                                  97374                       # Simulator instruction rate (inst/s)
host_op_rate                                   184836                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                25607124                       # Number of BP lookups
system.cpu.branchPred.condPredicted          21855989                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1210823                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             19760309                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19314015                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.741462                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1154872                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1253                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          205160                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             172125                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            33035                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        13843                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        28926483                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           49263                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1050660                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    117255503                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.136431                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.262315                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        24070646     20.53%     20.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        43627948     37.21%     57.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        15857549     13.52%     71.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9094353      7.76%     79.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         5303750      4.52%     83.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         5717367      4.88%     88.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4053449      3.46%     91.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2483914      2.12%     93.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         7046527      6.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    117255503                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          31970501                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     131970501                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           146474675                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           104033573                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       250508248                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 22264347                       # Number of memory references committed
system.cpu.commit.memRefs::1                 28851574                       # Number of memory references committed
system.cpu.commit.memRefs::total             51115921                       # Number of memory references committed
system.cpu.commit.loads::0                   17946357                       # Number of loads committed
system.cpu.commit.loads::1                   15625034                       # Number of loads committed
system.cpu.commit.loads::total               33571391                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                    32820                       # Number of memory barriers committed
system.cpu.commit.membars::total                32838                       # Number of memory barriers committed
system.cpu.commit.branches::0                 7160498                       # Number of branches committed
system.cpu.commit.branches::1                14230588                       # Number of branches committed
system.cpu.commit.branches::total            21391086                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  527329                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 1222794                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             1750123                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                146423808                       # Number of committed integer instructions.
system.cpu.commit.integer::1                 96005044                       # Number of committed integer instructions.
system.cpu.commit.integer::total            242428852                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0              90318                       # Number of function calls committed.
system.cpu.commit.functionCalls::1             891348                       # Number of function calls committed.
system.cpu.commit.functionCalls::total         981666                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        49637      0.03%      0.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    124159328     84.77%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           15      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           42      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          167      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           34      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          341      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          226      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          474      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           46      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     17814647     12.16%     96.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3923861      2.68%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       131710      0.09%     99.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       394129      0.27%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    146474675                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      7835992      7.53%      7.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     66945035     64.35%     71.88% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       185691      0.18%     72.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv          938      0.00%     72.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd        58846      0.06%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         1002      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        35275      0.03%     72.15% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          172      0.00%     72.15% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        86290      0.08%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            9      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd         7882      0.01%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        22241      0.02%     72.26% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     72.26% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult         2625      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     15136415     14.55%     86.82% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     12734376     12.24%     99.06% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       488619      0.47%     99.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       492164      0.47%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    104033573                       # Class of committed instruction
system.cpu.commit.committedInstType::total    250508248      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       7046527                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     49963714                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49963714                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     49964625                       # number of overall hits
system.cpu.dcache.overall_hits::total        49964625                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       140706                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         140706                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       140784                       # number of overall misses
system.cpu.dcache.overall_misses::total        140784                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1474047998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1474047998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1474047998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1474047998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50104420                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50104420                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50105409                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50105409                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002808                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002808                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002810                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002810                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10476.084872                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10476.084872                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10470.280700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10470.280700                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          982                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              29                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.862069                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       107283                       # number of writebacks
system.cpu.dcache.writebacks::total            107283                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32444                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32444                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       108262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       108262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       108333                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       108333                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1076027499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1076027499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1076985999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1076985999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002161                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002161                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002162                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002162                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  9939.106048                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9939.106048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  9941.439811                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9941.439811                       # average overall mshr miss latency
system.cpu.dcache.replacements                 107283                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     32478689                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        32478689                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        81011                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         81011                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    762517500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    762517500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     32559700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32559700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002488                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002488                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9412.518053                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9412.518053                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        32417                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        32417                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        48594                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48594                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    424791000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    424791000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001492                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001492                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8741.634770                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8741.634770                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     17485025                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17485025                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        59695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        59695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    711530498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    711530498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     17544720                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17544720                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003402                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003402                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 11919.432080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11919.432080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        59668                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        59668                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    651236499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    651236499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003401                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 10914.334300                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10914.334300                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          911                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           911                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           78                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           78                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          989                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          989                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.078868                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.078868                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           71                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           71                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       958500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       958500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.071790                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.071790                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        13500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        13500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58654495000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.778416                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50072965                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            108307                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            462.324365                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.778416                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998807                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998807                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          530                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          205                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         100319125                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        100319125                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58654495000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 68269817                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              85652693                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  59422264                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              20134868                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1062106                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             18643137                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                161132                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              286635921                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               5055468                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    34273613                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    17705410                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        103623                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         44127                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58654495000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58654495000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58654495000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             971284                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      163557279                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    25607124                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           20641012                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     115636044                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1222369                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      17506                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                17245                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  45420904                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 60243                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    28747                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          117270874                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.550766                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.131838                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 31364854     26.75%     26.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 22568983     19.25%     45.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  6503778      5.55%     51.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  6035804      5.15%     56.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  8540680      7.28%     63.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 42256775     36.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            117270874                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.218288                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.394243                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     45048217                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         45048217                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     45048217                       # number of overall hits
system.cpu.icache.overall_hits::total        45048217                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       372117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         372117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       372117                       # number of overall misses
system.cpu.icache.overall_misses::total        372117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3185639379                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3185639379                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3185639379                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3185639379                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     45420334                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     45420334                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     45420334                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     45420334                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008193                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008193                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008193                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008193                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8560.854191                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8560.854191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8560.854191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8560.854191                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       185473                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          211                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             12739                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.559463                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    42.200000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       361101                       # number of writebacks
system.cpu.icache.writebacks::total            361101                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        10490                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10490                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        10490                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10490                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       361627                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       361627                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       361627                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       361627                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2941883901                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2941883901                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2941883901                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2941883901                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007962                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007962                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007962                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007962                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8135.133441                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8135.133441                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8135.133441                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8135.133441                       # average overall mshr miss latency
system.cpu.icache.replacements                 361101                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     45048217                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        45048217                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       372117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        372117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3185639379                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3185639379                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     45420334                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     45420334                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008193                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008193                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8560.854191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8560.854191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        10490                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10490                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       361627                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       361627                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2941883901                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2941883901                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007962                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007962                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8135.133441                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8135.133441                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58654495000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.777192                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            45409844                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            361627                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            125.570945                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.777192                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997612                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997612                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          91202295                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         91202295                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58654495000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    45449779                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        207290                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58654495000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58654495000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58654495000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1063240                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   29310                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   21                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 298                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  32712                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               110534                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                      487666                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 1284182                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 1225                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation               10486                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 849861                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                20753                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                     13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  58654495000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1062106                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 82032470                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                52231128                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            390                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  66805103                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              32410551                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              282860498                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1756051                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               1282635                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               12690189                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  33678                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1207318                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents        15068717                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           393720545                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   793645230                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                503038991                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1325197                       # Number of floating rename lookups
system.cpu.rename.committedMaps             340478992                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 53241451                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  48201412                       # count of insts added to the skid buffer
system.cpu.rob.reads                        948046369                       # The number of ROB reads
system.cpu.rob.writes                       562969613                       # The number of ROB writes
system.cpu.thread0.numInsts                  31970501                       # Number of Instructions committed
system.cpu.thread0.numOps                   104033573                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               358509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               105696                       # number of demand (read+write) hits
system.l2.demand_hits::total                   464205                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              358509                       # number of overall hits
system.l2.overall_hits::.cpu.data              105696                       # number of overall hits
system.l2.overall_hits::total                  464205                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3082                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2611                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5693                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3082                       # number of overall misses
system.l2.overall_misses::.cpu.data              2611                       # number of overall misses
system.l2.overall_misses::total                  5693                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    220279000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    223200500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        443479500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    220279000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    223200500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       443479500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           361591                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           108307                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               469898                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          361591                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          108307                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              469898                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.008523                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.024107                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012115                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.008523                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.024107                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012115                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71472.744971                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85484.680199                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77899.086598                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71472.744971                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85484.680199                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77899.086598                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  82                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 82                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5611                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        35551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            41162                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    201787000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    194463500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    396250500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    201787000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    194463500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2141707446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2537957946                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.008523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.023350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011941                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.008523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.023350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.087598                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65472.744971                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76893.436141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70620.299412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65472.744971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76893.436141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 60243.240584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61657.789855                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       104741                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           104741                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       104741                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       104741                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       363606                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           363606                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       363606                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       363606                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        35551                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          35551                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2141707446                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2141707446                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 60243.240584                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 60243.240584                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   26                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               26                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             57498                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57498                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2146                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2146                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    186655500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     186655500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         59644                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             59644                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.035980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.035980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86978.331780                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86978.331780                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           81                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               81                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         2065                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2065                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    160763500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    160763500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.034622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.034622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77851.573850                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77851.573850                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         358509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             358509                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    220279000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    220279000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       361591                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         361591                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.008523                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008523                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71472.744971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71472.744971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3082                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    201787000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    201787000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.008523                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008523                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65472.744971                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65472.744971                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         48198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             48198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     36545000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     36545000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        48663                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         48663                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.009556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.009556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78591.397849                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78591.397849                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          464                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          464                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     33700000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     33700000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.009535                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.009535                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72629.310345                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72629.310345                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  58654495000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  554580                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              554580                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 48884                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  58654495000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 40080.630422                       # Cycle average of tags in use
system.l2.tags.total_refs                      973740                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     41162                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.656285                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2943.684957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2412.956330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 34723.989134                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.044917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.036819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.529846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.611582                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         35551                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5611                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        35526                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5601                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.542465                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.085617                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15053498                       # Number of tag accesses
system.l2.tags.data_accesses                 15053498                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58654495000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     35551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000683512                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               94343                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       41162                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     41162                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 41162                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2634368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     44.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   58495088006                       # Total gap between requests
system.mem_ctrls.avgGap                    1421094.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       197248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       161856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2275264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3362879.520145898219                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2759481.604947753716                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 38790957.112494103611                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3082                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2529                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        35551                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     87402784                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     99835002                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1035989376                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28359.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39476.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     29140.93                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       197248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       161856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2275264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2634368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       197248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       197248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3082                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2529                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        35551                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          41162                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3362880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2759482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     38790957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         44913318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3362880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3362880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3362880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2759482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     38790957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        44913318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                41162                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2425                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2529                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2803                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2665                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2650                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               451439662                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             205810000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1223227162                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10967.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29717.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36866                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4296                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   613.214153                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   378.514772                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   430.831223                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          966     22.49%     22.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          527     12.27%     34.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          232      5.40%     40.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          156      3.63%     43.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          134      3.12%     46.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           78      1.82%     48.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           63      1.47%     50.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           49      1.14%     51.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2091     48.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4296                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2634368                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               44.913318                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.35                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  58654495000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13680240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7271220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141343440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4630083120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1936907880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  20892245760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   27621531660                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   470.919265                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  54291754802                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1958580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2404160198                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        16993200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         9032100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      152553240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4630083120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2232219750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  20643562080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   27684443490                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   471.991848                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  53643000431                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1958580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3052914569                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  58654495000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              39097                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2065                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2065                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39097                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        82324                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        82324                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  82324                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2634368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2634368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2634368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             41162                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   41162    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               41162                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  58654495000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            63924236                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          215293906                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            410290                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       104741                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       363643                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            40606                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              26                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             26                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            59644                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           59644                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        361627                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        48663                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1084319                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       323949                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1408268                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     46252288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     13797760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               60050048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           40642                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           510566                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000556                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023578                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 510282     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    284      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             510566                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  58654495000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          937556000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         542452476                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         162480486                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
