<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/BRIDGE.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/CMP.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/CMP.v</arg>&quot; Line <arg fmt="%d" index="2">21</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/constants.v&apos; in file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/CMP.v&quot; line 21
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/CP0.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/CP0.v</arg>&quot; Line <arg fmt="%d" index="2">21</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/constants.v&apos; in file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/CP0.v&quot; line 21
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/DATA_BYTE.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/DATA_BYTE.v</arg>&quot; Line <arg fmt="%d" index="2">21</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/constants.v&apos; in file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/DATA_BYTE.v&quot; line 21
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/DATA_EXTEND.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/DATA_EXTEND.v</arg>&quot; Line <arg fmt="%d" index="2">21</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/constants.v&apos; in file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/DATA_EXTEND.v&quot; line 21
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/D_ExcDetect.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/D_ExcDetect.v</arg>&quot; Line <arg fmt="%d" index="2">21</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/constants.v&apos; in file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/D_ExcDetect.v&quot; line 21
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/EXT.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/EXT.v</arg>&quot; Line <arg fmt="%d" index="2">21</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/constants.v&apos; in file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/EXT.v&quot; line 21
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/E_ExcDetect.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/E_ExcDetect.v</arg>&quot; Line <arg fmt="%d" index="2">21</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/constants.v&apos; in file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/E_ExcDetect.v&quot; line 21
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/GRF.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/IF_ExcDetect.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/MULTDIV.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/MULTDIV.v</arg>&quot; Line <arg fmt="%d" index="2">21</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/constants.v&apos; in file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/MULTDIV.v&quot; line 21
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/M_ExcDetect.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/M_ExcDetect.v</arg>&quot; Line <arg fmt="%d" index="2">21</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/constants.v&apos; in file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/M_ExcDetect.v&quot; line 21
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/NPC.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/NPC.v</arg>&quot; Line <arg fmt="%d" index="2">21</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/constants.v&apos; in file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/NPC.v&quot; line 21
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/TIMER.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/TOP.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/alu.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/alu.v</arg>&quot; Line <arg fmt="%d" index="2">21</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/constants.v&apos; in file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/alu.v&quot; line 21
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/controller.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/controller.v</arg>&quot; Line <arg fmt="%d" index="2">29</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/constants.v&apos; in file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/controller.v&quot; line 29
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/mips.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/mips.v</arg>&quot; Line <arg fmt="%d" index="2">21</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/constants.v&apos; in file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/mips.v&quot; line 21
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/regD.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/regD.v</arg>&quot; Line <arg fmt="%d" index="2">21</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/constants.v&apos; in file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/regD.v&quot; line 21
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/regE.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/regM.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/regM.v</arg>&quot; Line <arg fmt="%d" index="2">21</arg>. <arg fmt="%s" index="3">Include file found: &apos;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/constants.v&apos; in file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/regM.v&quot; line 21
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;/home/co-eda/Desktop/Verilog/P7/P7_L0_2022/regW.v&quot; into library work</arg>
</msg>

</messages>

