[{"DBLP title": "Stargazer: Automated regression-based GPU design space exploration.", "DBLP authors": ["Wenhao Jia", "Kelly A. Shaw", "Margaret Martonosi"], "year": 2012, "MAG papers": [{"PaperId": 2152513418, "PaperTitle": "stargazer automated regression based gpu design space exploration", "Year": 2012, "CitationCount": 81, "EstimatedCitation": 120, "Affiliations": {"princeton university": 2.0, "university of richmond": 1.0}}], "source": "ES"}, {"DBLP title": "A mechanistic performance model for superscalar in-order processors.", "DBLP authors": ["Maximilien Breughe", "Stijn Eyerman", "Lieven Eeckhout"], "year": 2012, "MAG papers": [{"PaperId": 2108104128, "PaperTitle": "a mechanistic performance model for superscalar in order processors", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"ghent university": 3.0}}], "source": "ES"}, {"DBLP title": "An LTE Uplink Receiver PHY benchmark and subframe-based power management.", "DBLP authors": ["Magnus Sj\u00e4lander", "Sally A. McKee", "Peter Brauer", "David Engdal", "Andr\u00e1s Vajda"], "year": 2012, "MAG papers": [{"PaperId": 2075962313, "PaperTitle": "an lte uplink receiver phy benchmark and subframe based power management", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"chalmers university of technology": 2.0, "ericsson": 3.0}}], "source": "ES"}, {"DBLP title": "BigHouse: A simulation infrastructure for data center systems.", "DBLP authors": ["David Meisner", "Junjie Wu", "Thomas F. Wenisch"], "year": 2012, "MAG papers": [{"PaperId": 2035286849, "PaperTitle": "bighouse a simulation infrastructure for data center systems", "Year": 2012, "CitationCount": 92, "EstimatedCitation": 143, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "A lightweight hybrid hardware/software approach for object-relative memory profiling.", "DBLP authors": ["Licheng Chen", "Zehan Cui", "Yungang Bao", "Mingyu Chen", "Yongbing Huang", "Guangming Tan"], "year": 2012, "MAG papers": [{"PaperId": 1966756251, "PaperTitle": "a lightweight hybrid hardware software approach for object relative memory profiling", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"chinese academy of sciences": 6.0}}], "source": "ES"}, {"DBLP title": "Lynx: A dynamic instrumentation system for data-parallel applications on GPGPU architectures.", "DBLP authors": ["Naila Farooqui", "Andrew Kerr", "Greg Eisenhauer", "Karsten Schwan", "Sudhakar Yalamanchili"], "year": 2012, "MAG papers": [{"PaperId": 2007444600, "PaperTitle": "lynx a dynamic instrumentation system for data parallel applications on gpgpu architectures", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"georgia institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "An FPGA-based multi-core platform for testing and analysis of architectural techniques.", "DBLP authors": ["Will Simoneau", "Resit Sendag"], "year": 2012, "MAG papers": [{"PaperId": 2029154810, "PaperTitle": "an fpga based multi core platform for testing and analysis of architectural techniques", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of rhode island": 2.0}}], "source": "ES"}, {"DBLP title": "Comparing the power and performance of Intel's SCC to state-of-the-art CPUs and GPUs.", "DBLP authors": ["Ehsan Totoni", "Babak Behzad", "Swapnil Ghike", "Josep Torrellas"], "year": 2012, "MAG papers": [{"PaperId": 2118365168, "PaperTitle": "comparing the power and performance of intel s scc to state of the art cpus and gpus", "Year": 2012, "CitationCount": 34, "EstimatedCitation": 61, "Affiliations": {"university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Characterizing and evaluating a key-value store application on heterogeneous CPU-GPU systems.", "DBLP authors": ["Tayler H. Hetherington", "Timothy G. Rogers", "Lisa Hsu", "Mike O'Connor", "Tor M. Aamodt"], "year": 2012, "MAG papers": [{"PaperId": 2059226577, "PaperTitle": "characterizing and evaluating a key value store application on heterogeneous cpu gpu systems", "Year": 2012, "CitationCount": 83, "EstimatedCitation": 130, "Affiliations": {"university of british columbia": 3.0, "advanced micro devices": 2.0}}], "source": "ES"}, {"DBLP title": "Selective commitment and selective margin: Techniques to minimize cost in an IaaS cloud.", "DBLP authors": ["Yu-Ju Hong", "Jiachen Xue", "Mithuna Thottethodi"], "year": 2012, "MAG papers": [{"PaperId": 2012649220, "PaperTitle": "selective commitment and selective margin techniques to minimize cost in an iaas cloud", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"purdue university": 3.0}}], "source": "ES"}, {"DBLP title": "Data sharing in multi-threaded applications and its impact on chip design.", "DBLP authors": ["Anil Krishna", "Ahmad Samih", "Yan Solihin"], "year": 2012, "MAG papers": [{"PaperId": 1969735115, "PaperTitle": "data sharing in multi threaded applications and its impact on chip design", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"north carolina state university": 2.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Using utility prediction models to dynamically choose program thread counts.", "DBLP authors": ["Ryan W. Moore", "Bruce R. Childers"], "year": 2012, "MAG papers": [{"PaperId": 2148078346, "PaperTitle": "using utility prediction models to dynamically choose program thread counts", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "Speedup stacks: Identifying scaling bottlenecks in multi-threaded applications.", "DBLP authors": ["Stijn Eyerman", "Kristof Du Bois", "Lieven Eeckhout"], "year": 2012, "MAG papers": [{"PaperId": 2079218824, "PaperTitle": "speedup stacks identifying scaling bottlenecks in multi threaded applications", "Year": 2012, "CitationCount": 45, "EstimatedCitation": 76, "Affiliations": {"ghent university": 3.0}}], "source": "ES"}, {"DBLP title": "Performance analysis of thread mappings with a holistic view of the hardware resources.", "DBLP authors": ["Wei Wang", "Tanima Dey", "Jason Mars", "Lingjia Tang", "Jack W. Davidson", "Mary Lou Soffa"], "year": 2012, "MAG papers": [{"PaperId": 2059638322, "PaperTitle": "performance analysis of thread mappings with a holistic view of the hardware resources", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of virginia": 6.0}}], "source": "ES"}, {"DBLP title": "A single-pass cache simulation methodology for two-level unified caches.", "DBLP authors": ["Wei Zang", "Ann Gordon-Ross"], "year": 2012, "MAG papers": [{"PaperId": 2059896628, "PaperTitle": "a single pass cache simulation methodology for two level unified caches", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Fast and cycle-accurate modeling of a multicore processor.", "DBLP authors": ["Asif Khan", "Muralidaran Vijayaraghavan", "Silas Boyd-Wickizer", "Arvind"], "year": 2012, "MAG papers": [{"PaperId": 2074504559, "PaperTitle": "fast and cycle accurate modeling of a multicore processor", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"massachusetts institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "FPGA modeling of diverse superscalar processors.", "DBLP authors": ["Brandon H. Dwiel", "Niket Kumar Choudhary", "Eric Rotenberg"], "year": 2012, "MAG papers": [{"PaperId": 1970900297, "PaperTitle": "fpga modeling of diverse superscalar processors", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"north carolina state university": 3.0}}], "source": "ES"}, {"DBLP title": "Evaluating FPGA-acceleration for real-time unstructured search.", "DBLP authors": ["Sai Rahul Chalamalasetti", "Martin Margala", "Wim Vanderbauwhede", "Mitch Wright", "Parthasarathy Ranganathan"], "year": 2012, "MAG papers": [{"PaperId": 2043120383, "PaperTitle": "evaluating fpga acceleration for real time unstructured search", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"hewlett packard": 2.0, "university of massachusetts lowell": 2.0}}], "source": "ES"}, {"DBLP title": "Combined profiling: A methodology to capture varied program behavior across multiple inputs.", "DBLP authors": ["Paul Berube", "Jos\u00e9 Nelson Amaral"], "year": 2012, "MAG papers": [{"PaperId": 2036861468, "PaperTitle": "combined profiling a methodology to capture varied program behavior across multiple inputs", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of alberta": 2.0}}], "source": "ES"}, {"DBLP title": "Architectural characterization and similarity analysis of sunspider and Google's V8 Javascript benchmarks.", "DBLP authors": ["Devesh Tiwari", "Yan Solihin"], "year": 2012, "MAG papers": [{"PaperId": 2103792875, "PaperTitle": "architectural characterization and similarity analysis of sunspider and google s v8 javascript benchmarks", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"north carolina state university": 2.0}}], "source": "ES"}]