
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1-1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : mf8c

# Written on Fri Mar  4 20:12:40 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                           Requested     Requested     Clock                                                 Clock                   Clock
Level     Clock                                           Frequency     Period        Type                                                  Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                          280.0 MHz     3.571         system                                                system_clkgroup         0    
                                                                                                                                                                         
0 -       pcie_x1_top_phy|PCLK_by_2_inferred_clock        280.0 MHz     3.571         inferred                                              Inferred_clkgroup_0     3395 
                                                                                                                                                                         
0 -       pll_xclk_base|CLKOS_inferred_clock              280.0 MHz     3.571         inferred                                              Inferred_clkgroup_2     1    
1 .         clock_gen_ECP5UM|s_rtl_xclk_derived_clock     280.0 MHz     3.571         derived (from pll_xclk_base|CLKOS_inferred_clock)     Inferred_clkgroup_2     855  
                                                                                                                                                                         
0 -       pcie_refclk|refclko_inferred_clock              280.0 MHz     3.571         inferred                                              Inferred_clkgroup_4     179  
                                                                                                                                                                         
0 -       pcie_x1_top_phy|PCLK_inferred_clock             280.0 MHz     3.571         inferred                                              Inferred_clkgroup_3     108  
                                                                                                                                                                         
0 -       pll_xclk_base|CLKOS2_inferred_clock             280.0 MHz     3.571         inferred                                              Inferred_clkgroup_1     95   
                                                                                                                                                                         
0 -       pcie_x1_top_pcs|rx_pclk_inferred_clock          280.0 MHz     3.571         inferred                                              Inferred_clkgroup_6     84   
                                                                                                                                                                         
0 -       pcie_x1_top_pcs|tx_pclk_inferred_clock          280.0 MHz     3.571         inferred                                              Inferred_clkgroup_5     52   
=========================================================================================================================================================================


Clock Load Summary
******************

                                              Clock     Source                                                                     Clock Pin                                                                     Non-clock Pin     Non-clock Pin                                           
Clock                                         Load      Pin                                                                        Seq Example                                                                   Seq Example       Comb Example                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        0         -                                                                          -                                                                             -                 -                                                       
                                                                                                                                                                                                                                                                                           
pcie_x1_top_phy|PCLK_by_2_inferred_clock      3395      U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_clkdiv.CDIVX(PCSCLKDIV)                  U3_SYNC.s_rst_done[1:0].C                                                     -                 -                                                       
                                                                                                                                                                                                                                                                                           
pll_xclk_base|CLKOS_inferred_clock            1         U1_CORE.U3_CLK.U1_PLL\.PLL_E5.PLLInst_0.CLKOS(EHXPLLL)                     U1_CORE.U3_CLK.s_rtl_xclk.C                                                   -                 -                                                       
clock_gen_ECP5UM|s_rtl_xclk_derived_clock     855       U1_CORE.U3_CLK.s_rtl_xclk.Q[0](dffr)                                       U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U3_TX.U3_THR.s_crd_rst_sync.C     -                 -                                                       
                                                                                                                                                                                                                                                                                           
pcie_refclk|refclko_inferred_clock            179       U1_CORE.U1_PCIE\.U1_E5.U3_REFCLK.EXTREF0_inst.REFCLKO(EXTREFB)             U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.lsm_s.C                   -                 -                                                       
                                                                                                                                                                                                                                                                                           
pcie_x1_top_phy|PCLK_inferred_clock           108       U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_clkdiv.CDIV1(PCSCLKDIV)                  U1_CORE.U1_PCIE\.U1_E5.U2_PHY.detect_req_del.C                                -                 -                                                       
                                                                                                                                                                                                                                                                                           
pll_xclk_base|CLKOS2_inferred_clock           95        U1_CORE.U3_CLK.U1_PLL\.PLL_E5.PLLInst_0.CLKOS2(EHXPLLL)                    U1_CORE.U7_CFI.U7_CDC_CTL.s_rst_done[1:0].C                                   -                 -                                                       
                                                                                                                                                                                                                                                                                           
pcie_x1_top_pcs|rx_pclk_inferred_clock        84        U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.DCU0_inst.CH0_FF_RX_PCLK(DCUA)     U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.pcs_wait_done_chx.C                  -                 U1_CORE.U1_PCIE\.U1_E5.U2_PHY.ff_rx_fclk_0.I[0](keepbuf)
                                                                                                                                                                                                                                                                                           
pcie_x1_top_pcs|tx_pclk_inferred_clock        52        U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.DCU0_inst.CH0_FF_TX_PCLK(DCUA)     U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.ppul_sync.C                  -                 -                                                       
===========================================================================================================================================================================================================================================================================================
