

================================================================
== Vivado HLS Report for 'sep_convolution_filter'
================================================================
* Date:           Tue Mar 10 11:11:05 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        Sep_Convolution_Filter
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  41.67|     14.49|        5.21|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  310607|  310607|  310607|  310607|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop_row_Loop_col  |  310605|  310605|        38|          1|          1|  310569|    yes   |
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     11|       -|      -|    -|
|Expression       |        -|      0|       0|    853|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|    2077|   1578|    -|
|Memory           |        6|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    213|    -|
|Register         |        0|      -|     792|    104|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|     11|    2869|   2748|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      3|       2|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |sep_convolution_fhbi_U1  |sep_convolution_fhbi  |        0|      0|  2077|  1578|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|      0|  2077|  1578|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |sep_convolution_fibs_U2   |sep_convolution_fibs  | i0 + i1 * i2 |
    |sep_convolution_fibs_U3   |sep_convolution_fibs  | i0 + i1 * i2 |
    |sep_convolution_fibs_U5   |sep_convolution_fibs  | i0 + i1 * i2 |
    |sep_convolution_fjbC_U4   |sep_convolution_fjbC  | i0 + i1 * i2 |
    |sep_convolution_fkbM_U6   |sep_convolution_fkbM  | i0 + i1 * i2 |
    |sep_convolution_flbW_U7   |sep_convolution_flbW  |    i0 * i1   |
    |sep_convolution_flbW_U9   |sep_convolution_flbW  |    i0 * i1   |
    |sep_convolution_flbW_U11  |sep_convolution_flbW  |    i0 * i1   |
    |sep_convolution_fmb6_U8   |sep_convolution_fmb6  | i0 + i1 * i2 |
    |sep_convolution_fmb6_U10  |sep_convolution_fmb6  | i0 + i1 * i2 |
    |sep_convolution_fncg_U12  |sep_convolution_fncg  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |line_buffer_V_0_U  |sep_convolution_fbkb  |        1|  0|   0|   640|    8|     1|         5120|
    |line_buffer_V_1_U  |sep_convolution_fbkb  |        1|  0|   0|   640|    8|     1|         5120|
    |line_buffer_V_2_U  |sep_convolution_fbkb  |        1|  0|   0|   640|    8|     1|         5120|
    |line_buffer_V_3_U  |sep_convolution_fbkb  |        1|  0|   0|   640|    8|     1|         5120|
    |line_buffer_V_4_U  |sep_convolution_fbkb  |        1|  0|   0|   640|    8|     1|         5120|
    |line_buffer_V_5_U  |sep_convolution_fbkb  |        1|  0|   0|   640|    8|     1|         5120|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total              |                      |        6|  0|   0|  3840|   48|     6|        30720|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |r_V_7_fu_931_p2                   |     *    |      0|  0|  40|           8|           8|
    |r_V_fu_831_p2                     |     *    |      0|  0|  40|           8|           8|
    |r_V_s_fu_857_p2                   |     *    |      0|  0|  40|           8|           8|
    |col_1_fu_634_p2                   |     +    |      0|  0|  17|          10|           1|
    |indvar_flatten_next_fu_415_p2     |     +    |      0|  0|  26|          19|           1|
    |r_V_9_fu_1168_p2                  |     +    |      0|  0|  15|           8|           8|
    |row_s_fu_449_p2                   |     +    |      0|  0|  16|           9|           1|
    |temp_h_V_fu_1139_p2               |     +    |      0|  0|  36|          29|          29|
    |temp_v_V_6_fu_979_p2              |     +    |      0|  0|  26|          19|          19|
    |tmp7_fu_969_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp_14_fu_588_p2                  |     +    |      0|  0|  39|          32|           1|
    |tmp_20_fu_628_p2                  |     +    |      0|  0|  26|          19|           1|
    |tmp_2_fu_541_p2                   |     +    |      0|  0|  39|          32|           1|
    |tmp_5_fu_421_p2                   |     +    |      0|  0|  26|          19|          10|
    |tmp_fu_1130_p2                    |     +    |      0|  0|  35|          28|          28|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state38_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state39_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1476                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1478                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1483                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1489                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1491                 |    and   |      0|  0|   2|           1|           1|
    |in_img_V_0_load_A                 |    and   |      0|  0|   2|           1|           1|
    |in_img_V_0_load_B                 |    and   |      0|  0|   2|           1|           1|
    |or_cond1_fu_622_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_610_p2                 |    and   |      0|  0|   2|           1|           1|
    |out_img_V_1_load_A                |    and   |      0|  0|   2|           1|           1|
    |out_img_V_1_load_B                |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_409_p2        |   icmp   |      0|  0|  20|          19|          19|
    |exitcond_fu_427_p2                |   icmp   |      0|  0|  13|          10|          10|
    |grp_fu_381_p2                     |   icmp   |      0|  0|  20|          32|           1|
    |in_img_V_0_state_cmp_full         |   icmp   |      0|  0|   8|           2|           1|
    |out_img_V_1_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |tmp_15_fu_604_p2                  |   icmp   |      0|  0|  13|          10|          10|
    |tmp_18_fu_616_p2                  |   icmp   |      0|  0|  13|          10|           2|
    |tmp_3_fu_564_p2                   |   icmp   |      0|  0|  20|          32|           1|
    |tmp_4_fu_523_p2                   |   icmp   |      0|  0|  20|          19|           6|
    |tmp_5_mid1_fu_455_p2              |   icmp   |      0|  0|  13|           9|           7|
    |tmp_6_fu_461_p2                   |   icmp   |      0|  0|  13|           9|           7|
    |tmp_7_fu_481_p2                   |   icmp   |      0|  0|  13|           9|           2|
    |tmp_7_mid1_fu_475_p2              |   icmp   |      0|  0|  13|           9|           2|
    |tmp_8_fu_517_p2                   |   icmp   |      0|  0|  20|          19|           6|
    |tmp_9_fu_511_p2                   |   icmp   |      0|  0|  20|          19|           6|
    |tmp_s_fu_535_p2                   |   icmp   |      0|  0|  20|          32|           3|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |col_mid2_fu_441_p3                |  select  |      0|  0|   9|           1|           1|
    |iteration_1_mid2_fu_433_p3        |  select  |      0|  0|  19|           1|          19|
    |iteration_mid2_fu_495_p3          |  select  |      0|  0|  19|           1|          19|
    |p_j_1_fu_547_p3                   |  select  |      0|  0|  32|           1|           1|
    |row_mid2_fu_503_p3                |  select  |      0|  0|   9|           1|           9|
    |tmp_2_i_1_fu_556_p3               |  select  |      0|  0|  32|           1|          32|
    |tmp_5_mid2_fu_467_p3              |  select  |      0|  0|   2|           1|           1|
    |tmp_7_mid2_fu_487_p3              |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 853|         535|         328|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter37   |   9|          2|    1|          2|
    |col_reg_370                |   9|          2|   10|         20|
    |i_1_fu_166                 |   9|          2|   32|         64|
    |in_img_V_0_data_out        |   9|          2|    8|         16|
    |in_img_V_0_state           |  15|          3|    2|          6|
    |in_img_V_TDATA_blk_n       |   9|          2|    1|          2|
    |indvar_flatten_reg_326     |   9|          2|   19|         38|
    |iteration_1_reg_359        |   9|          2|   19|         38|
    |iteration_reg_337          |   9|          2|   19|         38|
    |j_1_fu_170                 |   9|          2|   32|         64|
    |kernel_config_V_address0   |  27|          5|    6|         30|
    |kernel_h_V_0_loc_1_fu_162  |   9|          2|    8|         16|
    |kernel_v_V_0               |   9|          2|    8|         16|
    |out_img_V_1_data_out       |   9|          2|    8|         16|
    |out_img_V_1_state          |  15|          3|    2|          6|
    |out_img_V_TDATA_blk_n      |   9|          2|    1|          2|
    |row_reg_348                |   9|          2|    9|         18|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 213|         45|  187|        398|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9          |   1|   0|    1|          0|
    |col_mid2_reg_1306                |  10|   0|   10|          0|
    |col_mid2_reg_1306_pp0_iter1_reg  |  10|   0|   10|          0|
    |col_reg_370                      |  10|   0|   10|          0|
    |convolution_buffer_V_1           |  19|   0|   19|          0|
    |convolution_buffer_V_2           |  19|   0|   19|          0|
    |convolution_buffer_V_3           |  19|   0|   19|          0|
    |convolution_buffer_V_4           |  19|   0|   19|          0|
    |convolution_buffer_V_5           |  19|   0|   19|          0|
    |convolution_buffer_V_6           |  19|   0|   19|          0|
    |i_1_fu_166                       |  32|   0|   32|          0|
    |in_img_V_0_payload_A             |   8|   0|    8|          0|
    |in_img_V_0_payload_B             |   8|   0|    8|          0|
    |in_img_V_0_sel_rd                |   1|   0|    1|          0|
    |in_img_V_0_sel_wr                |   1|   0|    1|          0|
    |in_img_V_0_state                 |   2|   0|    2|          0|
    |in_temp_V_reg_1421               |   8|   0|    8|          0|
    |indvar_flatten_reg_326           |  19|   0|   19|          0|
    |iteration_1_reg_359              |  19|   0|   19|          0|
    |iteration_reg_337                |  19|   0|   19|          0|
    |j_1_fu_170                       |  32|   0|   32|          0|
    |kernel_h_V_0                     |   8|   0|    8|          0|
    |kernel_h_V_0_loc_1_fu_162        |   8|   0|    8|          0|
    |kernel_h_V_0_loc_1_l_1_reg_1427  |   8|   0|    8|          0|
    |kernel_h_V_1                     |   8|   0|    8|          0|
    |kernel_h_V_2                     |   8|   0|    8|          0|
    |kernel_h_V_3                     |   8|   0|    8|          0|
    |kernel_h_V_4                     |   8|   0|    8|          0|
    |kernel_h_V_5                     |   8|   0|    8|          0|
    |kernel_h_V_6                     |   8|   0|    8|          0|
    |kernel_off_V                     |   8|   0|    8|          0|
    |kernel_off_V_load_reg_1437       |   8|   0|    8|          0|
    |kernel_sum_V                     |   8|   0|    8|          0|
    |kernel_sum_V_load_reg_1432       |   8|   0|    8|          0|
    |kernel_v_V_0                     |   8|   0|    8|          0|
    |kernel_v_V_1                     |   8|   0|    8|          0|
    |kernel_v_V_2                     |   8|   0|    8|          0|
    |kernel_v_V_3                     |   8|   0|    8|          0|
    |kernel_v_V_4                     |   8|   0|    8|          0|
    |kernel_v_V_5                     |   8|   0|    8|          0|
    |kernel_v_V_6                     |   8|   0|    8|          0|
    |line_buffer_V_0_addr_reg_1386    |  10|   0|   10|          0|
    |line_buffer_V_1_addr_reg_1392    |  10|   0|   10|          0|
    |line_buffer_V_2_addr_reg_1398    |  10|   0|   10|          0|
    |line_buffer_V_3_addr_reg_1404    |  10|   0|   10|          0|
    |line_buffer_V_4_addr_reg_1410    |  10|   0|   10|          0|
    |or_cond1_reg_1372                |   1|   0|    1|          0|
    |or_cond_reg_1368                 |   1|   0|    1|          0|
    |or_cond_reg_1368_pp0_iter1_reg   |   1|   0|    1|          0|
    |out_img_V_1_payload_A            |   8|   0|    8|          0|
    |out_img_V_1_payload_B            |   8|   0|    8|          0|
    |out_img_V_1_sel_rd               |   1|   0|    1|          0|
    |out_img_V_1_sel_wr               |   1|   0|    1|          0|
    |out_img_V_1_state                |   2|   0|    2|          0|
    |reg_386                          |   8|   0|    8|          0|
    |row_reg_348                      |   9|   0|    9|          0|
    |tmp_11_reg_1338                  |   1|   0|    1|          0|
    |tmp_11_reg_1338_pp0_iter1_reg    |   1|   0|    1|          0|
    |tmp_13_reg_1360                  |   1|   0|    1|          0|
    |tmp_13_reg_1360_pp0_iter1_reg    |   1|   0|    1|          0|
    |tmp_15_reg_1364                  |   1|   0|    1|          0|
    |tmp_15_reg_1364_pp0_iter1_reg    |   1|   0|    1|          0|
    |tmp_21_reg_1356                  |   3|   0|    3|          0|
    |tmp_21_reg_1356_pp0_iter1_reg    |   3|   0|    3|          0|
    |tmp_22_reg_1347                  |   3|   0|    3|          0|
    |tmp_22_reg_1347_pp0_iter1_reg    |   3|   0|    3|          0|
    |tmp_3_reg_1334                   |   1|   0|    1|          0|
    |tmp_3_reg_1334_pp0_iter1_reg     |   1|   0|    1|          0|
    |tmp_4_reg_1330                   |   1|   0|    1|          0|
    |tmp_8_reg_1326                   |   1|   0|    1|          0|
    |tmp_9_reg_1322                   |   1|   0|    1|          0|
    |tmp_9_reg_1322_pp0_iter1_reg     |   1|   0|    1|          0|
    |window_V_0                       |   8|   0|    8|          0|
    |window_V_1                       |   8|   0|    8|          0|
    |window_V_2                       |   8|   0|    8|          0|
    |window_V_3                       |   8|   0|    8|          0|
    |window_V_4                       |   8|   0|    8|          0|
    |window_V_5                       |   8|   0|    8|          0|
    |window_V_6                       |   8|   0|    8|          0|
    |kernel_off_V_load_reg_1437       |  64|  40|    8|          0|
    |or_cond1_reg_1372                |  64|  64|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 792| 104|  673|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | sep_convolution_filter | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs | sep_convolution_filter | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | sep_convolution_filter | return value |
|ap_done                   | out |    1| ap_ctrl_hs | sep_convolution_filter | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | sep_convolution_filter | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | sep_convolution_filter | return value |
|kernel_config_V_address0  | out |    6|  ap_memory |     kernel_config_V    |     array    |
|kernel_config_V_ce0       | out |    1|  ap_memory |     kernel_config_V    |     array    |
|kernel_config_V_q0        |  in |    8|  ap_memory |     kernel_config_V    |     array    |
|in_img_V_TDATA            |  in |    8|    axis    |        in_img_V        |    pointer   |
|in_img_V_TVALID           |  in |    1|    axis    |        in_img_V        |    pointer   |
|in_img_V_TREADY           | out |    1|    axis    |        in_img_V        |    pointer   |
|out_img_V_TDATA           | out |    8|    axis    |        out_img_V       |    pointer   |
|out_img_V_TVALID          | out |    1|    axis    |        out_img_V       |    pointer   |
|out_img_V_TREADY          |  in |    1|    axis    |        out_img_V       |    pointer   |
+--------------------------+-----+-----+------------+------------------------+--------------+

