Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Mon Dec 21 17:12:13 2015
| Host             : XSHZHEHENGT30 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file OSC_top_power_routed.rpt -pb OSC_top_power_summary_routed.pb
| Design           : OSC_top
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.187 |
| Dynamic (W)              | 0.115 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.1  |
| Junction Temperature (C) | 25.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |       11 |       --- |             --- |
| Slice Logic              |     0.004 |     1589 |       --- |             --- |
|   LUT as Logic           |     0.004 |      828 |     20800 |            3.98 |
|   Register               |    <0.001 |      271 |     41600 |            0.65 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.12 |
|   CARRY4                 |    <0.001 |       17 |      8150 |            0.20 |
|   F7/F8 Muxes            |    <0.001 |      159 |     32600 |            0.48 |
|   LUT as Distributed RAM |    <0.001 |      160 |      9600 |            1.66 |
|   Others                 |     0.000 |       21 |       --- |             --- |
| Signals                  |     0.004 |     1152 |       --- |             --- |
| Block RAM                |     0.000 |      1.5 |        50 |            3.00 |
| MMCM                     |     0.102 |        1 |         5 |           20.00 |
| I/O                      |    <0.001 |       20 |       106 |           18.86 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.187 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.023 |       0.013 |      0.010 |
| Vccaux    |       1.800 |     0.069 |       0.056 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------+---------------------------------------------+-----------------+
| Clock          | Domain                                      | Constraint (ns) |
+----------------+---------------------------------------------+-----------------+
| clk_out1_clock | nolabel_line170/u_clock/inst/clk_out1_clock |            10.0 |
| clk_out2_clock | nolabel_line170/u_clock/inst/clk_out2_clock |            40.0 |
| clk_out3_clock | nolabel_line170/u_clock/inst/clk_out3_clock |            80.0 |
| clk_out4_clock | nolabel_line170/u_clock/inst/clk_out4_clock |            40.0 |
| clk_out5_clock | nolabel_line170/u_clock/inst/clk_out5_clock |            20.0 |
| clk_out6_clock | nolabel_line170/u_clock/inst/clk_out6_clock |            13.3 |
| clk_out7_clock | nolabel_line170/u_clock/inst/clk_out7_clock |            10.0 |
| clkfbout_clock | nolabel_line170/u_clock/inst/clkfbout_clock |            10.0 |
| mclk           | mclk                                        |            10.0 |
+----------------+---------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| OSC_top                         |     0.115 |
|   nolabel_line170               |     0.104 |
|     u_clock                     |     0.102 |
|       inst                      |     0.102 |
|     u_debounce                  |    <0.001 |
|       inst                      |    <0.001 |
|   u_CalFre                      |     0.006 |
|   u_mapping                     |    <0.001 |
|   u_ram                         |    <0.001 |
|     WaveFormRam_reg_0_127_0_0   |    <0.001 |
|     WaveFormRam_reg_0_127_1_1   |    <0.001 |
|     WaveFormRam_reg_0_127_2_2   |    <0.001 |
|     WaveFormRam_reg_0_127_3_3   |    <0.001 |
|     WaveFormRam_reg_0_127_4_4   |    <0.001 |
|     WaveFormRam_reg_0_127_5_5   |    <0.001 |
|     WaveFormRam_reg_0_127_6_6   |    <0.001 |
|     WaveFormRam_reg_0_127_7_7   |    <0.001 |
|     WaveFormRam_reg_128_255_0_0 |    <0.001 |
|     WaveFormRam_reg_128_255_1_1 |    <0.001 |
|     WaveFormRam_reg_128_255_2_2 |    <0.001 |
|     WaveFormRam_reg_128_255_3_3 |    <0.001 |
|     WaveFormRam_reg_128_255_4_4 |    <0.001 |
|     WaveFormRam_reg_128_255_5_5 |    <0.001 |
|     WaveFormRam_reg_128_255_6_6 |    <0.001 |
|     WaveFormRam_reg_128_255_7_7 |    <0.001 |
|     WaveFormRam_reg_256_383_0_0 |    <0.001 |
|     WaveFormRam_reg_256_383_1_1 |    <0.001 |
|     WaveFormRam_reg_256_383_2_2 |    <0.001 |
|     WaveFormRam_reg_256_383_3_3 |    <0.001 |
|     WaveFormRam_reg_256_383_4_4 |    <0.001 |
|     WaveFormRam_reg_256_383_5_5 |    <0.001 |
|     WaveFormRam_reg_256_383_6_6 |    <0.001 |
|     WaveFormRam_reg_256_383_7_7 |    <0.001 |
|     WaveFormRam_reg_384_511_0_0 |    <0.001 |
|     WaveFormRam_reg_384_511_1_1 |    <0.001 |
|     WaveFormRam_reg_384_511_2_2 |    <0.001 |
|     WaveFormRam_reg_384_511_3_3 |    <0.001 |
|     WaveFormRam_reg_384_511_4_4 |    <0.001 |
|     WaveFormRam_reg_384_511_5_5 |    <0.001 |
|     WaveFormRam_reg_384_511_6_6 |    <0.001 |
|     WaveFormRam_reg_384_511_7_7 |    <0.001 |
|     WaveFormRam_reg_512_639_0_0 |    <0.001 |
|     WaveFormRam_reg_512_639_1_1 |    <0.001 |
|     WaveFormRam_reg_512_639_2_2 |    <0.001 |
|     WaveFormRam_reg_512_639_3_3 |    <0.001 |
|     WaveFormRam_reg_512_639_4_4 |    <0.001 |
|     WaveFormRam_reg_512_639_5_5 |    <0.001 |
|     WaveFormRam_reg_512_639_6_6 |    <0.001 |
|     WaveFormRam_reg_512_639_7_7 |    <0.001 |
|   u_tri                         |    <0.001 |
|   u_vga                         |    <0.001 |
|     inst                        |    <0.001 |
|   u_xadc                        |     0.003 |
|     inst                        |     0.003 |
|       u_xadc                    |     0.002 |
+---------------------------------+-----------+


