dram_io_desc	,	V_8
ENOMEM	,	V_41
OMAP4_SRAM_VA	,	V_15
omap_irq_base	,	V_16
OMAP44XX_GIC_DIST_BASE	,	V_18
OMAP44XX_L2CACHE_BASE	,	V_40
writel_relaxed	,	F_2
arm_memblock_steal	,	F_7
l2x0_of_init	,	F_36
omap4_l2x0_set_debug	,	F_30
twd_base	,	V_20
pr_warn	,	F_25
sar_base	,	V_56
gic_dist_disabled	,	F_21
TWD_TIMER_CONTROL_PERIODIC	,	V_33
IRQ_LOCALTIMER	,	V_31
L2X0_AUX_CTRL_SHARE_OVERRIDE_SHIFT	,	V_47
gic_int	,	V_27
ARRAY_SIZE	,	F_11
val	,	V_37
omap4_get_l2cache_base	,	F_26
omap_smc1	,	F_29
omap_gic_of_init	,	F_41
OMAP44XX_LOCAL_TWD_BASE	,	V_21
L2X0_AUX_CTRL_NS_LOCKDOWN_SHIFT	,	V_43
l2x0_init	,	F_37
SZ_16K	,	V_59
dram_sync	,	V_1
map_desc	,	V_7
omap_wakeupgen_init	,	F_16
size	,	V_3
paddr	,	V_6
__func__	,	V_32
sar_ram_base	,	V_55
PAGE_SIZE	,	V_4
pfn	,	V_11
L2X0_AUX_CTRL_NS_INT_CTRL_SHIFT	,	V_44
sram_sync	,	V_2
ENODEV	,	V_39
"arm,cortex-a9-gic"	,	L_3
device_node	,	V_60
ALIGN	,	F_6
__raw_writel	,	F_19
TWD_TIMER_COUNTER	,	V_34
__raw_readl	,	F_22
soc_is_omap54xx	,	F_40
gic_init_irq	,	F_13
l2cache_base	,	V_36
pr_info	,	F_12
outer_cache	,	V_52
L2X0_AUX_CTRL_MASK	,	V_51
gic_dist_base_addr	,	V_17
OMAP4_DRAM_BARRIER_VA	,	V_10
disable	,	V_53
omap_rev	,	F_34
__init	,	T_1
of_iomap	,	F_44
isb	,	F_4
gic_dist_disable	,	F_18
"OMAP4: Map 0x%08llx to 0x%08lx for dram barrier\n"	,	L_1
"%s: lost localtimer interrupt\n"	,	L_2
set_debug	,	V_54
L2X0_AUX_CTRL_ASSOCIATIVITY_SHIFT	,	V_42
omap4_sar_ram_init	,	F_39
__iomem	,	V_14
OMAP4430_REV_ES1_0	,	V_45
omap4_l2x0_disable	,	F_27
outer_flush_all	,	F_28
GIC_DIST_CTRL	,	V_24
u32	,	T_2
gic_timer_retrigger	,	F_23
L2X0_AUX_CTRL_DATA_PREFETCH_SHIFT	,	V_48
TWD_TIMER_CONTROL	,	V_30
TWD_TIMER_CONTROL_ENABLE	,	V_35
omap_l2_cache_init	,	F_31
gic_dist_enable	,	F_20
GIC_DIST_PENDING_SET	,	V_28
ioremap	,	F_14
gic_init	,	F_17
SZ_1M	,	V_5
twd_ctrl	,	V_29
irqchip_init	,	F_45
readl_relaxed	,	F_3
skip_errata_init	,	V_62
of_have_populated_dt	,	F_35
cpu_is_omap44xx	,	F_32
OMAP54XX_SAR_RAM_BASE	,	V_58
aux_ctrl	,	V_38
cpu_is_omap446x	,	F_42
virtual	,	V_9
np	,	V_61
BUG_ON	,	F_15
TWD_TIMER_INTSTAT	,	V_26
omap_bus_sync	,	F_1
MT_MEMORY_RW_SO	,	V_13
iotable_init	,	F_10
SZ_4K	,	V_19
L2X0_AUX_CTRL_EARLY_BRESP_SHIFT	,	V_50
of_find_compatible_node	,	F_43
L2X0_AUX_CTRL_WAY_SIZE_SHIFT	,	V_46
twd_int	,	V_25
L2X0_AUX_CTRL_INSTR_PREFETCH_SHIFT	,	V_49
omap_barriers_init	,	F_8
length	,	V_12
WARN_ON	,	F_33
BIT	,	F_24
omap4_get_sar_ram_base	,	F_38
OMAP44XX_SAR_RAM_BASE	,	V_57
"arm,cortex-a9-twd-timer"	,	L_4
omap_barrier_reserve_memblock	,	F_5
__phys_to_pfn	,	F_9
SZ_512	,	V_23
OMAP44XX_GIC_CPU_BASE	,	V_22
