<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p675" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_675{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_675{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_675{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_675{left:70px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.16px;}
#t5_675{left:165px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.12px;}
#t6_675{left:574px;bottom:1094px;}
#t7_675{left:582px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.1px;}
#t8_675{left:683px;bottom:1094px;}
#t9_675{left:692px;bottom:1086px;letter-spacing:0.16px;}
#ta_675{left:727px;bottom:1094px;}
#tb_675{left:736px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.05px;}
#tc_675{left:70px;bottom:918px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#td_675{left:70px;bottom:901px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#te_675{left:70px;bottom:877px;letter-spacing:-0.13px;}
#tf_675{left:118px;bottom:877px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tg_675{left:70px;bottom:860px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#th_675{left:70px;bottom:843px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#ti_675{left:70px;bottom:817px;}
#tj_675{left:96px;bottom:820px;letter-spacing:-0.17px;word-spacing:-1.3px;}
#tk_675{left:203px;bottom:820px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#tl_675{left:96px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_675{left:70px;bottom:777px;}
#tn_675{left:96px;bottom:781px;letter-spacing:-0.14px;}
#to_675{left:172px;bottom:781px;letter-spacing:-0.13px;word-spacing:-0.68px;}
#tp_675{left:96px;bottom:764px;letter-spacing:-0.13px;word-spacing:-1.15px;}
#tq_675{left:96px;bottom:747px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tr_675{left:70px;bottom:721px;}
#ts_675{left:96px;bottom:724px;letter-spacing:-0.17px;}
#tt_675{left:176px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_675{left:96px;bottom:707px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_675{left:96px;bottom:690px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_675{left:70px;bottom:307px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_675{left:70px;bottom:290px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_675{left:70px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tz_675{left:70px;bottom:249px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t10_675{left:70px;bottom:232px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_675{left:70px;bottom:174px;letter-spacing:0.14px;}
#t12_675{left:152px;bottom:174px;letter-spacing:0.15px;word-spacing:0.01px;}
#t13_675{left:70px;bottom:150px;letter-spacing:-0.16px;word-spacing:-1.13px;}
#t14_675{left:367px;bottom:156px;}
#t15_675{left:381px;bottom:150px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#t16_675{left:501px;bottom:156px;}
#t17_675{left:515px;bottom:150px;letter-spacing:-0.16px;word-spacing:-1.14px;}
#t18_675{left:632px;bottom:156px;}
#t19_675{left:647px;bottom:150px;letter-spacing:-0.17px;word-spacing:-1.04px;}
#t1a_675{left:773px;bottom:156px;}
#t1b_675{left:787px;bottom:150px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t1c_675{left:70px;bottom:133px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1d_675{left:173px;bottom:140px;}
#t1e_675{left:188px;bottom:133px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1f_675{left:70px;bottom:116px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#t1g_675{left:85px;bottom:1048px;letter-spacing:-0.13px;}
#t1h_675{left:555px;bottom:1048px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1i_675{left:691px;bottom:1048px;letter-spacing:-0.14px;word-spacing:0.07px;}
#t1j_675{left:85px;bottom:1025px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1k_675{left:555px;bottom:1025px;}
#t1l_675{left:691px;bottom:1025px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1m_675{left:85px;bottom:1002px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_675{left:555px;bottom:1002px;letter-spacing:-0.21px;}
#t1o_675{left:691px;bottom:1002px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_675{left:85px;bottom:979px;letter-spacing:-0.13px;}
#t1q_675{left:555px;bottom:979px;letter-spacing:-0.21px;}
#t1r_675{left:691px;bottom:979px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_675{left:122px;bottom:351px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1t_675{left:223px;bottom:351px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t1u_675{left:235px;bottom:600px;letter-spacing:-0.16px;}
#t1v_675{left:496px;bottom:578px;letter-spacing:0.1px;word-spacing:-0.31px;}
#t1w_675{left:646px;bottom:602px;}
#t1x_675{left:284px;bottom:578px;word-spacing:-0.21px;}
#t1y_675{left:236px;bottom:490px;letter-spacing:-0.25px;}
#t1z_675{left:496px;bottom:467px;letter-spacing:0.1px;word-spacing:-0.31px;}
#t20_675{left:645px;bottom:490px;}
#t21_675{left:642px;bottom:427px;}
#t22_675{left:234px;bottom:426px;letter-spacing:-0.16px;}
#t23_675{left:497px;bottom:405px;word-spacing:-0.21px;}
#t24_675{left:429px;bottom:600px;letter-spacing:-0.21px;word-spacing:0.16px;}
#t25_675{left:236px;bottom:616px;letter-spacing:0.13px;word-spacing:0.02px;}
#t26_675{left:235px;bottom:630px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t27_675{left:286px;bottom:406px;letter-spacing:0.11px;}
#t28_675{left:236px;bottom:523px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t29_675{left:283px;bottom:468px;letter-spacing:0.11px;}
#t2a_675{left:236px;bottom:508px;letter-spacing:-0.03px;word-spacing:0.12px;}
#t2b_675{left:429px;bottom:426px;letter-spacing:-0.21px;word-spacing:0.16px;}
#t2c_675{left:427px;bottom:490px;letter-spacing:-0.12px;word-spacing:-0.07px;}
#t2d_675{left:234px;bottom:438px;letter-spacing:0.11px;word-spacing:0.08px;}

.s1_675{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_675{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_675{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_675{font-size:12px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_675{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_675{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_675{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s8_675{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_675{font-size:11px;font-family:Verdana_3e8;color:#000;}
.sa_675{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.sb_675{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.sc_675{font-size:11px;font-family:Arial_3ed;color:#000;}
.sd_675{font-size:12px;font-family:Arial_3ed;color:#000;}
.se_675{font-size:12px;font-family:Arial-Bold_3ea;color:#000;}
.t.v0_675{transform:scaleX(0.953);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts675" type="text/css" >

@font-face {
	font-family: Arial-Bold_3ea;
	src: url("fonts/Arial-Bold_3ea.woff") format("woff");
}

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg675Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg675" style="-webkit-user-select: none;"><object width="935" height="1210" data="675/675.svg" type="image/svg+xml" id="pdf675" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_675" class="t s1_675">Vol. 3B </span><span id="t2_675" class="t s1_675">18-37 </span>
<span id="t3_675" class="t s2_675">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_675" class="t s3_675">Table 18-17. </span><span id="t5_675" class="t s3_675">LBR MSR Stack Size and TOS Pointer Range for the Pentium </span>
<span id="t6_675" class="t s4_675">® </span>
<span id="t7_675" class="t s3_675">4 and the Intel </span>
<span id="t8_675" class="t s4_675">® </span>
<span id="t9_675" class="t s3_675">Xeon </span>
<span id="ta_675" class="t s4_675">® </span>
<span id="tb_675" class="t s3_675">Processor Family </span>
<span id="tc_675" class="t s5_675">The registers in the LBR MSR stack and the MSR_LASTBRANCH_TOS MSR are read-only and can be read using the </span>
<span id="td_675" class="t s5_675">RDMSR instruction. </span>
<span id="te_675" class="t s5_675">Figure </span><span id="tf_675" class="t s5_675">18-13 shows the layout of a branch record in an LBR MSR (or MSR pair). Each branch record consists of two </span>
<span id="tg_675" class="t s5_675">linear addresses, which represent the “from” and “to” instruction pointers for a branch, interrupt, or exception. The </span>
<span id="th_675" class="t s5_675">contents of the from and to addresses differ, depending on the source of the branch: </span>
<span id="ti_675" class="t s6_675">• </span><span id="tj_675" class="t s7_675">Taken branch </span><span id="tk_675" class="t s5_675">— If the record is for a taken branch, the “from” address is the address of the branch instruction </span>
<span id="tl_675" class="t s5_675">and the “to” address is the target instruction of the branch. </span>
<span id="tm_675" class="t s6_675">• </span><span id="tn_675" class="t s7_675">Interrupt </span><span id="to_675" class="t s5_675">— If the record is for an interrupt, the “from” address the return instruction pointer (RIP) saved for </span>
<span id="tp_675" class="t s5_675">the interrupt and the “to” address is the address of the first instruction in the interrupt handler routine. The RIP </span>
<span id="tq_675" class="t s5_675">is the linear address of the next instruction to be executed upon returning from the interrupt handler. </span>
<span id="tr_675" class="t s6_675">• </span><span id="ts_675" class="t s7_675">Exception </span><span id="tt_675" class="t s5_675">— If the record is for an exception, the “from” address is the linear address of the instruction that </span>
<span id="tu_675" class="t s5_675">caused the exception to be generated and the “to” address is the address of the first instruction in the </span>
<span id="tv_675" class="t s5_675">exception handler routine. </span>
<span id="tw_675" class="t s5_675">Additional information is saved if an exception or interrupt occurs in conjunction with a branch instruction. If a </span>
<span id="tx_675" class="t s5_675">branch instruction generates a trap type exception, two branch records are stored in the LBR stack: a branch </span>
<span id="ty_675" class="t s5_675">record for the branch instruction followed by a branch record for the exception. </span>
<span id="tz_675" class="t s5_675">If a branch instruction is immediately followed by an interrupt, a branch record is stored in the LBR stack for the </span>
<span id="t10_675" class="t s5_675">branch instruction followed by a record for the interrupt. </span>
<span id="t11_675" class="t s8_675">18.13.3 </span><span id="t12_675" class="t s8_675">Last Exception Records </span>
<span id="t13_675" class="t s5_675">The Pentium 4, Intel Xeon, Pentium M, Intel </span>
<span id="t14_675" class="t s9_675">® </span>
<span id="t15_675" class="t s5_675">Core™ Solo, Intel </span>
<span id="t16_675" class="t s9_675">® </span>
<span id="t17_675" class="t s5_675">Core™ Duo, Intel </span>
<span id="t18_675" class="t s9_675">® </span>
<span id="t19_675" class="t s5_675">Core™2 Duo, Intel </span>
<span id="t1a_675" class="t s9_675">® </span>
<span id="t1b_675" class="t s5_675">Core™ i7 </span>
<span id="t1c_675" class="t s5_675">and Intel Atom </span>
<span id="t1d_675" class="t s9_675">® </span>
<span id="t1e_675" class="t s5_675">processors provide two MSRs (the MSR_LER_TO_LIP and the MSR_LER_FROM_LIP MSRs) that </span>
<span id="t1f_675" class="t s5_675">duplicate the functions of the LastExceptionToIP and LastExceptionFromIP MSRs found in the P6 family processors. </span>
<span id="t1g_675" class="t sa_675">DisplayFamily_DisplayModel </span><span id="t1h_675" class="t sa_675">Size of LBR Stack </span><span id="t1i_675" class="t sa_675">Range of TOS Pointer </span>
<span id="t1j_675" class="t sa_675">Family 0FH, Models 0H-02H; MSRs at locations 1DBH-1DEH. </span><span id="t1k_675" class="t sb_675">4 </span><span id="t1l_675" class="t sb_675">0 to 3 </span>
<span id="t1m_675" class="t sa_675">Family 0FH, Models; MSRs at locations 680H-68FH. </span><span id="t1n_675" class="t sb_675">16 </span><span id="t1o_675" class="t sb_675">0 to 15 </span>
<span id="t1p_675" class="t sa_675">Family 0FH, Model 03H; MSRs at locations 6C0H-6CFH. </span><span id="t1q_675" class="t sb_675">16 </span><span id="t1r_675" class="t sb_675">0 to 15 </span>
<span id="t1s_675" class="t s3_675">Figure 18-13. </span><span id="t1t_675" class="t s3_675">LBR MSR Branch Record Layout for the Pentium 4 and Intel® Xeon® Processor Family </span>
<span id="t1u_675" class="t sc_675">63 </span>
<span id="t1v_675" class="t sd_675">From Linear Address </span>
<span id="t1w_675" class="t sc_675">0 </span>
<span id="t1x_675" class="t sd_675">To Linear Address </span>
<span id="t1y_675" class="t sc_675">63 </span>
<span id="t1z_675" class="t sd_675">From Linear Address </span>
<span id="t20_675" class="t sc_675">0 </span>
<span id="t21_675" class="t sc_675">0 </span><span id="t22_675" class="t sc_675">63 </span>
<span id="t23_675" class="t sd_675">To Linear Address </span>
<span id="t24_675" class="t sc_675">32 - 31 </span>
<span id="t25_675" class="t sd_675">MSR_LASTBRANCH_0 through MSR_LASTBRANCH_3 </span>
<span id="t26_675" class="t se_675">CPUID Family 0FH, Models 0H-02H </span>
<span id="t27_675" class="t sd_675">Reserved </span>
<span id="t28_675" class="t se_675">CPUID Family 0FH, Model 03H-04H </span>
<span id="t29_675" class="t sd_675">Reserved </span>
<span id="t2a_675" class="t v0_675 sd_675">MSR_LASTBRANCH_0_FROM_IP through MSR_LASTBRANCH_15_FROM_IP </span>
<span id="t2b_675" class="t sc_675">32 - 31 </span>
<span id="t2c_675" class="t sc_675">32 - 31 </span>
<span id="t2d_675" class="t sd_675">MSR_LASTBRANCH_0_TO_IP through MSR_LASTBRANCH_15_TO_IP </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
