{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689790903466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689790903467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 19 21:21:42 2023 " "Processing started: Wed Jul 19 21:21:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689790903467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1689790903467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ipselector -c ipselector " "Command: quartus_sta ipselector -c ipselector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1689790903467 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1689790903604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1689790904274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1689790904274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689790904307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689790904307 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "250 " "The Timing Analyzer is analyzing 250 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1689790905026 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1689790905814 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1689790905814 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/ipselector/db/ip/ipselector/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/ipselector/db/ip/ipselector/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1689790905915 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.sdc " "Reading SDC File: 'c:/users/minut/desktop/projects/clasificare-imagini-pe-fpga--nios-ii-/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1689790905945 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "c:/users/minut/desktop/ipselector/db/ip/ipselector/submodules/altera_reset_controller.sdc " "Synopsys Design Constraints File file not found: 'c:/users/minut/desktop/ipselector/db/ip/ipselector/submodules/altera_reset_controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1689790905971 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "c:/users/minut/desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.sdc " "Synopsys Design Constraints File file not found: 'c:/users/minut/desktop/ipselector/db/ip/ipselector/submodules/ipselector_ipselector_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1689790905971 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|hbreak_enabled clk_clk " "Register ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790906029 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790906029 "|ipselector|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|fc_2_bias_weights_bram_douta\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|fc_2_bias_weights_bram_douta\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790906029 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790906029 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_FC_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|bias_weights_bram_addra\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|bias_weights_bram_addra\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790906029 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790906029 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_POOL_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|pool_2_result_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|pool_2_result_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790906029 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790906029 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_POOL_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|fc_1_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|fc_1_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790906029 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790906029 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_FC_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_1_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_1_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790906029 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790906029 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_3_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_3_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790906029 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790906029 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_2_bias_weights_bram_douta\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_2_bias_weights_bram_douta\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790906029 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790906029 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689790906030 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1689790906030 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1689790906159 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1689790906159 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1689790906159 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1689790906159 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1689790906161 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1689790906214 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1689790906225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.059 " "Worst-case setup slack is 46.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790906231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790906231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.059               0.000 altera_reserved_tck  " "   46.059               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790906231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689790906231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790906240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790906240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790906240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689790906240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.741 " "Worst-case recovery slack is 47.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790906246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790906246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.741               0.000 altera_reserved_tck  " "   47.741               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790906246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689790906246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.067 " "Worst-case removal slack is 1.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790906256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790906256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.067               0.000 altera_reserved_tck  " "    1.067               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790906256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689790906256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.625 " "Worst-case minimum pulse width slack is 49.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790906271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790906271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.625               0.000 altera_reserved_tck  " "   49.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790906271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689790906271 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790906333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790906333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790906333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790906333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790906333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.116 ns " "Worst Case Available Settling Time: 197.116 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790906333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790906333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790906333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790906333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790906333 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790906333 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689790906333 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1689790906339 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1689790906389 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1689790914286 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|hbreak_enabled clk_clk " "Register ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790914939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790914939 "|ipselector|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|fc_2_bias_weights_bram_douta\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|fc_2_bias_weights_bram_douta\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790914939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790914939 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_FC_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|bias_weights_bram_addra\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|bias_weights_bram_addra\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790914939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790914939 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_POOL_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|pool_2_result_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|pool_2_result_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790914939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790914939 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_POOL_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|fc_1_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|fc_1_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790914939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790914939 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_FC_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_1_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_1_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790914939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790914939 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_3_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_3_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790914939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790914939 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_2_bias_weights_bram_douta\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_2_bias_weights_bram_douta\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790914939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790914939 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689790914940 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1689790914940 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1689790914956 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1689790914956 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1689790914956 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1689790914956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.384 " "Worst-case setup slack is 46.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790914974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790914974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.384               0.000 altera_reserved_tck  " "   46.384               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790914974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689790914974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790914981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790914981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790914981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689790914981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.935 " "Worst-case recovery slack is 47.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790914990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790914990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.935               0.000 altera_reserved_tck  " "   47.935               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790914990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689790914990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.989 " "Worst-case removal slack is 0.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790914995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790914995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.989               0.000 altera_reserved_tck  " "    0.989               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790914995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689790914995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.654 " "Worst-case minimum pulse width slack is 49.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790915004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790915004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.654               0.000 altera_reserved_tck  " "   49.654               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790915004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689790915004 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915061 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915061 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915061 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915061 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915061 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.384 ns " "Worst Case Available Settling Time: 197.384 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915061 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915061 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915061 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915061 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915061 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915061 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689790915061 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1689790915066 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|hbreak_enabled clk_clk " "Register ipselector_ipselector:ipselector\|ipselector_ipselector_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790915595 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790915595 "|ipselector|clk_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|fc_2_bias_weights_bram_douta\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|fc_2_bias_weights_bram_douta\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_FC_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790915596 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790915596 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_FC_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|bias_weights_bram_addra\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|bias_weights_bram_addra\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790915596 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790915596 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_POOL_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|pool_2_result_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|pool_2_result_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_POOL_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790915596 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790915596 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_POOL_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|fc_1_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|fc_1_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_FC_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790915596 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790915596 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_FC_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_1_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_1_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790915596 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790915596 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_3_bias_weights_bram_douta\[0\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_3_bias_weights_bram_douta\[0\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790915596 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790915596 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 " "Node: tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch tops:nios_top\|lenet_top:lenet_top\|conv_2_bias_weights_bram_douta\[14\] tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2 " "Latch tops:nios_top\|lenet_top:lenet_top\|conv_2_bias_weights_bram_douta\[14\] is being clocked by tops:nios_top\|lenet_top:lenet_top\|state.S_CONV_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1689790915596 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1689790915596 "|ipselector|tops:nios_top|lenet_top:lenet_top|state.S_CONV_2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1689790915597 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1689790915597 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1689790915614 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1689790915614 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1689790915614 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1689790915614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.656 " "Worst-case setup slack is 48.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790915619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790915619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.656               0.000 altera_reserved_tck  " "   48.656               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790915619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689790915619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790915629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790915629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790915629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689790915629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.227 " "Worst-case recovery slack is 49.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790915635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790915635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.227               0.000 altera_reserved_tck  " "   49.227               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790915635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689790915635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.464 " "Worst-case removal slack is 0.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790915642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790915642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 altera_reserved_tck  " "    0.464               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790915642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689790915642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.417 " "Worst-case minimum pulse width slack is 49.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790915649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790915649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.417               0.000 altera_reserved_tck  " "   49.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1689790915649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1689790915649 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915705 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915705 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915705 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915705 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915705 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.797 ns " "Worst Case Available Settling Time: 198.797 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915705 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915705 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915705 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915705 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915705 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1689790915705 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1689790915705 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1689790916403 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1689790916406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 40 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5003 " "Peak virtual memory: 5003 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689790916584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 19 21:21:56 2023 " "Processing ended: Wed Jul 19 21:21:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689790916584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689790916584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689790916584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1689790916584 ""}
