#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ec4959f370 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ec495ada50 .scope module, "sine_table_tb" "sine_table_tb" 3 5;
 .timescale -9 -12;
P_000001ec495adbe0 .param/l "ADDRW" 1 3 10, +C4<00000000000000000000000000001000>;
P_000001ec495adc18 .param/l "ROM_DEPTH" 1 3 7, +C4<00000000000000000000000001000000>;
P_000001ec495adc50 .param/str "ROM_FILE" 1 3 9, "sine_table_64x8.mem";
P_000001ec495adc88 .param/l "ROM_WIDTH" 1 3 8, +C4<00000000000000000000000000001000>;
P_000001ec495adcc0 .param/real "SF" 1 3 6, Cr<m4000000000000000gfba>; value=0.00390625
v000001ec495a45d0_0 .net/s "data", 15 0, v000001ec495a42b0_0;  1 drivers
v000001ec495a4670_0 .var "id", 7 0;
S_000001ec495add00 .scope module, "sine_table_inst" "sine_table" 3 19, 4 2 0, S_000001ec495ada50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "id";
    .port_info 1 /OUTPUT 16 "data";
P_000001ec495994e0 .param/l "ADDRW" 0 4 7, +C4<00000000000000000000000000001000>;
P_000001ec49599518 .param/l "ROM_DEPTH" 0 4 4, +C4<00000000000000000000000001000000>;
P_000001ec49599550 .param/str "ROM_FILE" 0 4 6, "sine_table_64x8.mem";
P_000001ec49599588 .param/l "ROM_WIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
v000001ec495a42b0_0 .var/s "data", 15 0;
v000001ec495a4350_0 .net "id", 7 0, v000001ec495a4670_0;  1 drivers
v000001ec495a43f0_0 .var "quad", 1 0;
v000001ec495a4490_0 .net "tab_data", 7 0, v000001ec496cd960_0;  1 drivers
v000001ec495a4530_0 .var "tab_id", 5 0;
E_000001ec4959aa30 .event anyedge, v000001ec495a4350_0, v000001ec495a43f0_0, v000001ec496cd960_0;
E_000001ec4959a3f0 .event anyedge, v000001ec495a4350_0, v000001ec495a4350_0;
S_000001ec496cd5c0 .scope module, "sine_rom" "rom_async" 4 20, 5 3 0, S_000001ec495add00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 8 "data";
P_000001ec4959f500 .param/l "ADDRW" 1 5 7, +C4<00000000000000000000000000000110>;
P_000001ec4959f538 .param/l "DEPTH" 0 5 5, +C4<00000000000000000000000001000000>;
P_000001ec4959f570 .param/str "INIT_F" 0 5 6, "sine_table_64x8.mem";
P_000001ec4959f5a8 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v000001ec49573120_0 .net "addr", 5 0, v000001ec495a4530_0;  1 drivers
o000001ec495b1fc8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ec49572e10_0 .net "clk", 0 0, o000001ec495b1fc8;  0 drivers
v000001ec496cd960_0 .var "data", 7 0;
v000001ec495a4000 .array "memory", 0 63, 7 0;
v000001ec495a4000_0 .array/port v000001ec495a4000, 0;
v000001ec495a4000_1 .array/port v000001ec495a4000, 1;
v000001ec495a4000_2 .array/port v000001ec495a4000, 2;
E_000001ec4959a570/0 .event anyedge, v000001ec49573120_0, v000001ec495a4000_0, v000001ec495a4000_1, v000001ec495a4000_2;
v000001ec495a4000_3 .array/port v000001ec495a4000, 3;
v000001ec495a4000_4 .array/port v000001ec495a4000, 4;
v000001ec495a4000_5 .array/port v000001ec495a4000, 5;
v000001ec495a4000_6 .array/port v000001ec495a4000, 6;
E_000001ec4959a570/1 .event anyedge, v000001ec495a4000_3, v000001ec495a4000_4, v000001ec495a4000_5, v000001ec495a4000_6;
v000001ec495a4000_7 .array/port v000001ec495a4000, 7;
v000001ec495a4000_8 .array/port v000001ec495a4000, 8;
v000001ec495a4000_9 .array/port v000001ec495a4000, 9;
v000001ec495a4000_10 .array/port v000001ec495a4000, 10;
E_000001ec4959a570/2 .event anyedge, v000001ec495a4000_7, v000001ec495a4000_8, v000001ec495a4000_9, v000001ec495a4000_10;
v000001ec495a4000_11 .array/port v000001ec495a4000, 11;
v000001ec495a4000_12 .array/port v000001ec495a4000, 12;
v000001ec495a4000_13 .array/port v000001ec495a4000, 13;
v000001ec495a4000_14 .array/port v000001ec495a4000, 14;
E_000001ec4959a570/3 .event anyedge, v000001ec495a4000_11, v000001ec495a4000_12, v000001ec495a4000_13, v000001ec495a4000_14;
v000001ec495a4000_15 .array/port v000001ec495a4000, 15;
v000001ec495a4000_16 .array/port v000001ec495a4000, 16;
v000001ec495a4000_17 .array/port v000001ec495a4000, 17;
v000001ec495a4000_18 .array/port v000001ec495a4000, 18;
E_000001ec4959a570/4 .event anyedge, v000001ec495a4000_15, v000001ec495a4000_16, v000001ec495a4000_17, v000001ec495a4000_18;
v000001ec495a4000_19 .array/port v000001ec495a4000, 19;
v000001ec495a4000_20 .array/port v000001ec495a4000, 20;
v000001ec495a4000_21 .array/port v000001ec495a4000, 21;
v000001ec495a4000_22 .array/port v000001ec495a4000, 22;
E_000001ec4959a570/5 .event anyedge, v000001ec495a4000_19, v000001ec495a4000_20, v000001ec495a4000_21, v000001ec495a4000_22;
v000001ec495a4000_23 .array/port v000001ec495a4000, 23;
v000001ec495a4000_24 .array/port v000001ec495a4000, 24;
v000001ec495a4000_25 .array/port v000001ec495a4000, 25;
v000001ec495a4000_26 .array/port v000001ec495a4000, 26;
E_000001ec4959a570/6 .event anyedge, v000001ec495a4000_23, v000001ec495a4000_24, v000001ec495a4000_25, v000001ec495a4000_26;
v000001ec495a4000_27 .array/port v000001ec495a4000, 27;
v000001ec495a4000_28 .array/port v000001ec495a4000, 28;
v000001ec495a4000_29 .array/port v000001ec495a4000, 29;
v000001ec495a4000_30 .array/port v000001ec495a4000, 30;
E_000001ec4959a570/7 .event anyedge, v000001ec495a4000_27, v000001ec495a4000_28, v000001ec495a4000_29, v000001ec495a4000_30;
v000001ec495a4000_31 .array/port v000001ec495a4000, 31;
v000001ec495a4000_32 .array/port v000001ec495a4000, 32;
v000001ec495a4000_33 .array/port v000001ec495a4000, 33;
v000001ec495a4000_34 .array/port v000001ec495a4000, 34;
E_000001ec4959a570/8 .event anyedge, v000001ec495a4000_31, v000001ec495a4000_32, v000001ec495a4000_33, v000001ec495a4000_34;
v000001ec495a4000_35 .array/port v000001ec495a4000, 35;
v000001ec495a4000_36 .array/port v000001ec495a4000, 36;
v000001ec495a4000_37 .array/port v000001ec495a4000, 37;
v000001ec495a4000_38 .array/port v000001ec495a4000, 38;
E_000001ec4959a570/9 .event anyedge, v000001ec495a4000_35, v000001ec495a4000_36, v000001ec495a4000_37, v000001ec495a4000_38;
v000001ec495a4000_39 .array/port v000001ec495a4000, 39;
v000001ec495a4000_40 .array/port v000001ec495a4000, 40;
v000001ec495a4000_41 .array/port v000001ec495a4000, 41;
v000001ec495a4000_42 .array/port v000001ec495a4000, 42;
E_000001ec4959a570/10 .event anyedge, v000001ec495a4000_39, v000001ec495a4000_40, v000001ec495a4000_41, v000001ec495a4000_42;
v000001ec495a4000_43 .array/port v000001ec495a4000, 43;
v000001ec495a4000_44 .array/port v000001ec495a4000, 44;
v000001ec495a4000_45 .array/port v000001ec495a4000, 45;
v000001ec495a4000_46 .array/port v000001ec495a4000, 46;
E_000001ec4959a570/11 .event anyedge, v000001ec495a4000_43, v000001ec495a4000_44, v000001ec495a4000_45, v000001ec495a4000_46;
v000001ec495a4000_47 .array/port v000001ec495a4000, 47;
v000001ec495a4000_48 .array/port v000001ec495a4000, 48;
v000001ec495a4000_49 .array/port v000001ec495a4000, 49;
v000001ec495a4000_50 .array/port v000001ec495a4000, 50;
E_000001ec4959a570/12 .event anyedge, v000001ec495a4000_47, v000001ec495a4000_48, v000001ec495a4000_49, v000001ec495a4000_50;
v000001ec495a4000_51 .array/port v000001ec495a4000, 51;
v000001ec495a4000_52 .array/port v000001ec495a4000, 52;
v000001ec495a4000_53 .array/port v000001ec495a4000, 53;
v000001ec495a4000_54 .array/port v000001ec495a4000, 54;
E_000001ec4959a570/13 .event anyedge, v000001ec495a4000_51, v000001ec495a4000_52, v000001ec495a4000_53, v000001ec495a4000_54;
v000001ec495a4000_55 .array/port v000001ec495a4000, 55;
v000001ec495a4000_56 .array/port v000001ec495a4000, 56;
v000001ec495a4000_57 .array/port v000001ec495a4000, 57;
v000001ec495a4000_58 .array/port v000001ec495a4000, 58;
E_000001ec4959a570/14 .event anyedge, v000001ec495a4000_55, v000001ec495a4000_56, v000001ec495a4000_57, v000001ec495a4000_58;
v000001ec495a4000_59 .array/port v000001ec495a4000, 59;
v000001ec495a4000_60 .array/port v000001ec495a4000, 60;
v000001ec495a4000_61 .array/port v000001ec495a4000, 61;
v000001ec495a4000_62 .array/port v000001ec495a4000, 62;
E_000001ec4959a570/15 .event anyedge, v000001ec495a4000_59, v000001ec495a4000_60, v000001ec495a4000_61, v000001ec495a4000_62;
v000001ec495a4000_63 .array/port v000001ec495a4000, 63;
E_000001ec4959a570/16 .event anyedge, v000001ec495a4000_63;
E_000001ec4959a570 .event/or E_000001ec4959a570/0, E_000001ec4959a570/1, E_000001ec4959a570/2, E_000001ec4959a570/3, E_000001ec4959a570/4, E_000001ec4959a570/5, E_000001ec4959a570/6, E_000001ec4959a570/7, E_000001ec4959a570/8, E_000001ec4959a570/9, E_000001ec4959a570/10, E_000001ec4959a570/11, E_000001ec4959a570/12, E_000001ec4959a570/13, E_000001ec4959a570/14, E_000001ec4959a570/15, E_000001ec4959a570/16;
    .scope S_000001ec496cd5c0;
T_0 ;
    %vpi_call/w 5 18 "$display", "creating rom_sync form init file '%s'.", P_000001ec4959f570 {0 0 0};
    %vpi_call/w 5 19 "$readmemh", P_000001ec4959f570, v000001ec495a4000 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001ec496cd5c0;
T_1 ;
Ewait_0 .event/or E_000001ec4959a570, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001ec49573120_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000001ec495a4000, 4;
    %store/vec4 v000001ec496cd960_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001ec495add00;
T_2 ;
Ewait_1 .event/or E_000001ec4959a3f0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001ec495a4350_0;
    %parti/s 2, 6, 4;
    %store/vec4 v000001ec495a43f0_0, 0, 2;
    %load/vec4 v000001ec495a43f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v000001ec495a4350_0;
    %parti/s 6, 0, 2;
    %store/vec4 v000001ec495a4530_0, 0, 6;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v000001ec495a4350_0;
    %parti/s 6, 0, 2;
    %pad/u 32;
    %sub;
    %pad/u 6;
    %store/vec4 v000001ec495a4530_0, 0, 6;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000001ec495a4350_0;
    %parti/s 6, 0, 2;
    %pad/u 32;
    %subi 128, 0, 32;
    %pad/u 6;
    %store/vec4 v000001ec495a4530_0, 0, 6;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v000001ec495a4350_0;
    %parti/s 6, 0, 2;
    %pad/u 32;
    %sub;
    %pad/u 6;
    %store/vec4 v000001ec495a4530_0, 0, 6;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ec495add00;
T_3 ;
Ewait_2 .event/or E_000001ec4959aa30, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001ec495a4350_0;
    %pad/u 32;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001ec495a42b0_0, 0, 16;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ec495a4350_0;
    %pad/u 32;
    %cmpi/e 192, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 65280, 0, 16;
    %store/vec4 v000001ec495a42b0_0, 0, 16;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001ec495a43f0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000001ec495a4490_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ec495a42b0_0, 0, 16;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000001ec495a4490_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v000001ec495a42b0_0, 0, 16;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ec495ada50;
T_4 ;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ec495a4670_0, 0, 8;
    %delay 10000, 0;
    %vpi_func/r 3 26 "$itor", v000001ec495a45d0_0 {0 0 0};
    %pushi/real 1073741824, 4058; load=0.00390625
    %mul/wr;
    %vpi_call/w 3 26 "$display", "%d = %b (%f)", v000001ec495a4670_0, v000001ec495a45d0_0, W<0,r> {0 1 0};
    %delay 50000, 0;
    %vpi_call/w 3 29 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sine_table_tb.sv";
    "./sine_table.sv";
    "./rom_async.sv";
