{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449494630014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449494630014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 15:23:49 2015 " "Processing started: Mon Dec 07 15:23:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449494630014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449494630014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project03_121044038_Recep_Sivri -c project03_121044038_Recep_Sivri " "Command: quartus_map --read_settings_files=on --write_settings_files=off project03_121044038_Recep_Sivri -c project03_121044038_Recep_Sivri" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449494630014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449494630452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core_de0.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_core_de0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core_de0 " "Found entity 1: mips_core_de0" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449494630499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449494630499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_ssd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_ssd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_ssd " "Found entity 1: binary_to_ssd" {  } { { "binary_to_ssd.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/binary_to_ssd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449494630515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449494630515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16x1 " "Found entity 1: mux16x1" {  } { { "mux16x1.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mux16x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449494630515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449494630515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_sim_de0.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_sim_de0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_sim_de0 " "Found entity 1: mips_sim_de0" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449494630515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449494630515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_sim_de0 " "Elaborating entity \"mips_sim_de0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449494630561 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mips_sim.v 1 1 " "Using design file mips_sim.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mips_sim " "Found entity 1: mips_sim" {  } { { "mips_sim.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449494630593 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1449494630593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_sim mips_sim:start_sim " "Elaborating entity \"mips_sim\" for hierarchy \"mips_sim:start_sim\"" {  } { { "mips_sim_de0.v" "start_sim" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449494630593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16x1 mips_sim:start_sim\|mux16x1:sel_in " "Elaborating entity \"mux16x1\" for hierarchy \"mips_sim:start_sim\|mux16x1:sel_in\"" {  } { { "mips_sim.v" "sel_in" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449494630608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_core_de0 mips_sim:start_sim\|mips_core_de0:run " "Elaborating entity \"mips_core_de0\" for hierarchy \"mips_sim:start_sim\|mips_core_de0:run\"" {  } { { "mips_sim.v" "run" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449494630608 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_instruction mips_core_de0.v(59) " "Verilog HDL Always Construct warning at mips_core_de0.v(59): variable \"input_instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mips_core_de0.v(70) " "Verilog HDL Case Statement warning at mips_core_de0.v(70): incomplete case statement has no default case item" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 70 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mips_core_de0.v(117) " "Verilog HDL Case Statement warning at mips_core_de0.v(117): incomplete case statement has no default case item" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 117 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs mips_core_de0.v(57) " "Verilog HDL Always Construct warning at mips_core_de0.v(57): inferring latch(es) for variable \"rs\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rt mips_core_de0.v(57) " "Verilog HDL Always Construct warning at mips_core_de0.v(57): inferring latch(es) for variable \"rt\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd mips_core_de0.v(57) " "Verilog HDL Always Construct warning at mips_core_de0.v(57): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shamdt mips_core_de0.v(57) " "Verilog HDL Always Construct warning at mips_core_de0.v(57): inferring latch(es) for variable \"shamdt\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "funct mips_core_de0.v(57) " "Verilog HDL Always Construct warning at mips_core_de0.v(57): inferring latch(es) for variable \"funct\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs_content mips_core_de0.v(57) " "Verilog HDL Always Construct warning at mips_core_de0.v(57): inferring latch(es) for variable \"rs_content\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rt_content mips_core_de0.v(57) " "Verilog HDL Always Construct warning at mips_core_de0.v(57): inferring latch(es) for variable \"rt_content\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsignedresult1 mips_core_de0.v(57) " "Verilog HDL Always Construct warning at mips_core_de0.v(57): inferring latch(es) for variable \"unsignedresult1\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsignedresult2 mips_core_de0.v(57) " "Verilog HDL Always Construct warning at mips_core_de0.v(57): inferring latch(es) for variable \"unsignedresult2\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result mips_core_de0.v(57) " "Verilog HDL Always Construct warning at mips_core_de0.v(57): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "immediate mips_core_de0.v(57) " "Verilog HDL Always Construct warning at mips_core_de0.v(57): inferring latch(es) for variable \"immediate\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsignedElem mips_core_de0.v(57) " "Verilog HDL Always Construct warning at mips_core_de0.v(57): inferring latch(es) for variable \"unsignedElem\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsignedElem2 mips_core_de0.v(57) " "Verilog HDL Always Construct warning at mips_core_de0.v(57): inferring latch(es) for variable \"unsignedElem2\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[31\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[30\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[29\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[28\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630686 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[27\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[26\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[25\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[24\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[23\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[22\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[21\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630702 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[20\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[19\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[18\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[17\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[16\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[15\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[14\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630718 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[13\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[12\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[11\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[10\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[9\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[8\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[7\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630733 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[6\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[5\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[4\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[3\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[2\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[1\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[0\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[1\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[2\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[3\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[4\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[5\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[6\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[7\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630749 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[8\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[9\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[10\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[11\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[12\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[13\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[14\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[15\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[16\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[17\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[18\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[19\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[20\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[21\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[22\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[23\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[24\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[25\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[26\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[27\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[28\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[29\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[30\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[31\] mips_core_de0.v(111) " "Inferred latch for \"registers\[0\]\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] mips_core_de0.v(111) " "Inferred latch for \"result\[0\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] mips_core_de0.v(111) " "Inferred latch for \"result\[1\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] mips_core_de0.v(111) " "Inferred latch for \"result\[2\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] mips_core_de0.v(111) " "Inferred latch for \"result\[3\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] mips_core_de0.v(111) " "Inferred latch for \"result\[4\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] mips_core_de0.v(111) " "Inferred latch for \"result\[5\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] mips_core_de0.v(111) " "Inferred latch for \"result\[6\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] mips_core_de0.v(111) " "Inferred latch for \"result\[7\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] mips_core_de0.v(111) " "Inferred latch for \"result\[8\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] mips_core_de0.v(111) " "Inferred latch for \"result\[9\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] mips_core_de0.v(111) " "Inferred latch for \"result\[10\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] mips_core_de0.v(111) " "Inferred latch for \"result\[11\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] mips_core_de0.v(111) " "Inferred latch for \"result\[12\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] mips_core_de0.v(111) " "Inferred latch for \"result\[13\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] mips_core_de0.v(111) " "Inferred latch for \"result\[14\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] mips_core_de0.v(111) " "Inferred latch for \"result\[15\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] mips_core_de0.v(111) " "Inferred latch for \"result\[16\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] mips_core_de0.v(111) " "Inferred latch for \"result\[17\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] mips_core_de0.v(111) " "Inferred latch for \"result\[18\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] mips_core_de0.v(111) " "Inferred latch for \"result\[19\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] mips_core_de0.v(111) " "Inferred latch for \"result\[20\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] mips_core_de0.v(111) " "Inferred latch for \"result\[21\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] mips_core_de0.v(111) " "Inferred latch for \"result\[22\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] mips_core_de0.v(111) " "Inferred latch for \"result\[23\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] mips_core_de0.v(111) " "Inferred latch for \"result\[24\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] mips_core_de0.v(111) " "Inferred latch for \"result\[25\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] mips_core_de0.v(111) " "Inferred latch for \"result\[26\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] mips_core_de0.v(111) " "Inferred latch for \"result\[27\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] mips_core_de0.v(111) " "Inferred latch for \"result\[28\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] mips_core_de0.v(111) " "Inferred latch for \"result\[29\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] mips_core_de0.v(111) " "Inferred latch for \"result\[30\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] mips_core_de0.v(111) " "Inferred latch for \"result\[31\]\" at mips_core_de0.v(111)" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449494630765 "|mips_sim|mips_core_de0:run"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_ssd mips_sim:start_sim\|binary_to_ssd:a " "Elaborating entity \"binary_to_ssd\" for hierarchy \"mips_sim:start_sim\|binary_to_ssd:a\"" {  } { { "mips_sim.v" "a" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449494630765 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[31\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[31\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[31\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[31\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633296 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[31\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[31\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[31\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[31\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[31\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[31\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[31\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[31\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[31\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[31\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[31\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[31\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[31\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[31\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[31\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[31\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[31\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[31\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[31\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[31\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[31\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[31\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[31\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[31\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[30\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[30\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[30\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[30\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[30\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[30\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[30\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[30\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[30\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[30\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[30\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[30\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[30\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[30\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[30\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[30\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[30\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[30\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[30\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[30\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[30\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[30\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[30\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[30\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[30\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[30\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[30\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[30\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[29\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[29\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[29\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[29\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[29\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[29\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[29\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[29\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[29\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[29\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[29\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[29\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[29\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[29\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[29\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[29\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[29\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[29\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[29\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[29\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[29\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[29\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[29\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[29\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[29\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[29\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[29\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[29\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[28\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[28\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[28\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[28\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[28\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[28\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[28\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[28\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[28\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[28\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[28\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[28\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[28\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[28\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[28\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[28\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[28\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[28\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[28\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[28\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[28\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[28\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[28\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[28\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[28\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[28\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[28\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[28\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[27\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[27\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[27\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[27\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[27\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[27\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[27\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[27\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[27\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[27\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[27\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[27\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[27\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[27\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[27\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[27\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[27\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[27\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[27\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[27\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[27\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[27\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[27\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[27\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[27\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[27\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[27\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[27\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[26\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[26\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[26\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[26\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[26\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[26\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[26\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[26\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[26\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[26\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[26\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[26\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[26\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[26\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[26\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[26\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[26\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[26\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[26\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[26\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[26\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[26\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[26\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[26\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[26\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[26\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[26\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[26\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[25\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[25\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[25\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[25\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[25\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[25\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[25\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[25\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[25\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[25\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[25\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[25\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[25\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[25\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[25\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[25\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[25\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[25\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[25\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[25\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[25\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[25\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[25\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[25\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[25\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[25\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[25\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[25\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[24\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[24\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[24\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[24\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[24\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[24\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[24\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[24\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[24\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[24\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[24\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[24\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[24\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[24\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[24\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[24\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[24\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[24\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[24\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[24\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[24\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[24\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[24\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[24\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[24\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[24\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[24\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[24\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[23\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[23\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[23\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[23\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[23\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[23\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[23\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[23\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[23\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[23\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[23\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[23\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[23\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[23\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[23\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[23\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[23\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[23\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[23\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[23\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[23\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[23\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[23\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[23\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[23\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[23\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[23\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[23\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[22\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[22\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[22\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[22\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[22\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[22\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[22\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[22\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[22\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[22\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[22\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[22\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[22\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[22\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[22\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[22\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[22\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[22\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[22\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[22\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[22\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[22\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[22\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[22\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[22\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[22\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[22\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[22\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[21\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[21\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[21\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[21\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[21\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[21\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[21\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[21\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[21\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[21\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[21\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[21\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[21\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[21\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[21\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[21\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[21\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[21\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[21\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[21\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[21\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[21\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[21\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[21\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[21\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[21\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[21\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[21\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[20\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[20\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[20\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[20\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[20\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[20\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[20\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[20\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[20\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[20\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[20\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[20\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[20\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[20\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[20\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[20\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[20\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[20\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[20\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[20\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[20\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[20\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[20\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[20\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[20\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[20\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[20\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[20\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[19\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[19\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[19\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[19\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[19\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[19\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[19\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[19\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[19\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[19\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[19\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[19\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[19\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[19\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[19\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[19\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[19\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[19\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[19\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[19\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[19\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[19\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[19\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[19\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[19\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[19\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[19\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[19\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[18\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[18\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[18\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[18\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[18\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[18\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[18\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[18\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[18\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[18\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[18\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[18\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[18\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[18\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[18\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[18\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[18\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[18\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[18\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[18\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[18\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[18\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[18\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[18\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[18\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[18\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[18\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[18\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[17\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[17\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[17\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[17\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[17\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[17\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[17\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[17\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[17\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[17\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[17\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[17\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[17\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[17\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[17\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[17\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[17\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[17\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[17\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[17\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[17\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[17\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[17\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[17\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[17\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[17\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[17\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[17\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[16\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[16\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[16\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[16\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[16\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[16\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[16\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[16\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[16\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[16\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[16\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[16\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[16\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[16\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[16\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[16\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[16\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[16\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[16\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[16\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[16\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[16\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[16\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[16\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[16\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[16\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[16\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[16\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[15\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[15\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[15\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[15\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[15\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[15\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[15\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[15\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[15\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[15\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[15\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[15\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[15\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[15\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[15\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[15\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[15\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[15\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[15\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[15\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[15\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[15\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[15\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[15\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[15\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[15\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[15\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[15\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[14\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[14\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[14\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[14\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[14\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[14\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[14\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[14\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[14\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[14\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[14\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[14\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[14\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[14\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[14\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[14\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[14\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[14\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[14\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[14\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[14\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[14\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[14\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[14\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[14\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[14\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[14\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[14\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[13\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[13\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[13\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[13\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[13\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[13\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[13\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[13\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[13\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[13\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[13\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[13\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[13\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[13\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[13\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[13\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[13\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[13\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[13\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[13\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[13\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[13\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[13\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[13\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[13\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[13\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[13\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[13\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[12\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[12\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[12\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[12\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[12\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[12\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[12\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[12\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[12\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[12\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[12\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[12\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[12\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[12\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[12\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[12\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[12\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[12\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[12\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[12\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[12\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[12\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[12\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[12\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[12\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[12\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[12\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[12\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[11\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[11\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[11\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[11\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[11\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[11\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[11\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[11\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[11\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[11\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[11\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[11\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[11\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[11\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[11\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[11\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[11\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[11\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[11\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[11\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[11\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[11\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[11\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[11\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[11\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[11\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[11\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[11\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[10\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[10\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[10\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[10\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[10\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[10\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[10\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[10\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[10\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[10\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[10\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[10\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[10\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[10\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[10\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[10\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[10\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[10\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[10\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[10\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[10\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[10\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[10\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[10\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[10\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[10\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[10\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[10\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[9\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[9\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[9\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[9\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[9\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[9\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[9\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[9\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[9\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[9\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[9\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[9\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[9\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[9\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[9\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[9\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[9\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[9\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[9\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[9\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[9\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[9\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[9\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[9\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[9\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[9\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[9\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[9\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[8\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[8\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[8\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[8\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[8\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[8\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[8\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[8\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[8\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[8\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[8\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[8\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[8\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[8\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[8\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[8\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[8\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[8\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[8\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[8\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[8\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[8\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[8\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[8\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[8\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[8\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[8\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[8\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[7\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[7\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[7\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[7\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[7\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[7\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[7\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[7\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[7\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[7\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[7\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[7\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[7\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[7\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[7\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[7\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[7\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[7\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[7\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[7\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[7\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[7\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[7\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[7\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[7\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[7\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[7\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[7\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[6\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[6\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[6\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[6\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[6\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[6\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[6\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[6\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[6\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[6\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[6\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[6\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[6\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[6\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[6\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[6\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[6\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[6\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[6\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[6\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[6\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[6\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[6\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[6\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[6\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[6\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[6\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[6\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[5\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[5\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[5\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[5\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[5\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[5\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[5\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[5\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[5\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[5\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[5\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[5\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[5\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[5\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[5\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[5\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[5\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[5\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[5\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[5\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[5\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[5\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[5\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[5\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[5\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[5\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[5\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[5\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[4\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[4\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[4\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[4\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[4\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[4\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[4\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[4\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[4\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[4\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[4\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[4\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[4\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[4\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[4\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[4\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[4\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[4\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[4\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[4\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[4\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[4\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[4\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[4\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[4\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[4\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[4\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[4\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[3\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[3\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[3\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[3\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[3\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[3\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[3\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[3\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[3\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[3\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[3\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[3\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[3\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[3\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[3\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[3\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[3\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[3\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[3\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[3\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[3\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[3\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[3\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[3\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[3\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[3\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[3\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[3\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[2\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[2\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[2\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[2\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[2\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[2\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[2\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[2\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[2\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[2\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[2\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[2\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[2\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[2\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[2\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[2\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[2\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[2\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[2\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[2\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[2\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[2\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[2\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[2\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[2\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[2\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[2\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[2\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[1\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[1\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[1\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[1\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[1\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[1\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[1\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[1\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[1\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[1\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[1\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[1\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[1\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[1\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[1\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[1\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[1\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[1\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[1\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[1\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[1\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[1\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[1\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[1\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[1\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[1\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[1\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[1\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[0\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[1\]\[0\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[0\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[3\]\[0\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[0\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[2\]\[0\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[0\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[5\]\[0\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[0\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[4\]\[0\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[0\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[7\]\[0\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[0\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[6\]\[0\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[0\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[27\]\[0\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[0\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[26\]\[0\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[0\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[29\]\[0\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[0\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[28\]\[0\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[0\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[30\]\[0\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[0\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[23\]\[0\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[0\] " "LATCH primitive \"mips_sim:start_sim\|mips_core_de0:run\|registers\[22\]\[0\]\" is permanently disabled" {  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1449494633343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|result\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655776 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655776 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[1\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[2\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[3\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[0\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[4\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655792 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655792 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[5\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[6\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[7\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[31\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655808 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[30\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[29\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[28\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[27\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[26\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655823 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[25\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[24\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[23\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[22\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[21\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655839 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[20\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[19\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[18\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[17\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[16\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655854 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[15\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[14\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[13\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[12\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[11\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655870 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[10\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[9\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[13\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[15\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[14\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[31\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[10\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[25\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[24\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[12\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[8\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[9\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[11\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[16\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[17\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[20\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[21\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[18\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[8\] " "Latch mips_sim:start_sim\|mips_core_de0:run\|registers\[19\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA toggle_sw\[0\] " "Ports D and ENA on the latch are fed by the same signal toggle_sw\[0\]" {  } { { "mips_sim_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_sim_de0.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449494655886 ""}  } { { "mips_core_de0.v" "" { Text "C:/Users/Recep Sivri/Desktop/De0/mips_core_de0.v" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449494655886 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449494661011 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449494671971 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449494671971 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3781 " "Implemented 3781 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449494672428 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449494672428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3748 " "Implemented 3748 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449494672428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449494672428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1681 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1681 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "561 " "Peak virtual memory: 561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449494672693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 15:24:32 2015 " "Processing ended: Mon Dec 07 15:24:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449494672693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449494672693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449494672693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449494672693 ""}
