{
  "circuit_name": "s27",
  "total_implementations": 400,
  "generated_at": "2025-12-27T16:46:07.429907",
  "implementations": [
    {
      "circuit_name": "s27",
      "implementation_id": 1,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "9ced5cd0d12cef99"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 2,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "13d941c802ac96f5"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 3,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "0dd8d23f9ac52355"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 4,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "4389e211b21375e4"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 5,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "be93b1048df78dcd"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 6,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "7ae92860d75356e1"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 7,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "5a72e59548a8b1e8"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 8,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "5d5e90d33cc88215"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 9,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "a352ec8d2f73c798"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 10,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "1aba128a8a8c402f"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 11,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "b74038d3b42dce8c"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 12,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "a38b8a452c3519ca"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 13,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "4350c2cefe710e53"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 14,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "a60e82d784e4fd58"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 15,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "c02b6eee28d1d72e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 16,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "c6521afa78476c51"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 17,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "56dc8ceed3444f22"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 18,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "3bb9b31560a856ff"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 19,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "e59bd4f3f30d0d7b"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 20,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "3b76f6d6f31959fa"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 21,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "dfb5c002d75451f7"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 22,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "97669987c9a6e6ab"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 23,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "74f4a4797a25cf38"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 24,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "c7a365ac65a24e47"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 25,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "847170d654aedf74"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 26,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "8c92d23db66cd0ba"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 27,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "22f04fb20742a4fa"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 28,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "e7ae78dcbc8454cc"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 29,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "71c532a19efb7814"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 30,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "96886282f79fa1b9"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 31,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "613744fb582d3bf0"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 32,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "c02f773bedcab1d9"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 33,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "dbd4fb0daabcaa65"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 34,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "2c6532d257ed8e53"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 35,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "cb8fb2540ac2878b"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 36,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "e33681f3c86a38ca"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 37,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "295281f2480ed345"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 38,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "4076badcee1d4685"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 39,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "3d2bcb512c23bf97"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 40,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.425912",
      "config_hash": "5f6091578d791796"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 41,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "b574cd1ad4e94888"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 42,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "e70608997bfeacdf"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 43,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "003e830d26260522"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 44,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "a8c64184cbb9c4e1"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 45,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "d6d85f8ae524ef1d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 46,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "93de9b0936fedeac"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 47,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "9b27476f41e838fc"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 48,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "b0b0937e38eec899"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 49,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "a493a4e905657f6e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 50,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "fce75e17977d5145"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 51,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "e2b8c460be5394c7"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 52,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "d2dbf11ab380f12a"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 53,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "551dcfc6b8621501"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 54,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "bebb6bd66c5d3db2"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 55,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "440265a2494adaa9"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 56,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "fee960d0dc17e6be"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 57,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "d4a08b0af116a0cb"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 58,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "e448835aa85fbd09"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 59,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "e324e776adb8e743"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 60,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "78b17ae0648b6a72"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 61,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "bc853e3c4ce8d003"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 62,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "da4dbc2131c67e5c"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 63,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "467806b038e369d2"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 64,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "2b8b43ad25552395"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 65,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "9790b73ac4a89718"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 66,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "896a88c4a6f9d2e4"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 67,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "8507ec241b5e334b"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 68,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "4eae6b30e1c361e2"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 69,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "c121119f80039d38"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 70,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "8fbc7d8966f9a5e2"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 71,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "9bec2555d275828b"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 72,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "f0e8fac2d8828ed2"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 73,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "a31d96b2eb1cd955"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 74,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "d9149784322bfaee"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 75,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "c68bd74ecfa7931e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 76,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "e3cd34a7d217595a"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 77,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "3721c42c0e328f4c"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 78,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "05031b70eab3ba08"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 79,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "ac86a4dc7acb060c"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 80,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "753830a67c693a4f"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 81,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "a041c9eef7fb7843"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 82,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "4c902d5da20753f0"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 83,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "edcde870684f8a29"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 84,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "59bb758940c1cd95"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 85,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "771a779670c823b5"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 86,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "2a59e8ebc658de07"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 87,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "8438b97a58509121"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 88,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "34ef5864637885e2"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 89,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "49f5f75a37ba6927"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 90,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "ad6210cc4a21c527"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 91,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "398b4f43ec6590db"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 92,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "5168a5b6ff185232"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 93,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "7fe8489567134922"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 94,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "d76256c84852c5fd"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 95,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "49776c7755bb81d2"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 96,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "a834dcb5af2e5d82"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 97,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "0fbf75b6316ea490"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 98,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "2f6bbed2ba46b6cc"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 99,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "4fa5b9655c48aa7d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 100,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "142150440ba82e9b"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 101,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "a3e5b9d15e22451f"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 102,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "c0247578d7239249"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 103,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "5b78e49b3015d95c"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 104,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "6d165bdacdc5a12f"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 105,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "c2e105a7941d11b2"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 106,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "2ad76262458bde8e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 107,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "4ba53ec1f891e0ae"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 108,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "8efbb5208c7fb5ac"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 109,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "8604d043f132e653"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 110,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "b46abb275ebfbc5e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 111,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "0e3e8a30a591c28d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 112,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "8cec4f3e8d5416c8"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 113,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "8544342524ade683"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 114,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "8244178cc8110878"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 115,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "25cc2c046c412a66"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 116,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "327ffb1492db9fb4"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 117,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "68b51f755baa2f1a"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 118,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "82ec36d22930a2d2"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 119,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "c66d03a51ee794f1"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 120,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "37844c1dc78a0b34"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 121,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "572599b2c21b8651"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 122,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "a65a91bca8ccb52c"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 123,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "feb6239414cdbf4b"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 124,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "b950a86284921b7a"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 125,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "77d7cd800918189e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 126,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "474c313c74eba315"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 127,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "270d06cef75b5d51"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 128,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "b18cb3d189590bc2"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 129,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "5e7047d598126e0a"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 130,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "97596e8b8758cf35"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 131,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "bd14fa79fdf86d17"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 132,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "326a671022acd3c7"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 133,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "6b818ec72cd68581"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 134,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "dcc57b7662e69091"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 135,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "72f5eb2050f88736"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 136,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "9659355028b31df5"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 137,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "81629c6c5991a986"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 138,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "de6b897e8424dd73"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 139,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "5428849832ae256d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 140,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.426910",
      "config_hash": "a3124ae913d55159"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 141,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "c7fa6baed880c65a"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 142,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "054b3625e5fd931f"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 143,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "12f4af65ec1ea5f8"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 144,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "8343ce8ea219ff38"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 145,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "0f33e80f591b513e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 146,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "7b5593a8de872206"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 147,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "4c5c2eeaa32bc806"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 148,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "31d1a1f999346806"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 149,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "5efe68219d650eec"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 150,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "e0c1b79a6f5a6859"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 151,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "ea4929fcf0cd3a48"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 152,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "c27cf095d7fb1fc2"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 153,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "d63afb431078dbb7"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 154,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "60d8f4ceeec56ffc"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 155,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "4fe8451f465a2bf3"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 156,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "6af279e8fddde317"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 157,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "191be04cb5d8d633"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 158,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "712d18123a6411b0"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 159,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "41eae1f539b2ec05"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 160,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "c6cdd2dc824c8374"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 161,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "247e1ab0d0c805e5"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 162,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "496848006786be57"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 163,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "749d1305c52d911a"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 164,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "8141f77792d2744f"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 165,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "db73b9e0b039ed6e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 166,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "fa4559cc70a4a22c"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 167,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "116ae0f77cba9458"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 168,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "72ffe62bb8651c81"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 169,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "4b630c31d337d747"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 170,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "9e73b3922a7b6dad"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 171,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "c76cae79f103f087"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 172,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "3c2bf60c0faf33b0"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 173,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "cd3e0ded3f2a84b0"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 174,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "064316323d694f2e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 175,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "5a38aa61643214d7"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 176,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "cb18ed26896f6e3a"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 177,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "b256bdd6d6665796"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 178,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "04587edadd257935"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 179,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "1b7f6761ce53b134"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 180,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "24a1a1b6b5ad5f14"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 181,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "113f930c03971a60"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 182,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "6dba9aff073cb6f6"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 183,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "fe5f99d03195ef5e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 184,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "a68ea4e6b3c22023"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 185,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "92343e41d2b8d906"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 186,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "2c37a4e992a8bf87"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 187,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "fbc81c41d91f3a56"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 188,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "06250b5bd324cea2"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 189,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "5a176313b981401d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 190,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "72e9fa402314ec01"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 191,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "292c03e706fc6e44"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 192,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "ccfa69871fe2436b"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 193,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "e79c53c91a1b3c43"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 194,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "2fc0c0dc73fe8a6a"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 195,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "eaca44b8c808f452"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 196,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "e54f35b63e01e984"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 197,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "0ab99cd664609003"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 198,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "723d836a979234c3"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 199,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "2b7f6392acb7f1f0"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 200,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "a642374e380f2b50"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 201,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "bfa6d5fd95fa6836"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 202,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "c646582e907c819a"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 203,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "14f2d4a42bba8ea4"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 204,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "b5590005f078d915"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 205,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "cbc3a43900fd465b"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 206,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "4269286424814b9e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 207,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "eac6151410aa448d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 208,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "24cc3f65cbc7198b"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 209,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "afb2064d7162987b"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 210,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "7f226525cb54fef6"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 211,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "6c3caf1cbcfd16ba"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 212,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "0147b4333246492e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 213,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "7aa2f80ca423917f"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 214,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "a32d1bc9fdace26c"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 215,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "59189b60e9f0ef81"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 216,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "65d031a40577be55"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 217,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "842bf64488868fe2"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 218,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "7cae810f5ec4c11e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 219,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "60ccda8654f153c3"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 220,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "d846c125cd0d4d9f"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 221,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "d98806c4a6aa4172"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 222,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "895da69e818ad88c"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 223,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "52b1821657c063cc"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 224,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "e59c93a32eeb74ee"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 225,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "154ee8b821d53b98"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 226,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "c891befae11a849c"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 227,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "64ed3be3f3c3fcef"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 228,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "f74ec58a1efb952a"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 229,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "78858fbcf2811960"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 230,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "b235d91e1c35d988"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 231,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "7dda3c4b3d017bbc"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 232,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "3f62b88911491f5b"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 233,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "3f030955ffaf9586"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 234,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "2cc968d63cca1809"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 235,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "c250638fb1dfddc6"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 236,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "2fe0d20bb02718cb"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 237,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "e4383d14aae6f6ce"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 238,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "eb188757ea650ebc"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 239,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "546297bc4c9cdf9e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 240,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "ab1f6ce87399dc38"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 241,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.427907",
      "config_hash": "76caf76828fdd940"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 242,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "bed1ba7b30220c0d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 243,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "5207843e0f126d0c"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 244,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "e4e5856cc7b0dd78"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 245,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "21548838dd502395"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 246,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "e742382c94c54dfc"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 247,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "5c5b7415395547cc"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 248,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "46342440745e5a2b"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 249,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "6228db53832499ee"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 250,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "4a2b83934c653fbf"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 251,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "fd11e0a1040f9e89"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 252,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "755b092c41173068"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 253,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "5c3707820beb6f01"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 254,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "b198efe308c523cc"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 255,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "d6cf4c7dc7806e17"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 256,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "8b30ddbeb41389f1"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 257,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "415060680ee74f95"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 258,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "69f62ede4e3b24b1"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 259,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "a62e025b1f963c36"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 260,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "2939b8ec7058ccb9"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 261,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "08834355e2de70e3"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 262,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "0266f940feeaf02d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 263,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "4b695129a7f3af43"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 264,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "c41dd0fcb28f435b"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 265,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "2fad7c56905b9c5e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 266,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "e3d6c2b684ace39d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 267,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "d7176b5e4a777c05"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 268,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "8f3132bbd60db78b"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 269,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "39199b0ac563b5fe"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 270,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "cd613ad2b3b50d6c"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 271,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "cf906e8fe192ee1e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 272,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "d6d95e747d673fb6"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 273,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "66c10331747f9cb0"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 274,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "af754c1053f70f80"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 275,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "3d11f557973cb0dd"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 276,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "59f28e6294e6d721"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 277,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "dd7f9c01c6e6749d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 278,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "6a80446074aec0a1"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 279,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "b8cb59b903b7e251"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 280,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "5430ba65b1d052b4"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 281,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "46405e34c5288b26"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 282,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "6c9d95711b3d8435"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 283,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "a2f877c6246ac4fb"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 284,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "8cbd84398eddb69f"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 285,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "51334750a313edab"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 286,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "4c7ad93d97d93dee"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 287,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "815ff0cd8e7a0088"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 288,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "4c2c8822c57f9a0d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 289,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "bc3c7003d78675a7"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 290,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "58a6238622a52621"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 291,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "2a8ee3439ce90bd7"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 292,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "272cf22b5ef11373"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 293,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "89e64c572bcf8bf0"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 294,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "d4c382a253e86ddf"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 295,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "291f109f6ffc38dc"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 296,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "6798a82aea61dcd1"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 297,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "224da2ef4110acb3"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 298,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "5a0da6ea16fcb088"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 299,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "c3904bb26e1b50c3"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 300,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "e290c8ced1288ee6"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 301,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "587b819087ed7a81"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 302,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "9f38dee678b70acd"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 303,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "6ea7398f26e7d745"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 304,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "2bf1c3cb2b872392"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 305,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "e410b98926ecb4f2"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 306,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "4de386bbc539cb1a"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 307,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "ff14a4a6c0929365"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 308,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "54cac33917990697"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 309,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "86413a0f82ec2ddb"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 310,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "e8d32c76b429d8cf"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 311,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "1d89c83349e5950e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 312,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "b3d8e2980cb76a1b"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 313,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "6d4484eef826ae54"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 314,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "bc9417bdfa4407c8"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 315,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "5406cceed43e4a5b"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 316,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "db806e4aaee7775c"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 317,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "548a86076e8a2f77"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 318,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "2e1ee44c229ae05f"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 319,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "e8a663dbdc7ba873"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 320,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "dd26a4ac89fc7462"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 321,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "3eb269366673ba39"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 322,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "66ee708f83e190aa"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 323,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "847b675eba1a1ec9"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 324,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "360b3d79a8ef08d2"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 325,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "b10ca4802d8cad21"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 326,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "c51e09ef9fe19eb2"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 327,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "5500552134199f87"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 328,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "3971ba842b4b87d1"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 329,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "4dc014fc9a0a9aa7"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 330,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "270095d3ecc46857"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 331,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "8ebadb126aa55f22"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 332,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "529e346c448ba7d1"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 333,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "79d9889b3d56722b"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 334,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "234ad7792b5c96df"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 335,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "2972d0bacad4ebfb"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 336,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "af383ae5c61c03d1"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 337,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "20af33f81bbfc309"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 338,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "5e9614019e8592ca"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 339,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "fb532d0a6a732627"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 340,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "8c51bb0ecb71137d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 341,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "3fe9053354295c4f"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 342,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "9f380dd44a307048"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 343,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.428907",
      "config_hash": "9c98ef4c6c3c6fc3"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 344,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "19049bcdba555c36"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 345,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "464a35fc7dfa0c3c"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 346,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "f1aa907a03cec641"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 347,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "7d5856183d939026"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 348,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "aea002e546569ce0"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 349,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "8698ec239ba01b11"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 350,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "cc51339aa0872c41"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 351,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "3ac3857a2c8296ae"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 352,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "0df1c73bca1dbb5d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 353,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "1125e32bf6432bf8"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 354,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "8d6f372f5c5a5fca"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 355,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "7be8723fb6a88233"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 356,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "c7002363e1acd3b4"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 357,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "ef96421143f640d9"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 358,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "9c836ed39de2416a"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 359,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "1a2742373386f212"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 360,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "5494d248b95a147c"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 361,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "b104fd3f8031fc5d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 362,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "e285aa533809b659"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 363,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "679a91417cbab954"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 364,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "846bc93bd1d88510"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 365,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "d7e08a9f12aa7d26"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 366,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "86cb4b2f72088586"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 367,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "a2f46aff296e3bd5"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 368,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "28ebcffac9e87057"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 369,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "859d5b7a1dfe6b67"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 370,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "fa4cab477af24514"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 371,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "10738d5cb28f79d8"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 372,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "bf28a4c7567138ac"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 373,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "3324518a1eecdebc"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 374,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "7bdcfa4927128447"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 375,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "9b4ededfce56f84b"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 376,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "87b0308c4bb88107"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 377,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "2e1fe692f1a9b53e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 378,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "fff17fec0f8d1343"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 379,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "1c8cfa930e4f6e90"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 380,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "b26fe2792f4070e8"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 381,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "767f105acefb668a"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 382,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "311b840dd30c78aa"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 383,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "2168e68517bb39ac"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 384,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "8ebd70b4427c8e69"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 385,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "4bc577f2899347f8"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 386,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "b51f821508f5fdd1"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 387,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "27da2f3809cfa355"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 388,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "a84fcef1bb0c6e9d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 389,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "2b000222b361b17d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 390,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "a4bcfe5ed50476a0"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 391,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "db49a9708e37afa9"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 392,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "0dd9beb15dd5828f"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 393,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "c96e46024457a58d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 394,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "449a865c89517933"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 395,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "1e98c3b97db6b3df"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 396,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.05,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "aa1b8f1348de3d2d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 397,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.08,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "31d65a784af25cf9"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 398,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.04,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "b66a59b87dd81c5e"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 399,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.035,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "a70e0c72822be41d"
    },
    {
      "circuit_name": "s27",
      "implementation_id": 400,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 5,
      "estimated_power_mw": 0.12,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T16:46:07.429907",
      "config_hash": "2c8bc79ce108617a"
    }
  ]
}