{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413721313452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413721313452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 19 14:21:53 2014 " "Processing started: Sun Oct 19 14:21:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413721313452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413721313452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSD -c DSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSD -c DSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413721313452 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1413721313654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dezctr/ioctrl/ioctrl_struc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dezctr/ioctrl/ioctrl_struc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413721314033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dezctr/ioctrl/ioctrl.vhd 1 1 " "Found 1 design units, including 1 entities, in source file dezctr/ioctrl/ioctrl.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ioctrl " "Found entity 1: ioctrl" {  } { { "dezctr/ioctrl/ioctrl.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/ioctrl/ioctrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413721314036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413721314036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dezctr/cntr/cntr_struc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dezctr/cntr/cntr_struc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413721314038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dezctr/cntr/cntr.vhd 1 1 " "Found 1 design units, including 1 entities, in source file dezctr/cntr/cntr.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 cntr " "Found entity 1: cntr" {  } { { "dezctr/cntr/cntr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/cntr/cntr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413721314039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413721314039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dezctr/dezctr_struc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dezctr/dezctr_struc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413721314041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dezctr/dezctr.vhd 1 1 " "Found 1 design units, including 1 entities, in source file dezctr/dezctr.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 dezctr " "Found entity 1: dezctr" {  } { { "dezctr/dezctr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/dezctr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413721314042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413721314042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dezctr " "Elaborating entity \"dezctr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1413721314222 ""}
{ "Error" "EVRFX_VHDL_1404_UNCONVERTED" "dezctr dezctr.vhd(4) " "VHDL error at dezctr.vhd(4): entity dezctr does not have an architecture" {  } { { "dezctr/dezctr.vhd" "" { Text "D:/Zeugs/VHDL/DSD-Projekt/dezctr/dezctr.vhd" 4 0 0 } }  } 0 10793 "VHDL error at %2!s!: entity %1!s! does not have an architecture" 0 0 "Quartus II" 0 -1 1413721314397 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1413721314423 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413721314559 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 19 14:21:54 2014 " "Processing ended: Sun Oct 19 14:21:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413721314559 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413721314559 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413721314559 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413721314559 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 1  " "Quartus II Flow was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413721315155 ""}
