DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
libraryRefs [
"ieee"
]
)
version "27.1"
appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 119,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 102,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "CLK"
t "std_ulogic"
o 26
suid 100,0
)
)
uid 1285,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "clk_A"
t "std_ulogic"
o 17
suid 101,0
)
)
uid 1287,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "clk_B"
t "std_ulogic"
o 19
suid 102,0
)
)
uid 1289,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 14
suid 103,0
)
)
uid 1291,0
)
*18 (LogPort
port (LogicalPort
m 2
decl (Decl
n "DCS_SDIO"
t "std_logic"
o 1
suid 104,0
)
)
uid 1293,0
)
*19 (LogPort
port (LogicalPort
m 1
decl (Decl
n "DFS_SCLK"
t "std_ulogic"
o 4
suid 105,0
)
)
uid 1295,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "DOUT_A1"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 15
suid 106,0
)
)
uid 1297,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "DOUT_B1"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 9
suid 107,0
)
)
uid 1299,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "en_A"
t "std_ulogic"
o 18
suid 108,0
)
)
uid 1301,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "en_B"
t "std_ulogic"
o 20
suid 109,0
)
)
uid 1303,0
)
*24 (LogPort
port (LogicalPort
m 1
decl (Decl
n "nCSB"
t "std_ulogic"
o 5
suid 110,0
)
)
uid 1305,0
)
*25 (LogPort
port (LogicalPort
m 1
decl (Decl
n "nOEB"
t "std_ulogic"
o 6
suid 111,0
)
)
uid 1307,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "PDWN"
t "std_ulogic"
o 2
suid 112,0
)
)
uid 1309,0
)
*27 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 13
suid 113,0
)
)
uid 1311,0
)
*28 (LogPort
port (LogicalPort
m 1
decl (Decl
n "SYNC"
t "std_ulogic"
o 3
suid 114,0
)
)
uid 1313,0
)
*29 (LogPort
port (LogicalPort
m 1
decl (Decl
n "VinA_neg"
t "real"
o 22
suid 115,0
)
)
uid 1315,0
)
*30 (LogPort
port (LogicalPort
m 1
decl (Decl
n "VinA_pos"
t "real"
o 21
suid 116,0
)
)
uid 1317,0
)
*31 (LogPort
port (LogicalPort
m 1
decl (Decl
n "VinB_neg"
t "real"
o 24
suid 117,0
)
)
uid 1319,0
)
*32 (LogPort
port (LogicalPort
m 1
decl (Decl
n "VinB_pos"
t "real"
o 23
suid 118,0
)
)
uid 1321,0
)
*33 (LogPort
port (LogicalPort
m 1
decl (Decl
n "VREF"
t "real"
o 25
suid 119,0
)
)
uid 1323,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 115,0
optionalChildren [
*34 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *35 (MRCItem
litem &1
pos 15
dimension 20
)
uid 117,0
optionalChildren [
*36 (MRCItem
litem &2
pos 0
dimension 20
uid 118,0
)
*37 (MRCItem
litem &3
pos 1
dimension 23
uid 119,0
)
*38 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 120,0
)
*39 (MRCItem
litem &14
pos 0
dimension 20
uid 1286,0
)
*40 (MRCItem
litem &15
pos 1
dimension 20
uid 1288,0
)
*41 (MRCItem
litem &16
pos 2
dimension 20
uid 1290,0
)
*42 (MRCItem
litem &17
pos 3
dimension 20
uid 1292,0
)
*43 (MRCItem
litem &18
pos 4
dimension 20
uid 1294,0
)
*44 (MRCItem
litem &19
pos 5
dimension 20
uid 1296,0
)
*45 (MRCItem
litem &20
pos 6
dimension 20
uid 1298,0
)
*46 (MRCItem
litem &21
pos 7
dimension 20
uid 1300,0
)
*47 (MRCItem
litem &22
pos 8
dimension 20
uid 1302,0
)
*48 (MRCItem
litem &23
pos 9
dimension 20
uid 1304,0
)
*49 (MRCItem
litem &24
pos 10
dimension 20
uid 1306,0
)
*50 (MRCItem
litem &25
pos 11
dimension 20
uid 1308,0
)
*51 (MRCItem
litem &26
pos 12
dimension 20
uid 1310,0
)
*52 (MRCItem
litem &27
pos 13
dimension 20
uid 1312,0
)
*53 (MRCItem
litem &28
pos 14
dimension 20
uid 1314,0
)
*54 (MRCItem
litem &29
pos 15
dimension 20
uid 1316,0
)
*55 (MRCItem
litem &30
pos 16
dimension 20
uid 1318,0
)
*56 (MRCItem
litem &31
pos 17
dimension 20
uid 1320,0
)
*57 (MRCItem
litem &32
pos 18
dimension 20
uid 1322,0
)
*58 (MRCItem
litem &33
pos 19
dimension 20
uid 1324,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 121,0
optionalChildren [
*59 (MRCItem
litem &5
pos 0
dimension 20
uid 122,0
)
*60 (MRCItem
litem &7
pos 1
dimension 50
uid 123,0
)
*61 (MRCItem
litem &8
pos 2
dimension 100
uid 124,0
)
*62 (MRCItem
litem &9
pos 3
dimension 50
uid 125,0
)
*63 (MRCItem
litem &10
pos 4
dimension 100
uid 126,0
)
*64 (MRCItem
litem &11
pos 5
dimension 100
uid 127,0
)
*65 (MRCItem
litem &12
pos 6
dimension 50
uid 128,0
)
*66 (MRCItem
litem &13
pos 7
dimension 80
uid 129,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 116,0
vaOverrides [
]
)
]
)
uid 101,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *67 (LEmptyRow
)
uid 131,0
optionalChildren [
*68 (RefLabelRowHdr
)
*69 (TitleRowHdr
)
*70 (FilterRowHdr
)
*71 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*72 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*73 (GroupColHdr
tm "GroupColHdrMgr"
)
*74 (NameColHdr
tm "GenericNameColHdrMgr"
)
*75 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*76 (InitColHdr
tm "GenericValueColHdrMgr"
)
*77 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*78 (EolColHdr
tm "GenericEolColHdrMgr"
)
*79 (LogGeneric
generic (GiElement
name "clockFrequency"
type "real"
value "66.6E6"
)
uid 180,0
)
*80 (LogGeneric
generic (GiElement
name "samplingFrequency"
type "real"
value "192.0E3"
)
uid 182,0
)
*81 (LogGeneric
generic (GiElement
name "adcBitNb"
type "positive"
value "24"
)
uid 184,0
)
*82 (LogGeneric
generic (GiElement
name "signalAFrequency"
type "real"
value "1.0e6"
)
uid 559,0
)
*83 (LogGeneric
generic (GiElement
name "signalBFrequency"
type "real"
value "2.0e6"
)
uid 561,0
)
*84 (LogGeneric
generic (GiElement
name "amplitudeA"
type "real"
value "0.5"
)
uid 563,0
)
*85 (LogGeneric
generic (GiElement
name "amplitudeB"
type "real"
value "0.5"
)
uid 565,0
)
*86 (LogGeneric
generic (GiElement
name "adcClockFrequency"
type "real"
value "40.96e6"
)
uid 718,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 143,0
optionalChildren [
*87 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *88 (MRCItem
litem &67
pos 8
dimension 20
)
uid 145,0
optionalChildren [
*89 (MRCItem
litem &68
pos 0
dimension 20
uid 146,0
)
*90 (MRCItem
litem &69
pos 1
dimension 23
uid 147,0
)
*91 (MRCItem
litem &70
pos 2
hidden 1
dimension 20
uid 148,0
)
*92 (MRCItem
litem &79
pos 0
dimension 20
uid 181,0
)
*93 (MRCItem
litem &80
pos 1
dimension 20
uid 183,0
)
*94 (MRCItem
litem &81
pos 2
dimension 20
uid 185,0
)
*95 (MRCItem
litem &82
pos 3
dimension 20
uid 560,0
)
*96 (MRCItem
litem &83
pos 4
dimension 20
uid 562,0
)
*97 (MRCItem
litem &84
pos 5
dimension 20
uid 564,0
)
*98 (MRCItem
litem &85
pos 6
dimension 20
uid 566,0
)
*99 (MRCItem
litem &86
pos 7
dimension 20
uid 719,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 149,0
optionalChildren [
*100 (MRCItem
litem &71
pos 0
dimension 20
uid 150,0
)
*101 (MRCItem
litem &73
pos 1
dimension 50
uid 151,0
)
*102 (MRCItem
litem &74
pos 2
dimension 155
uid 152,0
)
*103 (MRCItem
litem &75
pos 3
dimension 100
uid 153,0
)
*104 (MRCItem
litem &76
pos 4
dimension 50
uid 154,0
)
*105 (MRCItem
litem &77
pos 5
dimension 50
uid 155,0
)
*106 (MRCItem
litem &78
pos 6
dimension 80
uid 156,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 144,0
vaOverrides [
]
)
]
)
uid 130,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231@controller_tester\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231@controller_tester\\interface.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231@controller_tester"
)
(vvPair
variable "d_logical"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231Controller_tester"
)
(vvPair
variable "date"
value "27.10.2021"
)
(vvPair
variable "day"
value "mer."
)
(vvPair
variable "day_long"
value "mercredi"
)
(vvPair
variable "dd"
value "27"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "adc9231Controller_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "graphical_source_author"
value "fabien.matter"
)
(vvPair
variable "graphical_source_date"
value "27.10.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7551"
)
(vvPair
variable "graphical_source_time"
value "15:48:21"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7551"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "AD_DA_test"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libraries/AD_DA_test"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "adc9231Controller_tester"
)
(vvPair
variable "month"
value "oct."
)
(vvPair
variable "month_long"
value "octobre"
)
(vvPair
variable "p"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231@controller_tester\\interface"
)
(vvPair
variable "p_logical"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231Controller_tester\\interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\eda\\MentorGraphics\\ModelSim\\win32"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "15:48:21"
)
(vvPair
variable "unit"
value "adc9231Controller_tester"
)
(vvPair
variable "user"
value "fabien.matter"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 100,0
optionalChildren [
*107 (SymbolBody
uid 8,0
optionalChildren [
*108 (CptPort
uid 1185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1186,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97625,5250,98375,6000"
)
tg (CPTG
uid 1187,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1188,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "97300,7000,98700,10200"
st "CLK"
ju 2
blo "98500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1189,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6800,61000,7600"
st "CLK      : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "CLK"
t "std_ulogic"
o 26
suid 100,0
)
)
)
*109 (CptPort
uid 1190,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1191,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,5250,27375,6000"
)
tg (CPTG
uid 1192,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1193,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "26300,7000,27700,11000"
st "clk_A"
ju 2
blo "27500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1194,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3600,61000,4400"
st "clk_A    : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "clk_A"
t "std_ulogic"
o 17
suid 101,0
)
)
)
*110 (CptPort
uid 1195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1196,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29625,5250,30375,6000"
)
tg (CPTG
uid 1197,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1198,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "29300,7000,30700,11000"
st "clk_B"
ju 2
blo "30500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1199,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4400,61000,5200"
st "clk_B    : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "clk_B"
t "std_ulogic"
o 19
suid 102,0
)
)
)
*111 (CptPort
uid 1200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1201,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62625,5250,63375,6000"
)
tg (CPTG
uid 1202,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1203,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "62300,7000,63700,10800"
st "clock"
ju 2
blo "63500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1204,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,14000,61000,14800"
st "clock    : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 14
suid 103,0
)
)
)
*112 (CptPort
uid 1205,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1206,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69625,5250,70375,6000"
)
tg (CPTG
uid 1207,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1208,0
va (VaSet
font "Verdana,12,0"
)
xt "71000,6000,78400,7400"
st "DCS_SDIO"
blo "71000,7200"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1209,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,17200,59500,18000"
st "DCS_SDIO : INOUT  std_logic 
"
)
thePort (LogicalPort
m 2
decl (Decl
n "DCS_SDIO"
t "std_logic"
o 1
suid 104,0
)
)
)
*113 (CptPort
uid 1210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1211,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66625,5250,67375,6000"
)
tg (CPTG
uid 1212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1213,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "66300,7000,67700,14200"
st "DFS_SCLK"
ju 2
blo "67500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1214,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7600,61000,8400"
st "DFS_SCLK : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "DFS_SCLK"
t "std_ulogic"
o 4
suid 105,0
)
)
)
*114 (CptPort
uid 1215,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1216,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25625,5250,26375,6000"
)
tg (CPTG
uid 1217,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1218,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "25300,7000,26700,13700"
st "DOUT_A1"
ju 2
blo "26500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1219,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2000,71500,2800"
st "DOUT_A1  : IN     std_ulogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "DOUT_A1"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 15
suid 106,0
)
)
)
*115 (CptPort
uid 1220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1221,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28625,5250,29375,6000"
)
tg (CPTG
uid 1222,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1223,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "28300,7000,29700,13700"
st "DOUT_B1"
ju 2
blo "29500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1224,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2800,71500,3600"
st "DOUT_B1  : IN     std_ulogic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "DOUT_B1"
t "std_ulogic_vector"
b "(15 DOWNTO 0)"
o 9
suid 107,0
)
)
)
*116 (CptPort
uid 1225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1226,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27625,5250,28375,6000"
)
tg (CPTG
uid 1227,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1228,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "27300,7000,28700,11000"
st "en_A"
ju 2
blo "28500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1229,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5200,61000,6000"
st "en_A     : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "en_A"
t "std_ulogic"
o 18
suid 108,0
)
)
)
*117 (CptPort
uid 1230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1231,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,5250,31375,6000"
)
tg (CPTG
uid 1232,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1233,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "30300,7000,31700,11000"
st "en_B"
ju 2
blo "31500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1234,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6000,61000,6800"
st "en_B     : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "en_B"
t "std_ulogic"
o 20
suid 109,0
)
)
)
*118 (CptPort
uid 1235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1236,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65625,5250,66375,6000"
)
tg (CPTG
uid 1237,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1238,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "65300,7000,66700,11100"
st "nCSB"
ju 2
blo "66500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1239,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,14800,61000,15600"
st "nCSB     : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "nCSB"
t "std_ulogic"
o 5
suid 110,0
)
)
)
*119 (CptPort
uid 1240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1241,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63625,5250,64375,6000"
)
tg (CPTG
uid 1242,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1243,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "63300,7000,64700,11200"
st "nOEB"
ju 2
blo "64500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1244,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,15600,61000,16400"
st "nOEB     : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "nOEB"
t "std_ulogic"
o 6
suid 111,0
)
)
)
*120 (CptPort
uid 1245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1246,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68625,5250,69375,6000"
)
tg (CPTG
uid 1247,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1248,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "68300,7000,69700,11700"
st "PDWN"
ju 2
blo "69500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1249,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8400,61000,9200"
st "PDWN     : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "PDWN"
t "std_ulogic"
o 2
suid 112,0
)
)
)
*121 (CptPort
uid 1250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1251,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61625,5250,62375,6000"
)
tg (CPTG
uid 1252,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1253,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "61300,7000,62700,11100"
st "reset"
ju 2
blo "62500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1254,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,16400,61000,17200"
st "reset    : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 13
suid 113,0
)
)
)
*122 (CptPort
uid 1255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1256,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67625,5250,68375,6000"
)
tg (CPTG
uid 1257,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1258,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "67300,7000,68700,11100"
st "SYNC"
ju 2
blo "68500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1259,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,9200,61000,10000"
st "SYNC     : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNC"
t "std_ulogic"
o 3
suid 114,0
)
)
)
*123 (CptPort
uid 1260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1261,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104625,5250,105375,6000"
)
tg (CPTG
uid 1262,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1263,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "104300,7000,105700,13700"
st "VinA_neg"
ju 2
blo "105500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1264,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10800,58000,11600"
st "VinA_neg : OUT    real  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "VinA_neg"
t "real"
o 22
suid 115,0
)
)
)
*124 (CptPort
uid 1265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1266,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105625,5250,106375,6000"
)
tg (CPTG
uid 1267,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1268,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "105300,7000,106700,13600"
st "VinA_pos"
ju 2
blo "106500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1269,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,11600,58000,12400"
st "VinA_pos : OUT    real  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "VinA_pos"
t "real"
o 21
suid 116,0
)
)
)
*125 (CptPort
uid 1270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1271,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "102625,5250,103375,6000"
)
tg (CPTG
uid 1272,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1273,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "102300,7000,103700,13700"
st "VinB_neg"
ju 2
blo "103500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1274,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,12400,58000,13200"
st "VinB_neg : OUT    real  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "VinB_neg"
t "real"
o 24
suid 117,0
)
)
)
*126 (CptPort
uid 1275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1276,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103625,5250,104375,6000"
)
tg (CPTG
uid 1277,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1278,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "103300,7000,104700,13600"
st "VinB_pos"
ju 2
blo "104500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1279,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,13200,58000,14000"
st "VinB_pos : OUT    real  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "VinB_pos"
t "real"
o 23
suid 118,0
)
)
)
*127 (CptPort
uid 1280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1281,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101625,5250,102375,6000"
)
tg (CPTG
uid 1282,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1283,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "101300,7000,102700,10900"
st "VREF"
ju 2
blo "102500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1284,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10000,58000,10800"
st "VREF     : OUT    real  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "VREF"
t "real"
o 25
suid 119,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,107000,14000"
)
oxt "15000,6000,99000,14000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Verdana,8,1"
)
xt "54100,9000,60900,10000"
st "AD_DA_test"
blo "54100,9800"
)
second (Text
uid 12,0
va (VaSet
font "Verdana,8,1"
)
xt "54100,10000,67900,11000"
st "adc9231Controller_tester"
blo "54100,10800"
)
)
gi *128 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Verdana,8,0"
)
xt "37000,6000,53500,16000"
st "Generic Declarations

clockFrequency    real     66.6E6   
samplingFrequency real     192.0E3  
adcBitNb          positive 24       
signalAFrequency  real     1.0e6    
signalBFrequency  real     2.0e6    
amplitudeA        real     0.5      
amplitudeB        real     0.5      
adcClockFrequency real     40.96e6  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "66.6E6"
)
(GiElement
name "samplingFrequency"
type "real"
value "192.0E3"
)
(GiElement
name "adcBitNb"
type "positive"
value "24"
)
(GiElement
name "signalAFrequency"
type "real"
value "1.0e6"
)
(GiElement
name "signalBFrequency"
type "real"
value "2.0e6"
)
(GiElement
name "amplitudeA"
type "real"
value "0.5"
)
(GiElement
name "amplitudeB"
type "real"
value "0.5"
)
(GiElement
name "adcClockFrequency"
type "real"
value "40.96e6"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
*129 (Grouping
uid 16,0
optionalChildren [
*130 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48500,36200,48500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*131 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44500,53200,44500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*132 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46500,36200,46500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*133 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46500,32200,46500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*134 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,67300,46400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*135 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44500,57200,44500"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*136 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "37350,44400,47650,45600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*137 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47500,32200,47500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*138 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48500,32200,48500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*139 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47500,36200,47500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *140 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
uid 49,0
va (VaSet
font "Verdana,8,1"
)
xt "0,0,6900,1000"
st "Package List"
blo "0,800"
)
*142 (MLText
uid 50,0
va (VaSet
)
xt "0,1000,17500,4600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
windowSize "397,210,1432,720"
viewArea "-500,-500,72937,31714"
cachedDiagramExtent "0,0,107000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "AD_DA_test"
entityName "adc9231Controller_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,33000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,8,1"
)
xt "22200,15000,25800,16000"
st "<library>"
blo "22200,15800"
)
second (Text
va (VaSet
font "Verdana,8,1"
)
xt "22200,16000,24800,17000"
st "<cell>"
blo "22200,16800"
)
)
gi *143 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,12000,9700,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,1500,1650"
st "In0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Verdana,8,0"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,3500,1650"
st "Buffer0"
blo "0,1450"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Verdana,8,0"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *144 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,0,49000,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,1000,45400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,18000,45000,19000"
st "User:"
blo "42000,18800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "42000,0,49600,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Verdana,8,0"
)
xt "44000,19000,44000,19000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 1324,0
activeModelName "Symbol:GEN"
)
