\doxysection{stm32wlxx\+\_\+hal\+\_\+tim.\+h}
\hypertarget{stm32wlxx__hal__tim_8h_source}{}\label{stm32wlxx__hal__tim_8h_source}\index{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_hal\_tim.h@{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_hal\_tim.h}}
\mbox{\hyperlink{stm32wlxx__hal__tim_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ STM32WLxx\_HAL\_TIM\_H}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ STM32WLxx\_HAL\_TIM\_H}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx__hal__def_8h}{stm32wlxx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00038}00038\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00046}\mbox{\hyperlink{structTIM__Base__InitTypeDef}{00046}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00047}00047\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00048}\mbox{\hyperlink{structTIM__Base__InitTypeDef_affb82025da5b8d4a06e61f1690460f4d}{00048}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__Base__InitTypeDef_affb82025da5b8d4a06e61f1690460f4d}{Prescaler}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00051}\mbox{\hyperlink{structTIM__Base__InitTypeDef_a4b29303489c983d0e9326d7ae0196ceb}{00051}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__Base__InitTypeDef_a4b29303489c983d0e9326d7ae0196ceb}{CounterMode}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00054}\mbox{\hyperlink{structTIM__Base__InitTypeDef_a49500eef6a2354eeee4adc005bf9cef6}{00054}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__Base__InitTypeDef_a49500eef6a2354eeee4adc005bf9cef6}{Period}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00058}\mbox{\hyperlink{structTIM__Base__InitTypeDef_a8f20e02ae2774e1523942604315b8e13}{00058}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__Base__InitTypeDef_a8f20e02ae2774e1523942604315b8e13}{ClockDivision}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00061}\mbox{\hyperlink{structTIM__Base__InitTypeDef_a3c2ea8434bbce30aa191a816e27f9c1f}{00061}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__Base__InitTypeDef_a3c2ea8434bbce30aa191a816e27f9c1f}{RepetitionCounter}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00072}\mbox{\hyperlink{structTIM__Base__InitTypeDef_a24796ba26d572a0993cb065a02865723}{00072}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__Base__InitTypeDef_a24796ba26d572a0993cb065a02865723}{AutoReloadPreload}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00074}00074\ \}\ \mbox{\hyperlink{structTIM__Base__InitTypeDef}{TIM\_Base\_InitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00075}00075\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00079}\mbox{\hyperlink{structTIM__OC__InitTypeDef}{00079}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00080}00080\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00081}\mbox{\hyperlink{structTIM__OC__InitTypeDef_add4ac9143086c89effbede5c54e958bf}{00081}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__OC__InitTypeDef_add4ac9143086c89effbede5c54e958bf}{OCMode}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00084}\mbox{\hyperlink{structTIM__OC__InitTypeDef_a5251c3bce4ca5baf013bc0ace0865a4c}{00084}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__OC__InitTypeDef_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00087}\mbox{\hyperlink{structTIM__OC__InitTypeDef_a781c7dae9dec8b6c974b1bdf591b77e7}{00087}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__OC__InitTypeDef_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00090}\mbox{\hyperlink{structTIM__OC__InitTypeDef_a978da9dd7cda80eb5fe8d04828b9bbcc}{00090}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__OC__InitTypeDef_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00094}\mbox{\hyperlink{structTIM__OC__InitTypeDef_aadc3d763f52920adcd0150ffbad1043a}{00094}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__OC__InitTypeDef_aadc3d763f52920adcd0150ffbad1043a}{OCFastMode}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00099}\mbox{\hyperlink{structTIM__OC__InitTypeDef_a57bb589da3cf2b39b727fe4a3d334ab3}{00099}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__OC__InitTypeDef_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00103}\mbox{\hyperlink{structTIM__OC__InitTypeDef_a78d21970d78c1e3e328692743406ba25}{00103}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__OC__InitTypeDef_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00106}00106\ \}\ \mbox{\hyperlink{structTIM__OC__InitTypeDef}{TIM\_OC\_InitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00107}00107\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00111}\mbox{\hyperlink{structTIM__OnePulse__InitTypeDef}{00111}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00112}00112\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00113}\mbox{\hyperlink{structTIM__OnePulse__InitTypeDef_add4ac9143086c89effbede5c54e958bf}{00113}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__OnePulse__InitTypeDef_add4ac9143086c89effbede5c54e958bf}{OCMode}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00116}\mbox{\hyperlink{structTIM__OnePulse__InitTypeDef_a5251c3bce4ca5baf013bc0ace0865a4c}{00116}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__OnePulse__InitTypeDef_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00119}\mbox{\hyperlink{structTIM__OnePulse__InitTypeDef_a781c7dae9dec8b6c974b1bdf591b77e7}{00119}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__OnePulse__InitTypeDef_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00122}\mbox{\hyperlink{structTIM__OnePulse__InitTypeDef_a978da9dd7cda80eb5fe8d04828b9bbcc}{00122}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__OnePulse__InitTypeDef_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00126}\mbox{\hyperlink{structTIM__OnePulse__InitTypeDef_a57bb589da3cf2b39b727fe4a3d334ab3}{00126}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__OnePulse__InitTypeDef_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdleState}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00130}\mbox{\hyperlink{structTIM__OnePulse__InitTypeDef_a78d21970d78c1e3e328692743406ba25}{00130}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__OnePulse__InitTypeDef_a78d21970d78c1e3e328692743406ba25}{OCNIdleState}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00134}\mbox{\hyperlink{structTIM__OnePulse__InitTypeDef_a6c0364c24e89f17849b0109236112fba}{00134}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__OnePulse__InitTypeDef_a6c0364c24e89f17849b0109236112fba}{ICPolarity}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00137}\mbox{\hyperlink{structTIM__OnePulse__InitTypeDef_a280cec08ad0ea4608ae57523775cc1c0}{00137}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__OnePulse__InitTypeDef_a280cec08ad0ea4608ae57523775cc1c0}{ICSelection}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00140}\mbox{\hyperlink{structTIM__OnePulse__InitTypeDef_ab621c1517d5345834fcc71eea97156bf}{00140}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__OnePulse__InitTypeDef_ab621c1517d5345834fcc71eea97156bf}{ICFilter}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00142}00142\ \}\ \mbox{\hyperlink{structTIM__OnePulse__InitTypeDef}{TIM\_OnePulse\_InitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00143}00143\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00147}\mbox{\hyperlink{structTIM__IC__InitTypeDef}{00147}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00148}00148\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00149}\mbox{\hyperlink{structTIM__IC__InitTypeDef_a6c0364c24e89f17849b0109236112fba}{00149}}\ \ \ uint32\_t\ \ \mbox{\hyperlink{structTIM__IC__InitTypeDef_a6c0364c24e89f17849b0109236112fba}{ICPolarity}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00152}\mbox{\hyperlink{structTIM__IC__InitTypeDef_a280cec08ad0ea4608ae57523775cc1c0}{00152}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__IC__InitTypeDef_a280cec08ad0ea4608ae57523775cc1c0}{ICSelection}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00155}\mbox{\hyperlink{structTIM__IC__InitTypeDef_adc795cd98eeaa7725743856652cd2b4a}{00155}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__IC__InitTypeDef_adc795cd98eeaa7725743856652cd2b4a}{ICPrescaler}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00158}\mbox{\hyperlink{structTIM__IC__InitTypeDef_ab621c1517d5345834fcc71eea97156bf}{00158}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__IC__InitTypeDef_ab621c1517d5345834fcc71eea97156bf}{ICFilter}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00160}00160\ \}\ \mbox{\hyperlink{structTIM__IC__InitTypeDef}{TIM\_IC\_InitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00161}00161\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00165}\mbox{\hyperlink{structTIM__Encoder__InitTypeDef}{00165}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00166}00166\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00167}\mbox{\hyperlink{structTIM__Encoder__InitTypeDef_ab451cb61e197d30ca8d3ce1c820ae1a4}{00167}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__Encoder__InitTypeDef_ab451cb61e197d30ca8d3ce1c820ae1a4}{EncoderMode}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00170}\mbox{\hyperlink{structTIM__Encoder__InitTypeDef_ac1191c7421a3ca4c53ec7875870812e5}{00170}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__Encoder__InitTypeDef_ac1191c7421a3ca4c53ec7875870812e5}{IC1Polarity}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00173}\mbox{\hyperlink{structTIM__Encoder__InitTypeDef_ae0c7ebe03057c1dd939555d1d924afd1}{00173}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__Encoder__InitTypeDef_ae0c7ebe03057c1dd939555d1d924afd1}{IC1Selection}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00176}\mbox{\hyperlink{structTIM__Encoder__InitTypeDef_aa913a8df0a4c97fefa87ff760fae10cb}{00176}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__Encoder__InitTypeDef_aa913a8df0a4c97fefa87ff760fae10cb}{IC1Prescaler}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00179}\mbox{\hyperlink{structTIM__Encoder__InitTypeDef_a5efa2ad5085fe72fb0b5dc2e2fc61def}{00179}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__Encoder__InitTypeDef_a5efa2ad5085fe72fb0b5dc2e2fc61def}{IC1Filter}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00182}\mbox{\hyperlink{structTIM__Encoder__InitTypeDef_a67a8a854c58aedd9d37aa9f2ad4f49b4}{00182}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__Encoder__InitTypeDef_a67a8a854c58aedd9d37aa9f2ad4f49b4}{IC2Polarity}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00185}\mbox{\hyperlink{structTIM__Encoder__InitTypeDef_af5b15660e7593a0fa62ee00059b3a9f4}{00185}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__Encoder__InitTypeDef_af5b15660e7593a0fa62ee00059b3a9f4}{IC2Selection}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00188}\mbox{\hyperlink{structTIM__Encoder__InitTypeDef_a0ce08ea64b9e8986336acf65fbfc1976}{00188}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__Encoder__InitTypeDef_a0ce08ea64b9e8986336acf65fbfc1976}{IC2Prescaler}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00191}\mbox{\hyperlink{structTIM__Encoder__InitTypeDef_ab64eaec6065c8729c961721901f6a8d7}{00191}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__Encoder__InitTypeDef_ab64eaec6065c8729c961721901f6a8d7}{IC2Filter}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00193}00193\ \}\ \mbox{\hyperlink{structTIM__Encoder__InitTypeDef}{TIM\_Encoder\_InitTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00194}00194\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00198}\mbox{\hyperlink{structTIM__ClockConfigTypeDef}{00198}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00199}00199\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00200}\mbox{\hyperlink{structTIM__ClockConfigTypeDef_afe27815154e535b96e8fa1b4d2fdd596}{00200}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__ClockConfigTypeDef_afe27815154e535b96e8fa1b4d2fdd596}{ClockSource}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00202}\mbox{\hyperlink{structTIM__ClockConfigTypeDef_a765acd064e3a8fb99ec74ae5109fc5ec}{00202}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__ClockConfigTypeDef_a765acd064e3a8fb99ec74ae5109fc5ec}{ClockPolarity}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00204}\mbox{\hyperlink{structTIM__ClockConfigTypeDef_ab791f8fac403d508e1c53b6f27cf1f24}{00204}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__ClockConfigTypeDef_ab791f8fac403d508e1c53b6f27cf1f24}{ClockPrescaler}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00206}\mbox{\hyperlink{structTIM__ClockConfigTypeDef_aed791f661f8bca36911e905631bebfa5}{00206}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__ClockConfigTypeDef_aed791f661f8bca36911e905631bebfa5}{ClockFilter}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00208}00208\ \}\ \mbox{\hyperlink{structTIM__ClockConfigTypeDef}{TIM\_ClockConfigTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00209}00209\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00213}\mbox{\hyperlink{structTIM__ClearInputConfigTypeDef}{00213}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00214}00214\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00215}\mbox{\hyperlink{structTIM__ClearInputConfigTypeDef_ae375822fd9a07ebafaf13fc47db211db}{00215}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__ClearInputConfigTypeDef_ae375822fd9a07ebafaf13fc47db211db}{ClearInputState}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00217}\mbox{\hyperlink{structTIM__ClearInputConfigTypeDef_a53908db365bf0aa50a9217dcee98b61c}{00217}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__ClearInputConfigTypeDef_a53908db365bf0aa50a9217dcee98b61c}{ClearInputSource}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00219}\mbox{\hyperlink{structTIM__ClearInputConfigTypeDef_a952f89c595fc06fe7e0ad41f8992fda2}{00219}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__ClearInputConfigTypeDef_a952f89c595fc06fe7e0ad41f8992fda2}{ClearInputPolarity}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00221}\mbox{\hyperlink{structTIM__ClearInputConfigTypeDef_a177e485feed1a56dbb578aa11f758c79}{00221}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__ClearInputConfigTypeDef_a177e485feed1a56dbb578aa11f758c79}{ClearInputPrescaler}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00224}\mbox{\hyperlink{structTIM__ClearInputConfigTypeDef_a79dfd4545a2fa8ca202bf0e80374db66}{00224}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__ClearInputConfigTypeDef_a79dfd4545a2fa8ca202bf0e80374db66}{ClearInputFilter}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00226}00226\ \}\ \mbox{\hyperlink{structTIM__ClearInputConfigTypeDef}{TIM\_ClearInputConfigTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00227}00227\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00233}\mbox{\hyperlink{structTIM__MasterConfigTypeDef}{00233}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00234}00234\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00235}\mbox{\hyperlink{structTIM__MasterConfigTypeDef_aafb70c2c7a9a93a3dad59a350df2b00f}{00235}}\ \ \ uint32\_t\ \ \mbox{\hyperlink{structTIM__MasterConfigTypeDef_aafb70c2c7a9a93a3dad59a350df2b00f}{MasterOutputTrigger}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00237}\mbox{\hyperlink{structTIM__MasterConfigTypeDef_a77efb471135bc618157fa16dac2ac502}{00237}}\ \ \ uint32\_t\ \ \mbox{\hyperlink{structTIM__MasterConfigTypeDef_a77efb471135bc618157fa16dac2ac502}{MasterOutputTrigger2}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00239}\mbox{\hyperlink{structTIM__MasterConfigTypeDef_aa17903ecbee15ce7a6d51de5e9602d3f}{00239}}\ \ \ uint32\_t\ \ \mbox{\hyperlink{structTIM__MasterConfigTypeDef_aa17903ecbee15ce7a6d51de5e9602d3f}{MasterSlaveMode}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00246}00246\ \}\ \mbox{\hyperlink{structTIM__MasterConfigTypeDef}{TIM\_MasterConfigTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00247}00247\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00251}\mbox{\hyperlink{structTIM__SlaveConfigTypeDef}{00251}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00252}00252\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00253}\mbox{\hyperlink{structTIM__SlaveConfigTypeDef_aa2b0001c7fceb00968ca503040874b4a}{00253}}\ \ \ uint32\_t\ \ \mbox{\hyperlink{structTIM__SlaveConfigTypeDef_aa2b0001c7fceb00968ca503040874b4a}{SlaveMode}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00255}\mbox{\hyperlink{structTIM__SlaveConfigTypeDef_a11eb45de70bcf3e3111a2d39bfc77074}{00255}}\ \ \ uint32\_t\ \ \mbox{\hyperlink{structTIM__SlaveConfigTypeDef_a11eb45de70bcf3e3111a2d39bfc77074}{InputTrigger}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00257}\mbox{\hyperlink{structTIM__SlaveConfigTypeDef_afd12184c6e590581c775504a2e6c048c}{00257}}\ \ \ uint32\_t\ \ \mbox{\hyperlink{structTIM__SlaveConfigTypeDef_afd12184c6e590581c775504a2e6c048c}{TriggerPolarity}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00259}\mbox{\hyperlink{structTIM__SlaveConfigTypeDef_aa2906798e3808ed40ac203a741512b55}{00259}}\ \ \ uint32\_t\ \ \mbox{\hyperlink{structTIM__SlaveConfigTypeDef_aa2906798e3808ed40ac203a741512b55}{TriggerPrescaler}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00261}\mbox{\hyperlink{structTIM__SlaveConfigTypeDef_aef9e224ccafea4bfdd64193ea84feaf3}{00261}}\ \ \ uint32\_t\ \ \mbox{\hyperlink{structTIM__SlaveConfigTypeDef_aef9e224ccafea4bfdd64193ea84feaf3}{TriggerFilter}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00264}00264\ \}\ \mbox{\hyperlink{structTIM__SlaveConfigTypeDef}{TIM\_SlaveConfigTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00265}00265\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00271}\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef}{00271}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00272}00272\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00273}\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_af45695121f3b3fe1ab24e8fbdb56d781}{00273}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_af45695121f3b3fe1ab24e8fbdb56d781}{OffStateRunMode}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00275}\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a24f5a355f44432458801392e40a80faa}{00275}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a24f5a355f44432458801392e40a80faa}{OffStateIDLEMode}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00277}\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a5fb4b2ca5382b21df284a2d0ce75d32c}{00277}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a5fb4b2ca5382b21df284a2d0ce75d32c}{LockLevel}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00279}\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a5a08cf07668e90bc708f8cccf709f2b4}{00279}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a5a08cf07668e90bc708f8cccf709f2b4}{DeadTime}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00281}\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a2a1604bd7f46bd571a2507c5f873474f}{00281}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a2a1604bd7f46bd571a2507c5f873474f}{BreakState}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00283}\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a9ac85dcd5135063196b8954d9b779aa7}{00283}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a9ac85dcd5135063196b8954d9b779aa7}{BreakPolarity}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00285}\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a9832cc0d752f1106cd4fc5a2f0e510c0}{00285}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a9832cc0d752f1106cd4fc5a2f0e510c0}{BreakFilter}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00287}\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a7749ed4e40d6ae410f7dead1f068d302}{00287}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a7749ed4e40d6ae410f7dead1f068d302}{BreakAFMode}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00289}\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_af7a86a8196eec5ef1eb19b215a1cd0ac}{00289}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_af7a86a8196eec5ef1eb19b215a1cd0ac}{Break2State}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00291}\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_ab6c707aba3ac6f861611a3c2a5915b40}{00291}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_ab6c707aba3ac6f861611a3c2a5915b40}{Break2Polarity}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00293}\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a6c7bdf2bf348b43c789dfa31153b6df2}{00293}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a6c7bdf2bf348b43c789dfa31153b6df2}{Break2Filter}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00295}\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a91bdf51958fab8eb0f6ec2e538646c53}{00295}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a91bdf51958fab8eb0f6ec2e538646c53}{Break2AFMode}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00297}\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a811ab6cfce79a2aadab7fc040413c037}{00297}}\ \ \ uint32\_t\ \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef_a811ab6cfce79a2aadab7fc040413c037}{AutomaticOutput}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00299}00299\ \}\ \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef}{TIM\_BreakDeadTimeConfigTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00300}00300\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00304}\mbox{\hyperlink{group__TIM__Exported__Types_gae0994cf5970e56ca4903e9151f40010c}{00304}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00305}00305\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00306}\mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{00306}}\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\_TIM\_STATE\_RESET}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00307}\mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{00307}}\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\_TIM\_STATE\_READY}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00308}\mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{00308}}\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\_TIM\_STATE\_BUSY}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00309}\mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca03e3339df71a74ac37820f72c2989371}{00309}}\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca03e3339df71a74ac37820f72c2989371}{HAL\_TIM\_STATE\_TIMEOUT}}\ \ \ \ \ \ \ \ \ \ \ =\ 0x03U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00310}00310\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca318cceb243cb9ca9e01833913e4f90ea}{HAL\_TIM\_STATE\_ERROR}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x04U\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00311}\mbox{\hyperlink{group__TIM__Exported__Types_ggae0994cf5970e56ca4903e9151f40010ca318cceb243cb9ca9e01833913e4f90ea}{00311}}\ \}\ \mbox{\hyperlink{group__TIM__Exported__Types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00312}00312\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00316}\mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{00316}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00317}00317\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00318}\mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{00318}}\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a430f7e41a278868bc1a7c5de6a08dc94}{HAL\_TIM\_CHANNEL\_STATE\_RESET}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00319}\mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{00319}}\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34a38f4c5665247f7c997d0b200ed7ccc0e}{HAL\_TIM\_CHANNEL\_STATE\_READY}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00320}\mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{00320}}\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_gga1a70fcbe9952e18af5c890e216a15f34ad5dca7086716ee2cde9aaccaefd838ff}{HAL\_TIM\_CHANNEL\_STATE\_BUSY}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00321}00321\ \}\ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00322}00322\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00326}\mbox{\hyperlink{group__TIM__Exported__Types_ga9b87df539778a60ea940a9d5ba793f7c}{00326}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00327}00327\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00328}\mbox{\hyperlink{group__TIM__Exported__Types_gga9b87df539778a60ea940a9d5ba793f7ca98c26cb59bb0c07b7f020d7ff8678bb8}{00328}}\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_gga9b87df539778a60ea940a9d5ba793f7ca98c26cb59bb0c07b7f020d7ff8678bb8}{HAL\_DMA\_BURST\_STATE\_RESET}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00329}\mbox{\hyperlink{group__TIM__Exported__Types_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952}{00329}}\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_gga9b87df539778a60ea940a9d5ba793f7ca44e8b59c22cd2b17d449b120e03e4952}{HAL\_DMA\_BURST\_STATE\_READY}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00330}\mbox{\hyperlink{group__TIM__Exported__Types_gga9b87df539778a60ea940a9d5ba793f7ca2de45462aabea1ed8b0d249441404e82}{00330}}\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_gga9b87df539778a60ea940a9d5ba793f7ca2de45462aabea1ed8b0d249441404e82}{HAL\_DMA\_BURST\_STATE\_BUSY}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00331}00331\ \}\ \mbox{\hyperlink{group__TIM__Exported__Types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\_TIM\_DMABurstStateTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00332}00332\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00336}\mbox{\hyperlink{group__TIM__Exported__Types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{00336}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00337}00337\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00338}\mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{00338}}\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{HAL\_TIM\_ACTIVE\_CHANNEL\_1}}\ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00339}\mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{00339}}\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{HAL\_TIM\_ACTIVE\_CHANNEL\_2}}\ \ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00340}\mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{00340}}\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{HAL\_TIM\_ACTIVE\_CHANNEL\_3}}\ \ \ \ \ \ \ \ =\ 0x04U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00341}\mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{00341}}\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{HAL\_TIM\_ACTIVE\_CHANNEL\_4}}\ \ \ \ \ \ \ \ =\ 0x08U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00342}\mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a50b9b4be055407e9f566d8da0a7e07cc}{00342}}\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a50b9b4be055407e9f566d8da0a7e07cc}{HAL\_TIM\_ACTIVE\_CHANNEL\_5}}\ \ \ \ \ \ \ \ =\ 0x10U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00343}\mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a368a574b486286c87f763957a0ef9d93}{00343}}\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a368a574b486286c87f763957a0ef9d93}{HAL\_TIM\_ACTIVE\_CHANNEL\_6}}\ \ \ \ \ \ \ \ =\ 0x20U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00344}00344\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED}}\ \ =\ 0x00U\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00345}\mbox{\hyperlink{group__TIM__Exported__Types_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{00345}}\ \}\ \mbox{\hyperlink{group__TIM__Exported__Types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00346}00346\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00350}00350\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00351}00351\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00352}00352\ \#else}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00353}\mbox{\hyperlink{structTIM__HandleTypeDef}{00353}}\ typedef\ struct}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00354}00354\ \#endif\ \textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00355}00355\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00356}\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{00356}}\ \ \ \mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\mbox{\hyperlink{structTIM__HandleTypeDef_a4076faade36875a6a05767135bb70b86}{Instance}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00357}\mbox{\hyperlink{structTIM__HandleTypeDef_a21046dd4833b51c8e3f5c82ea134d03c}{00357}}\ \ \ \mbox{\hyperlink{structTIM__Base__InitTypeDef}{TIM\_Base\_InitTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{structTIM__HandleTypeDef_a21046dd4833b51c8e3f5c82ea134d03c}{Init}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00358}\mbox{\hyperlink{structTIM__HandleTypeDef_a57eac61d1d06cad73bdd26dabe961753}{00358}}\ \ \ \mbox{\hyperlink{group__TIM__Exported__Types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{structTIM__HandleTypeDef_a57eac61d1d06cad73bdd26dabe961753}{Channel}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00359}\mbox{\hyperlink{structTIM__HandleTypeDef_ac129fca4918fc510a515d89370aa9006}{00359}}\ \ \ \mbox{\hyperlink{struct____DMA__HandleTypeDef}{DMA\_HandleTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *hdma[7];\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00361}\mbox{\hyperlink{structTIM__HandleTypeDef_ad4cf225029dbefe8d3fe660c33b8bb6b}{00361}}\ \ \ \mbox{\hyperlink{stm32wlxx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{structTIM__HandleTypeDef_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00362}\mbox{\hyperlink{structTIM__HandleTypeDef_ad4c7388b23a70d7a1a257d6c94df29f3}{00362}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \mbox{\hyperlink{group__TIM__Exported__Types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{structTIM__HandleTypeDef_ad4c7388b23a70d7a1a257d6c94df29f3}{State}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00363}\mbox{\hyperlink{structTIM__HandleTypeDef_a69604c9883d863bc756d419905248d17}{00363}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ \ \ ChannelState[6];\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00364}\mbox{\hyperlink{structTIM__HandleTypeDef_a2d1fe96f7ffe53fe7a958dbccc125beb}{00364}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ \ \ ChannelNState[4];\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00365}\mbox{\hyperlink{structTIM__HandleTypeDef_af9f37bc98fa1295cc65af8fbd2aab848}{00365}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \mbox{\hyperlink{group__TIM__Exported__Types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\_TIM\_DMABurstStateTypeDef}}\ \ \mbox{\hyperlink{structTIM__HandleTypeDef_af9f37bc98fa1295cc65af8fbd2aab848}{DMABurstState}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00367}00367\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00368}00368\ \ \ void\ (*\ Base\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00369}00369\ \ \ void\ (*\ Base\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00370}00370\ \ \ void\ (*\ IC\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00371}00371\ \ \ void\ (*\ IC\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00372}00372\ \ \ void\ (*\ OC\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00373}00373\ \ \ void\ (*\ OC\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00374}00374\ \ \ void\ (*\ PWM\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00375}00375\ \ \ void\ (*\ PWM\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00376}00376\ \ \ void\ (*\ OnePulse\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00377}00377\ \ \ void\ (*\ OnePulse\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00378}00378\ \ \ void\ (*\ Encoder\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00379}00379\ \ \ void\ (*\ Encoder\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00380}00380\ \ \ void\ (*\ HallSensor\_MspInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00381}00381\ \ \ void\ (*\ HallSensor\_MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00382}00382\ \ \ void\ (*\ PeriodElapsedCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00383}00383\ \ \ void\ (*\ PeriodElapsedHalfCpltCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00384}00384\ \ \ void\ (*\ TriggerCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00385}00385\ \ \ void\ (*\ TriggerHalfCpltCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00386}00386\ \ \ void\ (*\ IC\_CaptureCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00387}00387\ \ \ void\ (*\ IC\_CaptureHalfCpltCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00388}00388\ \ \ void\ (*\ OC\_DelayElapsedCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00389}00389\ \ \ void\ (*\ PWM\_PulseFinishedCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00390}00390\ \ \ void\ (*\ PWM\_PulseFinishedHalfCpltCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00391}00391\ \ \ void\ (*\ ErrorCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00392}00392\ \ \ void\ (*\ CommutationCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00393}00393\ \ \ void\ (*\ CommutationHalfCpltCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00394}00394\ \ \ void\ (*\ BreakCallback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00395}00395\ \ \ void\ (*\ Break2Callback)(\textcolor{keyword}{struct\ }\_\_TIM\_HandleTypeDef\ *htim);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00396}00396\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00397}00397\ \}\ \mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00398}00398\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00399}00399\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00403}00403\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00404}00404\ \{}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00405}00405\ \ \ HAL\_TIM\_BASE\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00406}00406\ \ \ ,\ HAL\_TIM\_BASE\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ =\ 0x01U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00407}00407\ \ \ ,\ HAL\_TIM\_IC\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00408}00408\ \ \ ,\ HAL\_TIM\_IC\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ =\ 0x03U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00409}00409\ \ \ ,\ HAL\_TIM\_OC\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x04U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00410}00410\ \ \ ,\ HAL\_TIM\_OC\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ =\ 0x05U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00411}00411\ \ \ ,\ HAL\_TIM\_PWM\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x06U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00412}00412\ \ \ ,\ HAL\_TIM\_PWM\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ =\ 0x07U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00413}00413\ \ \ ,\ HAL\_TIM\_ONE\_PULSE\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ =\ 0x08U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00414}00414\ \ \ ,\ HAL\_TIM\_ONE\_PULSE\_MSPDEINIT\_CB\_ID\ \ \ \ \ =\ 0x09U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00415}00415\ \ \ ,\ HAL\_TIM\_ENCODER\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ =\ 0x0AU\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00416}00416\ \ \ ,\ HAL\_TIM\_ENCODER\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ =\ 0x0BU\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00417}00417\ \ \ ,\ HAL\_TIM\_HALL\_SENSOR\_MSPINIT\_CB\_ID\ \ \ \ \ =\ 0x0CU\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00418}00418\ \ \ ,\ HAL\_TIM\_HALL\_SENSOR\_MSPDEINIT\_CB\_ID\ \ \ =\ 0x0DU\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00419}00419\ \ \ ,\ HAL\_TIM\_PERIOD\_ELAPSED\_CB\_ID\ \ \ \ \ \ \ \ \ \ =\ 0x0EU\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00420}00420\ \ \ ,\ HAL\_TIM\_PERIOD\_ELAPSED\_HALF\_CB\_ID\ \ \ \ \ =\ 0x0FU\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00421}00421\ \ \ ,\ HAL\_TIM\_TRIGGER\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x10U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00422}00422\ \ \ ,\ HAL\_TIM\_TRIGGER\_HALF\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ =\ 0x11U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00424}00424\ \ \ ,\ HAL\_TIM\_IC\_CAPTURE\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x12U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00425}00425\ \ \ ,\ HAL\_TIM\_IC\_CAPTURE\_HALF\_CB\_ID\ \ \ \ \ \ \ \ \ =\ 0x13U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00426}00426\ \ \ ,\ HAL\_TIM\_OC\_DELAY\_ELAPSED\_CB\_ID\ \ \ \ \ \ \ \ =\ 0x14U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00427}00427\ \ \ ,\ HAL\_TIM\_PWM\_PULSE\_FINISHED\_CB\_ID\ \ \ \ \ \ =\ 0x15U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00428}00428\ \ \ ,\ HAL\_TIM\_PWM\_PULSE\_FINISHED\_HALF\_CB\_ID\ =\ 0x16U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00429}00429\ \ \ ,\ HAL\_TIM\_ERROR\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x17U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00430}00430\ \ \ ,\ HAL\_TIM\_COMMUTATION\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x18U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00431}00431\ \ \ ,\ HAL\_TIM\_COMMUTATION\_HALF\_CB\_ID\ \ \ \ \ \ \ \ =\ 0x19U\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00432}00432\ \ \ ,\ HAL\_TIM\_BREAK\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x1AU\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00433}00433\ \ \ ,\ HAL\_TIM\_BREAK2\_CB\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x1BU\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00434}00434\ \}\ HAL\_TIM\_CallbackIDTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00435}00435\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00439}00439\ \textcolor{keyword}{typedef}\ \ void\ (*pTIM\_CallbackTypeDef)(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);\ \ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00441}00441\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00442}00442\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00446}00446\ \textcolor{comment}{/*\ End\ of\ exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00447}00447\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00448}00448\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00456}\mbox{\hyperlink{group__TIM__ClearInput__Source_ga48c5312aecd377fab00d62e9b4169e9e}{00456}}\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00457}\mbox{\hyperlink{group__TIM__ClearInput__Source_gaa28a8cf1db85cf6c845c6c1f02ba5c8e}{00457}}\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTSOURCE\_ETR\ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00458}\mbox{\hyperlink{group__TIM__ClearInput__Source_ga410b1d2f92589c595db4ca0f3bdabbd7}{00458}}\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTSOURCE\_COMP1\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_0\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00459}\mbox{\hyperlink{group__TIM__ClearInput__Source_gadd9d0b211175de8477198028fdd46f4e}{00459}}\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTSOURCE\_COMP2\ \ \ \ \ \ \ \ \ \ TIM1\_AF1\_ETRSEL\_1\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00467}\mbox{\hyperlink{group__TIM__DMA__Base__address_ga97bbe74e5ae8680c020a6b0f760d8909}{00467}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00468}\mbox{\hyperlink{group__TIM__DMA__Base__address_ga53d60ce92015bb60d608e60c45b1fdda}{00468}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00469}\mbox{\hyperlink{group__TIM__DMA__Base__address_ga184ad86a4c6d48263f57d3e7106675c4}{00469}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_SMCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00470}\mbox{\hyperlink{group__TIM__DMA__Base__address_ga137d2e3858ae68333646fea6e04503da}{00470}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_DIER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000003U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00471}\mbox{\hyperlink{group__TIM__DMA__Base__address_gaf0da2213e3e7b6aaaa9b738ec85abc02}{00471}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00472}\mbox{\hyperlink{group__TIM__DMA__Base__address_gaff6d230aafb918047d62e877d21b3bdc}{00472}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_EGR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000005U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00473}\mbox{\hyperlink{group__TIM__DMA__Base__address_gac94d74bf77d5ce139c7fa6e0b8c2da44}{00473}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCMR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000006U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00474}\mbox{\hyperlink{group__TIM__DMA__Base__address_ga94f3dcf13674f397fee0ef816ad973cf}{00474}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCMR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000007U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00475}\mbox{\hyperlink{group__TIM__DMA__Base__address_ga64cb24a6d9d96d950be64586923c7447}{00475}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00476}\mbox{\hyperlink{group__TIM__DMA__Base__address_gae711483dbf4f0eafb2505b8f823c4724}{00476}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000009U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00477}\mbox{\hyperlink{group__TIM__DMA__Base__address_gae23315a3ef1af7dccfbbfada90355bd8}{00477}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000AU}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00478}\mbox{\hyperlink{group__TIM__DMA__Base__address_ga3e08cd689d59f76dd5ca958a0ffdfb3d}{00478}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_ARR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000BU}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00479}\mbox{\hyperlink{group__TIM__DMA__Base__address_gac26cff34f1d207798b946c01a40f5d89}{00479}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_RCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000CU}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00480}\mbox{\hyperlink{group__TIM__DMA__Base__address_ga2d1bc7e5ae83b91caa352276d15142dc}{00480}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000DU}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00481}\mbox{\hyperlink{group__TIM__DMA__Base__address_ga0c73e7e1fa212ab14a43ca49e9d8850e}{00481}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000EU}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00482}\mbox{\hyperlink{group__TIM__DMA__Base__address_gae3c259f405c78e31411c19195eac48bc}{00482}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000FU}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00483}\mbox{\hyperlink{group__TIM__DMA__Base__address_gaea24fd3f528163da065cbdce3c68ef23}{00483}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00484}\mbox{\hyperlink{group__TIM__DMA__Base__address_ga767eab033d485d32de80b46f70be3341}{00484}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_BDTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000011U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00485}\mbox{\hyperlink{group__TIM__DMA__Base__address_gab3e5aaf0cb815b4a2469d3046eca0201}{00485}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_DCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000012U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00486}\mbox{\hyperlink{group__TIM__DMA__Base__address_gafc79c60f0295d440ba3ed3bb3c73c739}{00486}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_DMAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000013U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00487}\mbox{\hyperlink{group__TIM__DMA__Base__address_ga96046bd85a7573e6b35ab6a0a96960fe}{00487}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_OR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000014U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00488}\mbox{\hyperlink{group__TIM__DMA__Base__address_ga48a6df471e6a42271b3c6ef7072204ea}{00488}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCMR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000015U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00489}\mbox{\hyperlink{group__TIM__DMA__Base__address_ga219e3fff69fa9b9d564fa4d604072be8}{00489}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000016U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00490}\mbox{\hyperlink{group__TIM__DMA__Base__address_ga8cf977b2548574072f45cfd7eca6b5c5}{00490}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_CCR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000017U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00491}\mbox{\hyperlink{group__TIM__DMA__Base__address_ga203f5cb753b686ef4ae0e58a26086175}{00491}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_AF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000018U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00492}\mbox{\hyperlink{group__TIM__DMA__Base__address_gac7a1dc358937809c88370309e1ba27a4}{00492}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABASE\_AF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000019U}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00500}\mbox{\hyperlink{group__TIM__Event__Source_ga6b9d1352735d2ddbafcaa31ae05cd1ee}{00500}}\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_UG\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00501}\mbox{\hyperlink{group__TIM__Event__Source_ga529eadf26cd17108dd95b9707a3d0f55}{00501}}\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC1G\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00502}\mbox{\hyperlink{group__TIM__Event__Source_ga12e3a98c601f4f288354ac2538050e6b}{00502}}\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC2G\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00503}\mbox{\hyperlink{group__TIM__Event__Source_ga1c2faf942ab525b44299ddd0a6d848e4}{00503}}\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC3G\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00504}\mbox{\hyperlink{group__TIM__Event__Source_ga157e43c99e6a1c0097b184cc842b5dfb}{00504}}\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC4G\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00505}\mbox{\hyperlink{group__TIM__Event__Source_ga5724ce4aaf842a2166edaaff1531c1d1}{00505}}\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_COMG\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00506}\mbox{\hyperlink{group__TIM__Event__Source_ga85573ed76442490db67e4b759fe6d901}{00506}}\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_TG\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00507}\mbox{\hyperlink{group__TIM__Event__Source_ga83d16368fe3172a98c41d7c414780a64}{00507}}\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_BREAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_BG\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00508}\mbox{\hyperlink{group__TIM__Event__Source_ga1fc597b9937cc1cbc09b0e4450ad55fc}{00508}}\ \textcolor{preprocessor}{\#define\ TIM\_EVENTSOURCE\_BREAK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_B2G\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00516}\mbox{\hyperlink{group__TIM__Input__Channel__Polarity_ga4f4cede88a4ad4b33e81f2567e9bb08f}{00516}}\ \textcolor{preprocessor}{\#define\ \ TIM\_INPUTCHANNELPOLARITY\_RISING\ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00517}\mbox{\hyperlink{group__TIM__Input__Channel__Polarity_ga07441a8c0a52234e30f471c23803450c}{00517}}\ \textcolor{preprocessor}{\#define\ \ TIM\_INPUTCHANNELPOLARITY\_FALLING\ \ \ \ \ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00518}\mbox{\hyperlink{group__TIM__Input__Channel__Polarity_gaab2598881d1f19158e77723c5d29d6ac}{00518}}\ \textcolor{preprocessor}{\#define\ \ TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE\ \ \ \ (TIM\_CCER\_CC1P\ |\ TIM\_CCER\_CC1NP)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00526}\mbox{\hyperlink{group__TIM__ETR__Polarity_ga42652ff688f0042659f8304ae08abfa6}{00526}}\ \textcolor{preprocessor}{\#define\ TIM\_ETRPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00527}\mbox{\hyperlink{group__TIM__ETR__Polarity_ga7fa7c43245b25564414b2e191d5d8b14}{00527}}\ \textcolor{preprocessor}{\#define\ TIM\_ETRPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00535}\mbox{\hyperlink{group__TIM__ETR__Prescaler_gabead5364c62645592e42545ba09ab88a}{00535}}\ \textcolor{preprocessor}{\#define\ TIM\_ETRPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00536}\mbox{\hyperlink{group__TIM__ETR__Prescaler_gaf7fe49f67bdb6b33b9b41953fee75680}{00536}}\ \textcolor{preprocessor}{\#define\ TIM\_ETRPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00537}\mbox{\hyperlink{group__TIM__ETR__Prescaler_gaa09da30c3cd28f1fe6b6f3f599a5212c}{00537}}\ \textcolor{preprocessor}{\#define\ TIM\_ETRPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00538}\mbox{\hyperlink{group__TIM__ETR__Prescaler_ga834e38200874cced108379b17a24d0b7}{00538}}\ \textcolor{preprocessor}{\#define\ TIM\_ETRPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00546}\mbox{\hyperlink{group__TIM__Counter__Mode_ga9eb9ab91119c2c76d4db453d599c0b7d}{00546}}\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00547}\mbox{\hyperlink{group__TIM__Counter__Mode_ga5f590fdd7c41df7180b870bb76ff691c}{00547}}\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_DOWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00548}\mbox{\hyperlink{group__TIM__Counter__Mode_ga26d8e5236c35d85c2abaa482b5ec6746}{00548}}\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_CENTERALIGNED1\ \ \ \ \ TIM\_CR1\_CMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00549}\mbox{\hyperlink{group__TIM__Counter__Mode_gae4517c68086ffa61a694576cec8fe634}{00549}}\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_CENTERALIGNED2\ \ \ \ \ TIM\_CR1\_CMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00550}\mbox{\hyperlink{group__TIM__Counter__Mode_gaf0c3edf6ea1ade3520ab4970e1fc6e92}{00550}}\ \textcolor{preprocessor}{\#define\ TIM\_COUNTERMODE\_CENTERALIGNED3\ \ \ \ \ TIM\_CR1\_CMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00558}\mbox{\hyperlink{group__TIM__Update__Interrupt__Flag__Remap_gaaeea7464e7ff856b77ed6c851b17e2e5}{00558}}\ \textcolor{preprocessor}{\#define\ TIM\_UIFREMAP\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00559}\mbox{\hyperlink{group__TIM__Update__Interrupt__Flag__Remap_gaac447513149e2f28e7cd66f1810cfa0b}{00559}}\ \textcolor{preprocessor}{\#define\ TIM\_UIFREMAP\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_UIFREMAP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00567}\mbox{\hyperlink{group__TIM__ClockDivision_ga309297ccd407a836ede6a42d4dc479c1}{00567}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKDIVISION\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00568}\mbox{\hyperlink{group__TIM__ClockDivision_gaf84a16da8edb80a3d8af91fbfc046181}{00568}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKDIVISION\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00569}\mbox{\hyperlink{group__TIM__ClockDivision_ga7cac7491610ffc135ea9ed54f769ddbc}{00569}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKDIVISION\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00577}\mbox{\hyperlink{group__TIM__Output__Compare__State_ga98fa585adffeb0d3654b47040576c6b7}{00577}}\ \textcolor{preprocessor}{\#define\ TIM\_OUTPUTSTATE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00578}\mbox{\hyperlink{group__TIM__Output__Compare__State_ga114555abc521311f689478a7e0a9ace9}{00578}}\ \textcolor{preprocessor}{\#define\ TIM\_OUTPUTSTATE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00586}\mbox{\hyperlink{group__TIM__AutoReloadPreload_ga4d0cf7e2800d0ab10f3f0ebfac11c9c7}{00586}}\ \textcolor{preprocessor}{\#define\ TIM\_AUTORELOAD\_PRELOAD\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00587}\mbox{\hyperlink{group__TIM__AutoReloadPreload_gaaa36f0c74b1d1ec83b0c105bfedfa309}{00587}}\ \textcolor{preprocessor}{\#define\ TIM\_AUTORELOAD\_PRELOAD\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_ARPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00596}\mbox{\hyperlink{group__TIM__Output__Fast__State_ga71429b63f2a6604171ccfd3a91ccf43a}{00596}}\ \textcolor{preprocessor}{\#define\ TIM\_OCFAST\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00597}\mbox{\hyperlink{group__TIM__Output__Fast__State_ga445a2c0633ac649e816cf7a16b716d61}{00597}}\ \textcolor{preprocessor}{\#define\ TIM\_OCFAST\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1FE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00605}\mbox{\hyperlink{group__TIM__Output__Compare__N__State_ga07bb7288fc4ed155301a3276908a23a0}{00605}}\ \textcolor{preprocessor}{\#define\ TIM\_OUTPUTNSTATE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00606}\mbox{\hyperlink{group__TIM__Output__Compare__N__State_ga3323d8c81a7f3940aa290d160dea3e0d}{00606}}\ \textcolor{preprocessor}{\#define\ TIM\_OUTPUTNSTATE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00614}\mbox{\hyperlink{group__TIM__Output__Compare__Polarity_ga5887380660b742f0045e9695914231b8}{00614}}\ \textcolor{preprocessor}{\#define\ TIM\_OCPOLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00615}\mbox{\hyperlink{group__TIM__Output__Compare__Polarity_ga1daff1574b0a2d17ccc9ae40a649ac37}{00615}}\ \textcolor{preprocessor}{\#define\ TIM\_OCPOLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00623}\mbox{\hyperlink{group__TIM__Output__Compare__N__Polarity_gad5dbeb61519e4fd55db3a4d136e96316}{00623}}\ \textcolor{preprocessor}{\#define\ TIM\_OCNPOLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00624}\mbox{\hyperlink{group__TIM__Output__Compare__N__Polarity_gadb44419c891a58e2cde11cc016f71a14}{00624}}\ \textcolor{preprocessor}{\#define\ TIM\_OCNPOLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00632}\mbox{\hyperlink{group__TIM__Output__Compare__Idle__State_gad251b83b0e33ddd0ed2fb35aa747ef78}{00632}}\ \textcolor{preprocessor}{\#define\ TIM\_OCIDLESTATE\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00633}\mbox{\hyperlink{group__TIM__Output__Compare__Idle__State_ga56505fe4142096454f1da97683ce8bc2}{00633}}\ \textcolor{preprocessor}{\#define\ TIM\_OCIDLESTATE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00641}\mbox{\hyperlink{group__TIM__Output__Compare__N__Idle__State_ga1f781774c71822b2502633dfc849c5ea}{00641}}\ \textcolor{preprocessor}{\#define\ TIM\_OCNIDLESTATE\_SET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00642}\mbox{\hyperlink{group__TIM__Output__Compare__N__Idle__State_ga7586655652e3c3f1cb4af1ed59d25901}{00642}}\ \textcolor{preprocessor}{\#define\ TIM\_OCNIDLESTATE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00650}\mbox{\hyperlink{group__TIM__Input__Capture__Polarity_gac79dd2a7ba97e5aac0bb9cbdc2d02ee1}{00650}}\ \textcolor{preprocessor}{\#define\ \ TIM\_ICPOLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_RISING\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00651}\mbox{\hyperlink{group__TIM__Input__Capture__Polarity_gaec0c00d0b749e8c18101cefcce7c32f6}{00651}}\ \textcolor{preprocessor}{\#define\ \ TIM\_ICPOLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_FALLING\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00652}\mbox{\hyperlink{group__TIM__Input__Capture__Polarity_ga7a340c94a7bd0fa4a915afa8788e0b71}{00652}}\ \textcolor{preprocessor}{\#define\ \ TIM\_ICPOLARITY\_BOTHEDGE\ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00660}\mbox{\hyperlink{group__TIM__Encoder__Input__Polarity_gac015dd6602fcaa8dec8208e773f5921c}{00660}}\ \textcolor{preprocessor}{\#define\ \ TIM\_ENCODERINPUTPOLARITY\_RISING\ \ \ TIM\_INPUTCHANNELPOLARITY\_RISING\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00661}\mbox{\hyperlink{group__TIM__Encoder__Input__Polarity_gaf0e5158977c8d2fab26ff6dcdbc84ae6}{00661}}\ \textcolor{preprocessor}{\#define\ \ TIM\_ENCODERINPUTPOLARITY\_FALLING\ \ TIM\_INPUTCHANNELPOLARITY\_FALLING\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00669}\mbox{\hyperlink{group__TIM__Input__Capture__Selection_gac3be2fd9c576e84e0ebcfc7b3c0773a3}{00669}}\ \textcolor{preprocessor}{\#define\ TIM\_ICSELECTION\_DIRECTTI\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC1S\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00670}\mbox{\hyperlink{group__TIM__Input__Capture__Selection_gab9754d4318abcd7fe725e3ee2e4496d4}{00670}}\ \textcolor{preprocessor}{\#define\ TIM\_ICSELECTION\_INDIRECTTI\ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC1S\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00671}\mbox{\hyperlink{group__TIM__Input__Capture__Selection_ga9e0191bbf1a82dd9150b9283c39276e7}{00671}}\ \textcolor{preprocessor}{\#define\ TIM\_ICSELECTION\_TRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC1S\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00679}\mbox{\hyperlink{group__TIM__Input__Capture__Prescaler_ga8acb44abe3147d883685c1f9f1ce410e}{00679}}\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00680}\mbox{\hyperlink{group__TIM__Input__Capture__Prescaler_ga1d8a7b66add914e2ddd910d2d700978f}{00680}}\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1PSC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00681}\mbox{\hyperlink{group__TIM__Input__Capture__Prescaler_gaf5a675046430fa0f0c95b0dac612828f}{00681}}\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1PSC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00682}\mbox{\hyperlink{group__TIM__Input__Capture__Prescaler_ga5086cb03c89a5c67b199d20b605f00cb}{00682}}\ \textcolor{preprocessor}{\#define\ TIM\_ICPSC\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00690}\mbox{\hyperlink{group__TIM__One__Pulse__Mode_gab0447b341024e86145c7ce0dc2931fc6}{00690}}\ \textcolor{preprocessor}{\#define\ TIM\_OPMODE\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_OPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00691}\mbox{\hyperlink{group__TIM__One__Pulse__Mode_ga14a7b6f95769c5b430f65189d9c7cfa3}{00691}}\ \textcolor{preprocessor}{\#define\ TIM\_OPMODE\_REPETITIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00699}\mbox{\hyperlink{group__TIM__Encoder__Mode_gaff047abefa78b0f0a7bbd0f648905d7d}{00699}}\ \textcolor{preprocessor}{\#define\ TIM\_ENCODERMODE\_TI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00700}\mbox{\hyperlink{group__TIM__Encoder__Mode_ga9166e985a35358cb3ed942c2a36e018d}{00700}}\ \textcolor{preprocessor}{\#define\ TIM\_ENCODERMODE\_TI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00701}\mbox{\hyperlink{group__TIM__Encoder__Mode_ga8046f1021dc578551fcff88891239e67}{00701}}\ \textcolor{preprocessor}{\#define\ TIM\_ENCODERMODE\_TI12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00709}\mbox{\hyperlink{group__TIM__Interrupt__definition_ga6a48ecf88cae0402ff084202bfdd4f8e}{00709}}\ \textcolor{preprocessor}{\#define\ TIM\_IT\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00710}\mbox{\hyperlink{group__TIM__Interrupt__definition_ga02267a938ab4722c5013fffa447cf5a6}{00710}}\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00711}\mbox{\hyperlink{group__TIM__Interrupt__definition_ga60f6b6c424b62ca58d3fafd8f5955e4f}{00711}}\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00712}\mbox{\hyperlink{group__TIM__Interrupt__definition_ga6aef020aebafd9e585283fbbaf8b841f}{00712}}\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00713}\mbox{\hyperlink{group__TIM__Interrupt__definition_ga1dce7f1bc32a258f2964cb7c05f413a6}{00713}}\ \textcolor{preprocessor}{\#define\ TIM\_IT\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00714}\mbox{\hyperlink{group__TIM__Interrupt__definition_gaeb7eff6c39922814e7ee47c0820c3d9f}{00714}}\ \textcolor{preprocessor}{\#define\ TIM\_IT\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00715}\mbox{\hyperlink{group__TIM__Interrupt__definition_ga2a577f2eee61f101cf551d86c4d73333}{00715}}\ \textcolor{preprocessor}{\#define\ TIM\_IT\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00716}\mbox{\hyperlink{group__TIM__Interrupt__definition_ga351a8f27975e0af87f4bb37a4feaa636}{00716}}\ \textcolor{preprocessor}{\#define\ TIM\_IT\_BREAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00724}\mbox{\hyperlink{group__TIM__Commutation__Source_gab2e11763b5e061a5b3056ac970f57ab1}{00724}}\ \textcolor{preprocessor}{\#define\ TIM\_COMMUTATION\_TRGI\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00725}\mbox{\hyperlink{group__TIM__Commutation__Source_ga9cd117a69cbca219c1cf29e74746a496}{00725}}\ \textcolor{preprocessor}{\#define\ TIM\_COMMUTATION\_SOFTWARE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00733}\mbox{\hyperlink{group__TIM__DMA__sources_ga45816ad15a4f533027eb202ac0b9aaf5}{00733}}\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00734}\mbox{\hyperlink{group__TIM__DMA__sources_ga33b93e8bb82fe8e167b9e9c962c54f83}{00734}}\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1DE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00735}\mbox{\hyperlink{group__TIM__DMA__sources_ga792f73196a8e7424655592097d7a3fd5}{00735}}\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2DE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00736}\mbox{\hyperlink{group__TIM__DMA__sources_ga3eb2dadbd3109bced45935fb53deeee1}{00736}}\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3DE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00737}\mbox{\hyperlink{group__TIM__DMA__sources_ga59495cf79894dfe5e5b2029863aed956}{00737}}\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4DE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00738}\mbox{\hyperlink{group__TIM__DMA__sources_gac5f4c56e944bda8ba0c23b97275020ba}{00738}}\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00739}\mbox{\hyperlink{group__TIM__DMA__sources_ga21912fd910242e0f63bf9b0953e41c63}{00739}}\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00747}\mbox{\hyperlink{group__TIM__CC__DMA__Request_ga76d609eb939a2594b34a3f1d86b71daa}{00747}}\ \textcolor{preprocessor}{\#define\ TIM\_CCDMAREQUEST\_CC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00748}\mbox{\hyperlink{group__TIM__CC__DMA__Request_ga02de77c6d6d3474c33235e82b4081bb5}{00748}}\ \textcolor{preprocessor}{\#define\ TIM\_CCDMAREQUEST\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00756}\mbox{\hyperlink{group__TIM__Flag__definition_gac45ce66cf33b4f324323fc3036917712}{00756}}\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00757}\mbox{\hyperlink{group__TIM__Flag__definition_gaa7eb8be054b9bd217a9abb1c8687cc55}{00757}}\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00758}\mbox{\hyperlink{group__TIM__Flag__definition_ga9cae242f1c51b31839ffc5bc007c82a7}{00758}}\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00759}\mbox{\hyperlink{group__TIM__Flag__definition_ga052c380f922219659810e4fceb574a7c}{00759}}\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00760}\mbox{\hyperlink{group__TIM__Flag__definition_gafd0dc57b56941f8b8250d66e289542db}{00760}}\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00761}\mbox{\hyperlink{group__TIM__Flag__definition_gab00cd0136baf5fc6a113a7395982ed81}{00761}}\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC5IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00762}\mbox{\hyperlink{group__TIM__Flag__definition_ga6ec646997baea79b25d49e2b793c03d0}{00762}}\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC6IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00763}\mbox{\hyperlink{group__TIM__Flag__definition_gad454d70205ce5bbf3b3c0e7e43d6df62}{00763}}\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_COM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00764}\mbox{\hyperlink{group__TIM__Flag__definition_gacacf94fcf8b5ee4287f2d5a56dce91b7}{00764}}\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00765}\mbox{\hyperlink{group__TIM__Flag__definition_ga01aedbe0676064a4d47dee474ddb863d}{00765}}\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_BREAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00766}\mbox{\hyperlink{group__TIM__Flag__definition_ga70cd9741ad1ec0358c8d4388a5082e1a}{00766}}\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_BREAK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_B2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00767}\mbox{\hyperlink{group__TIM__Flag__definition_gadea65e9637f032eee9d5693319d3ef62}{00767}}\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_SYSTEM\_BREAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_SBIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00768}\mbox{\hyperlink{group__TIM__Flag__definition_ga38dfb7d1ed00af77d70bc3be28500108}{00768}}\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00769}\mbox{\hyperlink{group__TIM__Flag__definition_ga4df0c71d3e695c214d49802942e04590}{00769}}\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00770}\mbox{\hyperlink{group__TIM__Flag__definition_gac81f24eaffdf83c2db9d2e6078a00919}{00770}}\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00771}\mbox{\hyperlink{group__TIM__Flag__definition_gafc8b04654766d98ba2c6fed601895a20}{00771}}\ \textcolor{preprocessor}{\#define\ TIM\_FLAG\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00779}\mbox{\hyperlink{group__TIM__Channel_ga6b1541e4a49d62610899e24bf23f4879}{00779}}\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00780}\mbox{\hyperlink{group__TIM__Channel_ga33e02d43345a7ac5886f01b39e4f7ccd}{00780}}\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00781}\mbox{\hyperlink{group__TIM__Channel_ga4ea100c1789b178f3cb46721b7257e2d}{00781}}\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00782}\mbox{\hyperlink{group__TIM__Channel_gad59ef74820ee8bf77fa1f8d589fde2ac}{00782}}\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000000CU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00783}\mbox{\hyperlink{group__TIM__Channel_gae7a7e7ef775b2cce4dc5da3821c0703f}{00783}}\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00784}\mbox{\hyperlink{group__TIM__Channel_gaf1042743f56a664b152ff0a03597807e}{00784}}\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000014U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00785}\mbox{\hyperlink{group__TIM__Channel_ga6abf8f9fc695b79d8781ca082dfb48bc}{00785}}\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000003CU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00793}\mbox{\hyperlink{group__TIM__Clock__Source_gab133f0839cf6a4e858457d48f057eea8}{00793}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ETRMODE2\ \ \ \ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00794}\mbox{\hyperlink{group__TIM__Clock__Source_ga9b398a201d8b6a4f200ebde86b1d8f3a}{00794}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_INTERNAL\ \ \ \ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00795}\mbox{\hyperlink{group__TIM__Clock__Source_ga3310aa84f2f322eb77538997c070e56a}{00795}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR0\ \ \ \ \ \ \ \ TIM\_TS\_ITR0\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00796}\mbox{\hyperlink{group__TIM__Clock__Source_gae2da814f8d86491e7c344bb8d0f62b96}{00796}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR1\ \ \ \ \ \ \ \ TIM\_TS\_ITR1\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00797}\mbox{\hyperlink{group__TIM__Clock__Source_gafb779719a41769b14303da4977f6a5f1}{00797}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR2\ \ \ \ \ \ \ \ TIM\_TS\_ITR2\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00798}\mbox{\hyperlink{group__TIM__Clock__Source_ga0cce2af04ad903ba683515c3772abb27}{00798}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ITR3\ \ \ \ \ \ \ \ TIM\_TS\_ITR3\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00799}\mbox{\hyperlink{group__TIM__Clock__Source_gad8c96337acf40356d82570cc4851ce2d}{00799}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_TI1ED\ \ \ \ \ \ \ TIM\_TS\_TI1F\_ED\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00800}\mbox{\hyperlink{group__TIM__Clock__Source_ga0a8708d4dab5cbd557a76efb362e13c0}{00800}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_TI1\ \ \ \ \ \ \ \ \ TIM\_TS\_TI1FP1\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00801}\mbox{\hyperlink{group__TIM__Clock__Source_ga7950cf616702dd38d8f1ab5091efc012}{00801}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_TI2\ \ \ \ \ \ \ \ \ TIM\_TS\_TI2FP2\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00802}\mbox{\hyperlink{group__TIM__Clock__Source_gaa7743af6f4b8869cad0375526c6145ce}{00802}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKSOURCE\_ETRMODE1\ \ \ \ TIM\_TS\_ETRF\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00810}\mbox{\hyperlink{group__TIM__Clock__Polarity_gae4eb585c466c2b5709ae3795204e7d3f}{00810}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00811}\mbox{\hyperlink{group__TIM__Clock__Polarity_gaca342866be2f9364274584688c733b60}{00811}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00812}\mbox{\hyperlink{group__TIM__Clock__Polarity_ga13cc7002cfa5ee42607e1a3d85f77b10}{00812}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_RISING\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00813}\mbox{\hyperlink{group__TIM__Clock__Polarity_ga9c17ca08b6179792f5ced4e607808c0a}{00813}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_FALLING\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00814}\mbox{\hyperlink{group__TIM__Clock__Polarity_ga89bf9a7962d09fb58ceae4d1e28e1c89}{00814}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPOLARITY\_BOTHEDGE\ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00822}\mbox{\hyperlink{group__TIM__Clock__Prescaler_ga3462b444a059f001c6df33f55c756313}{00822}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00823}\mbox{\hyperlink{group__TIM__Clock__Prescaler_gac6457751c882644727982fda1fd029a5}{00823}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00824}\mbox{\hyperlink{group__TIM__Clock__Prescaler_ga11ce3686a0ee934384d0e4651823883d}{00824}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00825}\mbox{\hyperlink{group__TIM__Clock__Prescaler_ga86f147be5654631b21aa391a001401d5}{00825}}\ \textcolor{preprocessor}{\#define\ TIM\_CLOCKPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00833}\mbox{\hyperlink{group__TIM__ClearInput__Polarity_ga02e0d10a2cf90016d1a8be1931c6c67e}{00833}}\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_INVERTED\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00834}\mbox{\hyperlink{group__TIM__ClearInput__Polarity_ga53e02f7692e6996389b462219572f2a9}{00834}}\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_NONINVERTED\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00842}\mbox{\hyperlink{group__TIM__ClearInput__Prescaler_gaf88d719dd5535b6b58275549c4512ec7}{00842}}\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00843}\mbox{\hyperlink{group__TIM__ClearInput__Prescaler_gae54b2f4ea04ef97f7c75755347edc8ba}{00843}}\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00844}\mbox{\hyperlink{group__TIM__ClearInput__Prescaler_gae3c3dea810bb9d83b532737f01a3213d}{00844}}\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00845}\mbox{\hyperlink{group__TIM__ClearInput__Prescaler_ga34bc6cb7ee8800cc48b1ee6c536859cc}{00845}}\ \textcolor{preprocessor}{\#define\ TIM\_CLEARINPUTPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00853}\mbox{\hyperlink{group__TIM__OSSR__Off__State__Selection__for__Run__mode__state_ga5d21918f173eca946748a1fbc177daa5}{00853}}\ \textcolor{preprocessor}{\#define\ TIM\_OSSR\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00854}\mbox{\hyperlink{group__TIM__OSSR__Off__State__Selection__for__Run__mode__state_gae11820b467ef6d74c90190c8cfce5e73}{00854}}\ \textcolor{preprocessor}{\#define\ TIM\_OSSR\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00862}\mbox{\hyperlink{group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state_gae5b5901b177cd054cd5503630892680f}{00862}}\ \textcolor{preprocessor}{\#define\ TIM\_OSSI\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00863}\mbox{\hyperlink{group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state_gab1a20c65a3d24ef770f8a2a14c24130b}{00863}}\ \textcolor{preprocessor}{\#define\ TIM\_OSSI\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00870}\mbox{\hyperlink{group__TIM__Lock__level_ga304aece56a9391a4d9b1016144d98fbd}{00870}}\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLEVEL\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00871}\mbox{\hyperlink{group__TIM__Lock__level_ga46dc7705788ba2ce5135c43b998ef4dd}{00871}}\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLEVEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00872}\mbox{\hyperlink{group__TIM__Lock__level_ga03a5ed2aded43ccfe7ab12a9dd53d251}{00872}}\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLEVEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00873}\mbox{\hyperlink{group__TIM__Lock__level_gaa1afed375c27151608e388fdf4a57a13}{00873}}\ \textcolor{preprocessor}{\#define\ TIM\_LOCKLEVEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00881}\mbox{\hyperlink{group__TIM__Break__Input__enable__disable_ga3f966247b03532b8d93f9bddc032d863}{00881}}\ \textcolor{preprocessor}{\#define\ TIM\_BREAK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00882}\mbox{\hyperlink{group__TIM__Break__Input__enable__disable_ga8b34ce60f3f08c4b0d924a6546939994}{00882}}\ \textcolor{preprocessor}{\#define\ TIM\_BREAK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00890}\mbox{\hyperlink{group__TIM__Break__Polarity_ga3e07cb0376c1bf561341dc8befb66208}{00890}}\ \textcolor{preprocessor}{\#define\ TIM\_BREAKPOLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00891}\mbox{\hyperlink{group__TIM__Break__Polarity_ga97c30f1134accd61e3e42ce37e472700}{00891}}\ \textcolor{preprocessor}{\#define\ TIM\_BREAKPOLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00899}\mbox{\hyperlink{group__TIM__Break__Input__AF__Mode_ga38ddb339ebe3079cc7ee44c33afc14b7}{00899}}\ \textcolor{preprocessor}{\#define\ TIM\_BREAK\_AFMODE\_INPUT\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00900}\mbox{\hyperlink{group__TIM__Break__Input__AF__Mode_gace2391ba8b50df65b00232f596c1b8ef}{00900}}\ \textcolor{preprocessor}{\#define\ TIM\_BREAK\_AFMODE\_BIDIRECTIONAL\ \ \ \ \ TIM\_BDTR\_BKBID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00908}\mbox{\hyperlink{group__TIM__Break2__Input__enable__disable_gac57b7f2a6a7dc5258e097f9ece77265b}{00908}}\ \textcolor{preprocessor}{\#define\ TIM\_BREAK2\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00909}\mbox{\hyperlink{group__TIM__Break2__Input__enable__disable_gafba1d741e2a78566f0bb15c435a63a4e}{00909}}\ \textcolor{preprocessor}{\#define\ TIM\_BREAK2\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2E\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00917}\mbox{\hyperlink{group__TIM__Break2__Polarity_gaf7996c33cc0bcaf750550358700008b2}{00917}}\ \textcolor{preprocessor}{\#define\ TIM\_BREAK2POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00918}\mbox{\hyperlink{group__TIM__Break2__Polarity_ga36a8e307c7c6c42ebf5f5d5d2fb259d4}{00918}}\ \textcolor{preprocessor}{\#define\ TIM\_BREAK2POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BK2P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00926}\mbox{\hyperlink{group__TIM__Break2__Input__AF__Mode_ga057b196f124a0e63103e7dd82cb9209d}{00926}}\ \textcolor{preprocessor}{\#define\ TIM\_BREAK2\_AFMODE\_INPUT\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00927}\mbox{\hyperlink{group__TIM__Break2__Input__AF__Mode_ga07cb3b70a4f0340b21a27540898dbe5c}{00927}}\ \textcolor{preprocessor}{\#define\ TIM\_BREAK2\_AFMODE\_BIDIRECTIONAL\ \ \ \ TIM\_BDTR\_BK2BID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00935}\mbox{\hyperlink{group__TIM__AOE__Bit__Set__Reset_ga65b4336dee767fbe8d8cc4f980f6b18e}{00935}}\ \textcolor{preprocessor}{\#define\ TIM\_AUTOMATICOUTPUT\_DISABLE\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00936}\mbox{\hyperlink{group__TIM__AOE__Bit__Set__Reset_ga09e7f3f768b0f122f13fd47771f07ddf}{00936}}\ \textcolor{preprocessor}{\#define\ TIM\_AUTOMATICOUTPUT\_ENABLE\ \ \ \ \ \ \ \ \ TIM\_BDTR\_AOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00944}\mbox{\hyperlink{group__TIM__Group__Channel5_gac092061c7424b2d05e4788399139a45b}{00944}}\ \textcolor{preprocessor}{\#define\ TIM\_GROUPCH5\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00945}\mbox{\hyperlink{group__TIM__Group__Channel5_ga22bfca6a62255c5742471044f4b75815}{00945}}\ \textcolor{preprocessor}{\#define\ TIM\_GROUPCH5\_OC1REFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00946}\mbox{\hyperlink{group__TIM__Group__Channel5_gad6d87bba35658aa23e11770bf2b6f53b}{00946}}\ \textcolor{preprocessor}{\#define\ TIM\_GROUPCH5\_OC2REFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00947}\mbox{\hyperlink{group__TIM__Group__Channel5_gaf97b2fdd96918a9f224ce3524c77781b}{00947}}\ \textcolor{preprocessor}{\#define\ TIM\_GROUPCH5\_OC3REFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR5\_GC5C3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00955}\mbox{\hyperlink{group__TIM__Master__Mode__Selection_ga32a8e436f2c0818a657b0d3fcf4e872d}{00955}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_RESET\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00956}\mbox{\hyperlink{group__TIM__Master__Mode__Selection_ga4ac300b0fd24d1e6532e5961680a39a9}{00956}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_ENABLE\ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00957}\mbox{\hyperlink{group__TIM__Master__Mode__Selection_ga27521aebd507e562fe7fba6dfc639a67}{00957}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_UPDATE\ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00958}\mbox{\hyperlink{group__TIM__Master__Mode__Selection_ga80aa9a9c41de509d99fc4cb492d6513f}{00958}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_OC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_1\ |\ TIM\_CR2\_MMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00959}\mbox{\hyperlink{group__TIM__Master__Mode__Selection_gaed715aa7ec4ad0f7f5d82dde6d964178}{00959}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_OC1REF\ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00960}\mbox{\hyperlink{group__TIM__Master__Mode__Selection_gaaedc4b3f4c5c3c8b45a2cf1b73e33c0a}{00960}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_OC2REF\ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00961}\mbox{\hyperlink{group__TIM__Master__Mode__Selection_ga4bc4791f8b9560950d30078b96d08f55}{00961}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_OC3REF\ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00962}\mbox{\hyperlink{group__TIM__Master__Mode__Selection_ga7fe6228adec5d1b6f0a8ed8da111db4d}{00962}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO\_OC4REF\ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_1\ |\ TIM\_CR2\_MMS\_0)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00970}\mbox{\hyperlink{group__TIM__Master__Mode__Selection__2_ga1cbae68386015bde2e2087787d31a77f}{00970}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00971}\mbox{\hyperlink{group__TIM__Master__Mode__Selection__2_gab9344703b3c1a7936f6b500a6bc26cb9}{00971}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00972}\mbox{\hyperlink{group__TIM__Master__Mode__Selection__2_ga7c09a032f333bd3c1896e53f8c476303}{00972}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00973}\mbox{\hyperlink{group__TIM__Master__Mode__Selection__2_ga6199721bcb0eb5f89dcd0b1055f7376f}{00973}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00974}\mbox{\hyperlink{group__TIM__Master__Mode__Selection__2_gabe44de11cdf3f6d151b0d4a4945db092}{00974}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC1REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00975}\mbox{\hyperlink{group__TIM__Master__Mode__Selection__2_gaaa5b56f4c834853ccf048399f77fbb3b}{00975}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC2REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00976}\mbox{\hyperlink{group__TIM__Master__Mode__Selection__2_ga670369673955ede3e33074ad1897c64a}{00976}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC3REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00977}\mbox{\hyperlink{group__TIM__Master__Mode__Selection__2_gaa307bb2aa7beb9f0ea43247a38ca7b36}{00977}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC4REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00978}\mbox{\hyperlink{group__TIM__Master__Mode__Selection__2_ga9609da1787a7dcde257de6f96dabed4c}{00978}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC5REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00979}\mbox{\hyperlink{group__TIM__Master__Mode__Selection__2_gae88c0c9c55ffb739dada0bdea37a809d}{00979}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC6REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00980}\mbox{\hyperlink{group__TIM__Master__Mode__Selection__2_ga0916f567135c5ee60031da2d146ad10b}{00980}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC4REF\_RISINGFALLING\ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00981}\mbox{\hyperlink{group__TIM__Master__Mode__Selection__2_gaefa63d8189e6e6fcd592fcf4af8aa416}{00981}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC6REF\_RISINGFALLING\ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00982}\mbox{\hyperlink{group__TIM__Master__Mode__Selection__2_ga367b1addfd2f36bb8ed29e8e70e57024}{00982}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC4REF\_RISING\_OC6REF\_RISING\ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00983}\mbox{\hyperlink{group__TIM__Master__Mode__Selection__2_ga202fe63f92ca564cb18995a11b3946b2}{00983}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC4REF\_RISING\_OC6REF\_FALLING\ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00984}\mbox{\hyperlink{group__TIM__Master__Mode__Selection__2_ga98299af57d50ec9a0dc1fbd3d4d04c39}{00984}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC5REF\_RISING\_OC6REF\_RISING\ \ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2\ |TIM\_CR2\_MMS2\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00985}\mbox{\hyperlink{group__TIM__Master__Mode__Selection__2_ga90aeea268dbf4be05e4d5f221f40da7c}{00985}}\ \textcolor{preprocessor}{\#define\ TIM\_TRGO2\_OC5REF\_RISING\_OC6REF\_FALLING\ \ \ (TIM\_CR2\_MMS2\_3\ |\ TIM\_CR2\_MMS2\_2\ |\ TIM\_CR2\_MMS2\_1\ |\ TIM\_CR2\_MMS2\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00993}\mbox{\hyperlink{group__TIM__Master__Slave__Mode_gafdc0de07db4688aa8c87cf03220aaf28}{00993}}\ \textcolor{preprocessor}{\#define\ TIM\_MASTERSLAVEMODE\_ENABLE\ \ \ \ \ \ \ \ \ TIM\_SMCR\_MSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l00994}\mbox{\hyperlink{group__TIM__Master__Slave__Mode_ga58ff99ef1d6d6f187e3615f9d3ec3b8b}{00994}}\ \textcolor{preprocessor}{\#define\ TIM\_MASTERSLAVEMODE\_DISABLE\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01002}\mbox{\hyperlink{group__TIM__Slave__Mode_ga3b53e1a85d08f125df4371f86bdaf79b}{01002}}\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01003}\mbox{\hyperlink{group__TIM__Slave__Mode_ga9f28e350c0560dc550f5c0d2f8b39ba7}{01003}}\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01004}\mbox{\hyperlink{group__TIM__Slave__Mode_ga4501317fcd7649e5ff46db6fe69938e0}{01004}}\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_GATED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01005}\mbox{\hyperlink{group__TIM__Slave__Mode_ga12f8f7b4a16b438f54cf811f0bb0a8a4}{01005}}\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01006}\mbox{\hyperlink{group__TIM__Slave__Mode_ga90dcf32a66dcb250b18da2ff56471328}{01006}}\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_EXTERNAL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01007}\mbox{\hyperlink{group__TIM__Slave__Mode_gad1d2132a7fc439038fd021fa8969e4d7}{01007}}\ \textcolor{preprocessor}{\#define\ TIM\_SLAVEMODE\_COMBINED\_RESETTRIGGER\ \ TIM\_SMCR\_SMS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01015}\mbox{\hyperlink{group__TIM__Output__Compare__and__PWM__modes_gafae6b98b4b854fbfffd9a5ebc59c8f61}{01015}}\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_TIMING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01016}\mbox{\hyperlink{group__TIM__Output__Compare__and__PWM__modes_ga111d1023e3ac6ef5544775c3863b4b12}{01016}}\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01017}\mbox{\hyperlink{group__TIM__Output__Compare__and__PWM__modes_ga890fbb44fd16f2bce962983352d23f53}{01017}}\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_INACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01018}\mbox{\hyperlink{group__TIM__Output__Compare__and__PWM__modes_ga368f80fad76018e2bf76084522e47536}{01018}}\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_TOGGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01019}\mbox{\hyperlink{group__TIM__Output__Compare__and__PWM__modes_ga766271da571888dfecd9130c3887e9c6}{01019}}\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_PWM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01020}\mbox{\hyperlink{group__TIM__Output__Compare__and__PWM__modes_ga88ce4251743c2c07e19fdd5a0a310580}{01020}}\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_PWM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_0)\ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01021}\mbox{\hyperlink{group__TIM__Output__Compare__and__PWM__modes_ga0a78cecaf884a89963e2a8e6af7e6128}{01021}}\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_FORCED\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01022}\mbox{\hyperlink{group__TIM__Output__Compare__and__PWM__modes_ga4572f724ce30ce45557f1dc5141afb3e}{01022}}\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_FORCED\_INACTIVE\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01023}\mbox{\hyperlink{group__TIM__Output__Compare__and__PWM__modes_ga53168a4498dcb4956d9f84419a20841c}{01023}}\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_RETRIGERRABLE\_OPM1\ \ \ \ \ \ TIM\_CCMR1\_OC1M\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01024}\mbox{\hyperlink{group__TIM__Output__Compare__and__PWM__modes_ga83f39ecc55403f37e930e6f14cb6cc76}{01024}}\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_RETRIGERRABLE\_OPM2\ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01025}\mbox{\hyperlink{group__TIM__Output__Compare__and__PWM__modes_gaa13e0cb2370d61cfee1241498733b38b}{01025}}\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_COMBINED\_PWM1\ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01026}\mbox{\hyperlink{group__TIM__Output__Compare__and__PWM__modes_gaf983419ff3d5bc0ca8d122bb8f321eff}{01026}}\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_COMBINED\_PWM2\ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_0\ |\ TIM\_CCMR1\_OC1M\_2)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01027}\mbox{\hyperlink{group__TIM__Output__Compare__and__PWM__modes_ga4ac5cec9a2a20452a800daf0268e4549}{01027}}\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_ASSYMETRIC\_PWM1\ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_3\ |\ TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_2)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01028}\mbox{\hyperlink{group__TIM__Output__Compare__and__PWM__modes_gaca5fb8f08451b9fff093bd79da4e574b}{01028}}\ \textcolor{preprocessor}{\#define\ TIM\_OCMODE\_ASSYMETRIC\_PWM2\ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01036}\mbox{\hyperlink{group__TIM__Trigger__Selection_gab7cf2b7db3956d4fd1e5a5d84f4891e7}{01036}}\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR0\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01037}\mbox{\hyperlink{group__TIM__Trigger__Selection_gad90fbca297153ca9c0112a67ea2c6cb3}{01037}}\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR1\ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01038}\mbox{\hyperlink{group__TIM__Trigger__Selection_ga8599ba58a5f911d648503c7ac55d4320}{01038}}\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR2\ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01039}\mbox{\hyperlink{group__TIM__Trigger__Selection_ga63183e611b91c5847040172c0069514d}{01039}}\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ITR3\ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01040}\mbox{\hyperlink{group__TIM__Trigger__Selection_ga8c89554efc693e679c94b5a749af123c}{01040}}\ \textcolor{preprocessor}{\#define\ TIM\_TS\_TI1F\_ED\ \ \ \ \ \ \ TIM\_SMCR\_TS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01041}\mbox{\hyperlink{group__TIM__Trigger__Selection_ga38d3514d54bcdb0ea8ac8bd91c5832b5}{01041}}\ \textcolor{preprocessor}{\#define\ TIM\_TS\_TI1FP1\ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01042}\mbox{\hyperlink{group__TIM__Trigger__Selection_ga0ed58a269bccd3f22d19cc9a2ba3123f}{01042}}\ \textcolor{preprocessor}{\#define\ TIM\_TS\_TI2FP2\ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01043}\mbox{\hyperlink{group__TIM__Trigger__Selection_gaece08e02e056613a882aa7ff0a6ccc2d}{01043}}\ \textcolor{preprocessor}{\#define\ TIM\_TS\_ETRF\ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01044}\mbox{\hyperlink{group__TIM__Trigger__Selection_ga257bee9dc9f2f71a73124dd8c2329480}{01044}}\ \textcolor{preprocessor}{\#define\ TIM\_TS\_NONE\ \ \ \ \ \ \ \ \ \ 0x0000FFFFU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01052}\mbox{\hyperlink{group__TIM__Trigger__Polarity_ga64337379c3762dca395b812c65656de4}{01052}}\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01053}\mbox{\hyperlink{group__TIM__Trigger__Polarity_gad985881cdfddb63dfc52e6aaca776ff6}{01053}}\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ TIM\_ETRPOLARITY\_NONINVERTED\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01054}\mbox{\hyperlink{group__TIM__Trigger__Polarity_ga64b521aa367d745ec00a763449634ace}{01054}}\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_RISING\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01055}\mbox{\hyperlink{group__TIM__Trigger__Polarity_ga77df5988527ca829743dd57d2f867972}{01055}}\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_FALLING\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01056}\mbox{\hyperlink{group__TIM__Trigger__Polarity_gaa72eb9fd278575ff05aa3dd1c173dcc8}{01056}}\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPOLARITY\_BOTHEDGE\ \ \ \ \ \ \ \ \ \ \ TIM\_INPUTCHANNELPOLARITY\_BOTHEDGE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01064}\mbox{\hyperlink{group__TIM__Trigger__Prescaler_ga02ab6f24e367cd972a1e0c1df326a7a3}{01064}}\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01065}\mbox{\hyperlink{group__TIM__Trigger__Prescaler_ga1350c5659a17a66df69b444871907d83}{01065}}\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01066}\mbox{\hyperlink{group__TIM__Trigger__Prescaler_ga195dd56e15ea4733e19518fb431dfb8d}{01066}}\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01067}\mbox{\hyperlink{group__TIM__Trigger__Prescaler_ga78edbcf4caf228de0daa4b7f698f578f}{01067}}\ \textcolor{preprocessor}{\#define\ TIM\_TRIGGERPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ETRPRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01075}\mbox{\hyperlink{group__TIM__TI1__Selection_gace6563bccf7635461f660fbed6241488}{01075}}\ \textcolor{preprocessor}{\#define\ TIM\_TI1SELECTION\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01076}\mbox{\hyperlink{group__TIM__TI1__Selection_ga40dfcb0e3f2fdf0f45cbba227106310a}{01076}}\ \textcolor{preprocessor}{\#define\ TIM\_TI1SELECTION\_XORCOMBINATION\ \ \ \ TIM\_CR2\_TI1S\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01084}\mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga74f07b4a10022d71f31ec6e1b2b69276}{01084}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_1TRANSFER\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01085}\mbox{\hyperlink{group__TIM__DMA__Burst__Length_gab114592091a00e0a6b9ae464485bd7bb}{01085}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_2TRANSFERS\ \ \ \ \ \ 0x00000100U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01086}\mbox{\hyperlink{group__TIM__DMA__Burst__Length_gad91c14f0930803593ecdbd98002fea0a}{01086}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_3TRANSFERS\ \ \ \ \ \ 0x00000200U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01087}\mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga9ada9605ae6ff6e4ada9701263bef812}{01087}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_4TRANSFERS\ \ \ \ \ \ 0x00000300U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01088}\mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga740a6446c0a517cc3e235fddee45fef5}{01088}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_5TRANSFERS\ \ \ \ \ \ 0x00000400U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01089}\mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga905c206d2a028e3fb92bcab8f9f7c869}{01089}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_6TRANSFERS\ \ \ \ \ \ 0x00000500U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01090}\mbox{\hyperlink{group__TIM__DMA__Burst__Length_gae75055ac13b73baf9326f1d6157853a7}{01090}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_7TRANSFERS\ \ \ \ \ \ 0x00000600U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01091}\mbox{\hyperlink{group__TIM__DMA__Burst__Length_gac6b24f5b7d9e1968b4bfcaeb24e718fc}{01091}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_8TRANSFERS\ \ \ \ \ \ 0x00000700U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01092}\mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga73fff75a3f0247c61a84a42e8cb83572}{01092}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_9TRANSFERS\ \ \ \ \ \ 0x00000800U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01093}\mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga793a89bb8a0669e274de451985186c53}{01093}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_10TRANSFERS\ \ \ \ \ 0x00000900U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01094}\mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga79ab58b6a3b30c54c0758b381df22cb0}{01094}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_11TRANSFERS\ \ \ \ \ 0x00000A00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01095}\mbox{\hyperlink{group__TIM__DMA__Burst__Length_gaf52962b501b3a76d89df6274ed425947}{01095}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_12TRANSFERS\ \ \ \ \ 0x00000B00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01096}\mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga06a81eba628bea6495d86ebcc6021da0}{01096}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_13TRANSFERS\ \ \ \ \ 0x00000C00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01097}\mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga5f430b76c0aeded0a8d8be779f26ae52}{01097}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_14TRANSFERS\ \ \ \ \ 0x00000D00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01098}\mbox{\hyperlink{group__TIM__DMA__Burst__Length_ga98a4d88c533178bc1b4347e4c5ce815a}{01098}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_15TRANSFERS\ \ \ \ \ 0x00000E00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01099}\mbox{\hyperlink{group__TIM__DMA__Burst__Length_gaf4b2a1fe12c52272544c21e17de1ed90}{01099}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_16TRANSFERS\ \ \ \ \ 0x00000F00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01100}\mbox{\hyperlink{group__TIM__DMA__Burst__Length_gad31c1fca7ed436a53efc4f290144584d}{01100}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_17TRANSFERS\ \ \ \ \ 0x00001000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01101}\mbox{\hyperlink{group__TIM__DMA__Burst__Length_gabb6f72b02ee1c8855de241cb0713e2ca}{01101}}\ \textcolor{preprocessor}{\#define\ TIM\_DMABURSTLENGTH\_18TRANSFERS\ \ \ \ \ 0x00001100U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01109}\mbox{\hyperlink{group__DMA__Handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{01109}}\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0000)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01110}\mbox{\hyperlink{group__DMA__Handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{01110}}\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_CC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0001)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01111}\mbox{\hyperlink{group__DMA__Handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{01111}}\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_CC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0002)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01112}\mbox{\hyperlink{group__DMA__Handle__index_ga6e8145f305b54744bf2ef379a4315a40}{01112}}\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_CC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0003)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01113}\mbox{\hyperlink{group__DMA__Handle__index_ga1860c00b370435ff40d9e65f14a61706}{01113}}\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_CC4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0004)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01114}\mbox{\hyperlink{group__DMA__Handle__index_gaa707c98bb11277665635ca7aef1e4193}{01114}}\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_COMMUTATION\ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0005)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01115}\mbox{\hyperlink{group__DMA__Handle__index_ga39900e5227e4d813a726a1df5d86671c}{01115}}\ \textcolor{preprocessor}{\#define\ TIM\_DMA\_ID\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t)\ 0x0006)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01123}\mbox{\hyperlink{group__Channel__CC__State_ga7b214df0d5c67138de7bc84e937909f0}{01123}}\ \textcolor{preprocessor}{\#define\ TIM\_CCx\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01124}\mbox{\hyperlink{group__Channel__CC__State_ga5068d16e01778cd3bd09555013b2f4d3}{01124}}\ \textcolor{preprocessor}{\#define\ TIM\_CCx\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01125}\mbox{\hyperlink{group__Channel__CC__State_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d}{01125}}\ \textcolor{preprocessor}{\#define\ TIM\_CCxN\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01126}\mbox{\hyperlink{group__Channel__CC__State_ga241183326d83407f7cc7dbd292533240}{01126}}\ \textcolor{preprocessor}{\#define\ TIM\_CCxN\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01134}\mbox{\hyperlink{group__TIM__Break__System_ga353dd579e2ee67ce514f2bc218f64279}{01134}}\ \textcolor{preprocessor}{\#define\ TIM\_BREAK\_SYSTEM\_ECC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_ECCL\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01135}\mbox{\hyperlink{group__TIM__Break__System_ga389af93f9a1789e7de509991ef23cfec}{01135}}\ \textcolor{preprocessor}{\#define\ TIM\_BREAK\_SYSTEM\_PVD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_PVDL\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01136}\mbox{\hyperlink{group__TIM__Break__System_ga6ac49fda0d992b63cb73e4cc9edb15c0}{01136}}\ \textcolor{preprocessor}{\#define\ TIM\_BREAK\_SYSTEM\_SRAM2\_PARITY\_ERROR\ \ SYSCFG\_CFGR2\_SPL\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01137}\mbox{\hyperlink{group__TIM__Break__System_ga9b84149e41633c45c50c5cdcbbd63dc0}{01137}}\ \textcolor{preprocessor}{\#define\ TIM\_BREAK\_SYSTEM\_LOCKUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CFGR2\_CLL\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01145}01145\ \textcolor{comment}{/*\ End\ of\ exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01146}01146\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01147}01147\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01156}01156\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01157}01157\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01158}01158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ \ \ \ \ \ \ \ \ \ \ \ =\ HAL\_TIM\_STATE\_RESET;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01159}01159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[0]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01160}01160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[1]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01161}01161\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[2]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01162}01162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[3]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01163}01163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[4]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01164}01164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[5]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01165}01165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[0]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01166}01166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[1]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01167}01167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[2]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01168}01168\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[3]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01169}01169\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>DMABurstState\ \ \ \ =\ HAL\_DMA\_BURST\_STATE\_RESET;\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01170}01170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Base\_MspInitCallback\ \ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01171}01171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Base\_MspDeInitCallback\ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01172}01172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>IC\_MspInitCallback\ \ \ \ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01173}01173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>IC\_MspDeInitCallback\ \ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01174}01174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>OC\_MspInitCallback\ \ \ \ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01175}01175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>OC\_MspDeInitCallback\ \ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01176}01176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>PWM\_MspInitCallback\ \ \ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01177}01177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>PWM\_MspDeInitCallback\ \ \ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01178}01178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>OnePulse\_MspInitCallback\ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01179}01179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>OnePulse\_MspDeInitCallback\ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01180}01180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Encoder\_MspInitCallback\ \ \ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01181}01181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Encoder\_MspDeInitCallback\ \ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01182}01182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>HallSensor\_MspInitCallback\ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01183}01183\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>HallSensor\_MspDeInitCallback\ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01184}01184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01185}01185\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01186}\mbox{\hyperlink{group__TIM__Exported__Macros_gace20fd4e38231b9682fbc83a80ec19a3}{01186}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01187}01187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ \ \ \ \ \ \ \ \ \ \ \ =\ HAL\_TIM\_STATE\_RESET;\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01188}01188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[0]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01189}01189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[1]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01190}01190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[2]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01191}01191\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[3]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01192}01192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[4]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01193}01193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[5]\ \ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01194}01194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[0]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01195}01195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[1]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01196}01196\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[2]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01197}01197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[3]\ =\ HAL\_TIM\_CHANNEL\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01198}01198\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>DMABurstState\ \ \ \ =\ HAL\_DMA\_BURST\_STATE\_RESET;\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01199}01199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01200}01200\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01201}01201\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01207}\mbox{\hyperlink{group__TIM__Exported__Macros_ga1a90544705059e9f19f991651623b0c0}{01207}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ENABLE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1|=(TIM\_CR1\_CEN))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01208}01208\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01214}\mbox{\hyperlink{group__TIM__Exported__Macros_ga04890dcef3ed061854721a3672585607}{01214}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_MOE\_ENABLE(\_\_HANDLE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>BDTR|=(TIM\_BDTR\_MOE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01215}01215\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01221}\mbox{\hyperlink{group__TIM__Exported__Macros_ga6a5e653e0e06a04151b74eb1a5f96eb6}{01221}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DISABLE(\_\_HANDLE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01222}01222\ \textcolor{preprocessor}{\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01223}01223\ \textcolor{preprocessor}{\ \ \ \ if\ (((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&\ TIM\_CCER\_CCxE\_MASK)\ ==\ 0UL)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01224}01224\ \textcolor{preprocessor}{\ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01225}01225\ \textcolor{preprocessor}{\ \ \ \ \ \ if(((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&\ TIM\_CCER\_CCxNE\_MASK)\ ==\ 0UL)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01226}01226\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01227}01227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ \&=\ \string~(TIM\_CR1\_CEN);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01228}01228\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01229}01229\ \textcolor{preprocessor}{\ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01230}01230\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01231}01231\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01239}\mbox{\hyperlink{group__TIM__Exported__Macros_ga69d63e147faeca8909e9679f684c0325}{01239}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_MOE\_DISABLE(\_\_HANDLE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01240}01240\ \textcolor{preprocessor}{\ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01241}01241\ \textcolor{preprocessor}{\ \ \ \ if\ (((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&\ TIM\_CCER\_CCxE\_MASK)\ ==\ 0UL)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01242}01242\ \textcolor{preprocessor}{\ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01243}01243\ \textcolor{preprocessor}{\ \ \ \ \ \ if(((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&\ TIM\_CCER\_CCxNE\_MASK)\ ==\ 0UL)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01244}01244\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01245}01245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>BDTR\ \&=\ \string~(TIM\_BDTR\_MOE);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01246}01246\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01247}01247\ \textcolor{preprocessor}{\ \ \ \ \}\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01248}01248\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01249}01249\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01256}\mbox{\hyperlink{group__TIM__Exported__Macros_gaa5c4053e8e57dc234efecbb698287b55}{01256}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_MOE\_DISABLE\_UNCONDITIONALLY(\_\_HANDLE\_\_)\ \ (\_\_HANDLE\_\_)-\/>Instance-\/>BDTR\ \&=\ \string~(TIM\_BDTR\_MOE)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01257}01257\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01272}\mbox{\hyperlink{group__TIM__Exported__Macros_ga4d69943bc4716743c78e3194e259097e}{01272}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ENABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01273}01273\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01288}\mbox{\hyperlink{group__TIM__Exported__Macros_ga31d67e905bc62e3142179dc4bbf8ba64}{01288}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DISABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ \&=\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01289}01289\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01303}\mbox{\hyperlink{group__TIM__Exported__Macros_gabb91ccd46cd7204c87170a1ea5b38135}{01303}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ENABLE\_DMA(\_\_HANDLE\_\_,\ \_\_DMA\_\_)\ \ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ |=\ (\_\_DMA\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01304}01304\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01318}\mbox{\hyperlink{group__TIM__Exported__Macros_ga1a6e8b19efd23fd0295802d904c4702f}{01318}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DISABLE\_DMA(\_\_HANDLE\_\_,\ \_\_DMA\_\_)\ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ \&=\ \string~(\_\_DMA\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01319}01319\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01342}\mbox{\hyperlink{group__TIM__Exported__Macros_ga96d98c66ad9d85f00c148de99888ef19}{01342}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ (((\_\_HANDLE\_\_)-\/>Instance-\/>SR\ \&(\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01343}01343\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01366}\mbox{\hyperlink{group__TIM__Exported__Macros_ga2fe74db6b8cb4badd04ed48e0f5ac7b4}{01366}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_CLEAR\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>SR\ =\ \string~(\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01367}01367\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01383}\mbox{\hyperlink{group__TIM__Exported__Macros_ga644babf93470a6eee6bce8906c4da5c5}{01383}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_IT\_SOURCE(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ ((((\_\_HANDLE\_\_)-\/>Instance-\/>DIER\ \&\ (\_\_INTERRUPT\_\_))\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01384}01384\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ==\ (\_\_INTERRUPT\_\_))\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01385}01385\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01400}\mbox{\hyperlink{group__TIM__Exported__Macros_gaea68155ce77e591e0c2582def061d6f0}{01400}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_CLEAR\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>SR\ =\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01401}01401\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01410}\mbox{\hyperlink{group__TIM__Exported__Macros_ga70b3690dfed282ade70d503801b8bfd0}{01410}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_UIFREMAP\_ENABLE(\_\_HANDLE\_\_)\ \ \ \ (((\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ |=\ TIM\_CR1\_UIFREMAP))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01411}01411\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01418}\mbox{\hyperlink{group__TIM__Exported__Macros_ga3ad980b67f6a9d43e97cd71603421ad8}{01418}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_UIFREMAP\_DISABLE(\_\_HANDLE\_\_)\ \ \ \ (((\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ \&=\ \string~TIM\_CR1\_UIFREMAP))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01419}01419\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01426}\mbox{\hyperlink{group__TIM__Exported__Macros_ga12126f9a7655afcd862fc2e82686e9b9}{01426}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_UIFCPY(\_\_COUNTER\_\_)\ \ \ \ (((\_\_COUNTER\_\_)\ \&\ (TIM\_CNT\_UIFCPY))\ ==\ (TIM\_CNT\_UIFCPY))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01427}01427\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01435}\mbox{\hyperlink{group__TIM__Exported__Macros_gac73f5e7669d92971830481e7298e98ba}{01435}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_IS\_TIM\_COUNTING\_DOWN(\_\_HANDLE\_\_)\ \ \ \ (((\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ \&(TIM\_CR1\_DIR))\ ==\ (TIM\_CR1\_DIR))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01436}01436\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01443}\mbox{\hyperlink{group__TIM__Exported__Macros_gafdc5a06eab07e0c24e729fd492bdb27c}{01443}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_PRESCALER(\_\_HANDLE\_\_,\ \_\_PRESC\_\_)\ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>PSC\ =\ (\_\_PRESC\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01444}01444\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01454}\mbox{\hyperlink{group__TIM__Exported__Macros_ga9746ac75e4cd25cec1a9ebac8cb82b97}{01454}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_COUNTER(\_\_HANDLE\_\_,\ \_\_COUNTER\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CNT\ =\ (\_\_COUNTER\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01455}01455\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01461}\mbox{\hyperlink{group__TIM__Exported__Macros_gaf1af08014b9d06efbbb091d58d47c8ba}{01461}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_COUNTER(\_\_HANDLE\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CNT)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01462}01462\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01469}\mbox{\hyperlink{group__TIM__Exported__Macros_ga1e6300cab1e34ecaaf490dc7d4812d69}{01469}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_AUTORELOAD(\_\_HANDLE\_\_,\ \_\_AUTORELOAD\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01470}01470\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01471}01471\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>ARR\ =\ (\_\_AUTORELOAD\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01472}01472\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>Init.Period\ =\ (\_\_AUTORELOAD\_\_);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01473}01473\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01474}01474\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01480}\mbox{\hyperlink{group__TIM__Exported__Macros_gaa7a5c7645695bad15bacd402513a028a}{01480}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_AUTORELOAD(\_\_HANDLE\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>ARR)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01481}01481\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01492}\mbox{\hyperlink{group__TIM__Exported__Macros_ga8aa84d77c670890408092630f9b2bdc4}{01492}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_CLOCKDIVISION(\_\_HANDLE\_\_,\ \_\_CKD\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01493}01493\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01494}01494\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ \&=\ (\string~TIM\_CR1\_CKD);\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01495}01495\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ |=\ (\_\_CKD\_\_);\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01496}01496\ \textcolor{preprocessor}{\ \ \ \ (\_\_HANDLE\_\_)-\/>Init.ClockDivision\ =\ (\_\_CKD\_\_);\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01497}01497\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01498}01498\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01507}\mbox{\hyperlink{group__TIM__Exported__Macros_gae6bc91bb5940bce52828c690f24001b8}{01507}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_CLOCKDIVISION(\_\_HANDLE\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1\ \&\ TIM\_CR1\_CKD)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01508}01508\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01527}\mbox{\hyperlink{group__TIM__Exported__Macros_gaeb106399b95ef02cec502f58276a0e92}{01527}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_ICPRESCALER(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_ICPSC\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01528}01528\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01529}01529\ \textcolor{preprocessor}{\ \ \ \ TIM\_RESET\_ICPRESCALERVALUE((\_\_HANDLE\_\_),\ (\_\_CHANNEL\_\_));\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01530}01530\ \textcolor{preprocessor}{\ \ \ \ TIM\_SET\_ICPRESCALERVALUE((\_\_HANDLE\_\_),\ (\_\_CHANNEL\_\_),\ (\_\_ICPSC\_\_));\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01531}01531\ \textcolor{preprocessor}{\ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01532}01532\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01548}\mbox{\hyperlink{group__TIM__Exported__Macros_gabfeec6b3c67a5747c7dbd20aff61d8e2}{01548}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_ICPRESCALER(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01549}01549\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&\ TIM\_CCMR1\_IC1PSC)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01550}01550\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ (((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&\ TIM\_CCMR1\_IC2PSC)\ >>\ 8U)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01551}01551\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&\ TIM\_CCMR2\_IC3PSC)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01552}01552\ \textcolor{preprocessor}{\ \ \ (((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&\ TIM\_CCMR2\_IC4PSC))\ >>\ 8U)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01553}01553\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01568}\mbox{\hyperlink{group__TIM__Exported__Macros_ga300d0c9624c3b072d3afeb7cef639b66}{01568}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_COMPARE(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_COMPARE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01569}01569\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR1\ =\ (\_\_COMPARE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01570}01570\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR2\ =\ (\_\_COMPARE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01571}01571\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR3\ =\ (\_\_COMPARE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01572}01572\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR4\ =\ (\_\_COMPARE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01573}01573\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_5)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR5\ =\ (\_\_COMPARE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01574}01574\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR6\ =\ (\_\_COMPARE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01575}01575\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01589}\mbox{\hyperlink{group__TIM__Exported__Macros_gaa40722f56910966e1da5241b610eed84}{01589}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_GET\_COMPARE(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01590}01590\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR1)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01591}01591\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR2)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01592}01592\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR3)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01593}01593\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR4)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01594}01594\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_5)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR5)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01595}01595\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCR6))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01596}01596\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01610}\mbox{\hyperlink{group__TIM__Exported__Macros_ga199e848f0a301987a500faea0db2dd70}{01610}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ENABLE\_OCxPRELOAD(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01611}01611\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ TIM\_CCMR1\_OC1PE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01612}01612\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ TIM\_CCMR1\_OC2PE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01613}01613\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ TIM\_CCMR2\_OC3PE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01614}01614\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ TIM\_CCMR2\_OC4PE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01615}01615\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_5)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3\ |=\ TIM\_CCMR3\_OC5PE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01616}01616\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3\ |=\ TIM\_CCMR3\_OC6PE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01617}01617\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01631}\mbox{\hyperlink{group__TIM__Exported__Macros_ga3e0ec4eb797b54c408a3be067f41a2f8}{01631}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DISABLE\_OCxPRELOAD(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01632}01632\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ \string~TIM\_CCMR1\_OC1PE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01633}01633\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ \string~TIM\_CCMR1\_OC2PE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01634}01634\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ \string~TIM\_CCMR2\_OC3PE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01635}01635\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ \string~TIM\_CCMR2\_OC4PE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01636}01636\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_5)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3\ \&=\ \string~TIM\_CCMR3\_OC5PE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01637}01637\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3\ \&=\ \string~TIM\_CCMR3\_OC6PE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01638}01638\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01656}\mbox{\hyperlink{group__TIM__Exported__Macros_ga390795eb198214e5d4ed235ae3f751e4}{01656}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_ENABLE\_OCxFAST(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01657}01657\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ TIM\_CCMR1\_OC1FE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01658}01658\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ TIM\_CCMR1\_OC2FE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01659}01659\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ TIM\_CCMR2\_OC3FE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01660}01660\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ TIM\_CCMR2\_OC4FE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01661}01661\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_5)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3\ |=\ TIM\_CCMR3\_OC5FE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01662}01662\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3\ |=\ TIM\_CCMR3\_OC6FE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01663}01663\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01681}\mbox{\hyperlink{group__TIM__Exported__Macros_gab9f8dc78886759192b5f044c7b9b0aa7}{01681}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_DISABLE\_OCxFAST(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01682}01682\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ \string~TIM\_CCMR1\_OC1FE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01683}01683\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ \string~TIM\_CCMR1\_OC2FE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01684}01684\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ \string~TIM\_CCMR2\_OC3FE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01685}01685\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ \string~TIM\_CCMR2\_OC4FE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01686}01686\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_5)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3\ \&=\ \string~TIM\_CCMR3\_OC5FE)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01687}01687\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR3\ \&=\ \string~TIM\_CCMR3\_OC6FE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01688}01688\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01697}\mbox{\hyperlink{group__TIM__Exported__Macros_ga3b06856bd6d7e10cfff342b1726db51d}{01697}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_URS\_ENABLE(\_\_HANDLE\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1|=\ TIM\_CR1\_URS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01698}01698\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01710}\mbox{\hyperlink{group__TIM__Exported__Macros_gafacb551a4c537e62a0fe740b2f12236c}{01710}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_URS\_DISABLE(\_\_HANDLE\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR1\&=\string~TIM\_CR1\_URS)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01711}01711\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01727}\mbox{\hyperlink{group__TIM__Exported__Macros_gac5d6989516caa67fae23a9329228cdc7}{01727}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SET\_CAPTUREPOLARITY(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_POLARITY\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01728}01728\ \textcolor{preprocessor}{\ \ do\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01729}01729\ \textcolor{preprocessor}{\ \ \ \ TIM\_RESET\_CAPTUREPOLARITY((\_\_HANDLE\_\_),\ (\_\_CHANNEL\_\_));\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01730}01730\ \textcolor{preprocessor}{\ \ \ \ TIM\_SET\_CAPTUREPOLARITY((\_\_HANDLE\_\_),\ (\_\_CHANNEL\_\_),\ (\_\_POLARITY\_\_));\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01731}01731\ \textcolor{preprocessor}{\ \ \}while(0)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01732}01732\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01741}\mbox{\hyperlink{group__TIM__Exported__Macros_gace8f6dae3653111344f4ff6bbfde7d2a}{01741}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_TIM\_SELECT\_CCDMAREQUEST(\_\_HANDLE\_\_,\ \_\_CCDMA\_\_)\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01742}01742\ \textcolor{preprocessor}{\ \ MODIFY\_REG((\_\_HANDLE\_\_)-\/>Instance-\/>CR2,\ TIM\_CR2\_CCDS,\ (\_\_CCDMA\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01743}01743\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01747}01747\ \textcolor{comment}{/*\ End\ of\ exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01748}01748\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01749}01749\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01753}01753\ \textcolor{comment}{/*\ The\ counter\ of\ a\ timer\ instance\ is\ disabled\ only\ if\ all\ the\ CCx\ and\ CCxN}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01754}01754\ \textcolor{comment}{\ \ \ channels\ have\ been\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01755}\mbox{\hyperlink{group__TIM__Private__Constants_ga5d1a1d755cda12637dfa5143130b4891}{01755}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CCxE\_MASK\ \ ((uint32\_t)(TIM\_CCER\_CC1E\ |\ TIM\_CCER\_CC2E\ |\ TIM\_CCER\_CC3E\ |\ TIM\_CCER\_CC4E))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01756}\mbox{\hyperlink{group__TIM__Private__Constants_gaeae61652a005098f9fe6b398d29d4279}{01756}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CCxNE\_MASK\ ((uint32\_t)(TIM\_CCER\_CC1NE\ |\ TIM\_CCER\_CC2NE\ |\ TIM\_CCER\_CC3NE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01760}01760\ \textcolor{comment}{/*\ End\ of\ private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01761}01761\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01762}01762\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01766}\mbox{\hyperlink{group__TIM__Private__Macros_ga2bfb55166b01cec552638c1af05a5c54}{01766}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLEARINPUT\_SOURCE(\_\_MODE\_\_)\ \ (((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_ETR)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01767}01767\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_COMP1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01768}01768\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_COMP2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01769}01769\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_CLEARINPUTSOURCE\_NONE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01770}01770\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01771}\mbox{\hyperlink{group__TIM__Private__Macros_gaf79d218bcde86838a6371534dad4acdd}{01771}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_BASE(\_\_BASE\_\_)\ (((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CR1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01772}01772\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CR2)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01773}01773\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_SMCR)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01774}01774\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_DIER)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01775}01775\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_SR)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01776}01776\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_EGR)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01777}01777\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCMR1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01778}01778\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCMR2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01779}01779\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCER)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01780}01780\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CNT)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01781}01781\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_PSC)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01782}01782\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_ARR)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01783}01783\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_RCR)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01784}01784\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCR1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01785}01785\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCR2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01786}01786\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCR3)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01787}01787\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCR4)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01788}01788\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_BDTR)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01789}01789\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_OR1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01790}01790\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCMR3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01791}01791\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCR5)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01792}01792\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_CCR6)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01793}01793\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_AF1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01794}01794\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BASE\_\_)\ ==\ TIM\_DMABASE\_AF2))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01795}01795\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01796}\mbox{\hyperlink{group__TIM__Private__Macros_gae4a44eb3977f1cba86a9179c8c7f6b36}{01796}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_EVENT\_SOURCE(\_\_SOURCE\_\_)\ ((((\_\_SOURCE\_\_)\ \&\ 0xFFFFFE00U)\ ==\ 0x00000000U)\ \&\&\ ((\_\_SOURCE\_\_)\ !=\ 0x00000000U))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01797}01797\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01798}\mbox{\hyperlink{group__TIM__Private__Macros_ga51e09bf84a3abf86e47fa45047fd6506}{01798}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COUNTER\_MODE(\_\_MODE\_\_)\ \ \ \ \ \ (((\_\_MODE\_\_)\ ==\ TIM\_COUNTERMODE\_UP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01799}01799\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_COUNTERMODE\_DOWN)\ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01800}01800\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_COUNTERMODE\_CENTERALIGNED1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01801}01801\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_COUNTERMODE\_CENTERALIGNED2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01802}01802\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_COUNTERMODE\_CENTERALIGNED3))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01803}01803\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01804}\mbox{\hyperlink{group__TIM__Private__Macros_gae227149533a068ef2e2736c37837adbd}{01804}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_UIFREMAP\_MODE(\_\_MODE\_\_)\ \ \ \ \ (((\_\_MODE\_\_)\ ==\ TIM\_UIFREMAP\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01805}01805\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_UIFREMAP\_ENALE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01806}01806\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01807}\mbox{\hyperlink{group__TIM__Private__Macros_gac7f7ba7f6f173631c81176d4602c2f11}{01807}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKDIVISION\_DIV(\_\_DIV\_\_)\ \ (((\_\_DIV\_\_)\ ==\ TIM\_CLOCKDIVISION\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01808}01808\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ TIM\_CLOCKDIVISION\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01809}01809\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ TIM\_CLOCKDIVISION\_DIV4))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01810}01810\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01811}\mbox{\hyperlink{group__TIM__Private__Macros_gab99bb1fa5b82450c33c693d19c2893e7}{01811}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_AUTORELOAD\_PRELOAD(PRELOAD)\ (((PRELOAD)\ ==\ TIM\_AUTORELOAD\_PRELOAD\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01812}01812\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PRELOAD)\ ==\ TIM\_AUTORELOAD\_PRELOAD\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01813}01813\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01814}\mbox{\hyperlink{group__TIM__Private__Macros_gaf65dbc2ef5f94e76d3a68bf71829760e}{01814}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_FAST\_STATE(\_\_STATE\_\_)\ \ \ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_OCFAST\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01815}01815\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_OCFAST\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01816}01816\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01817}\mbox{\hyperlink{group__TIM__Private__Macros_gaff2871b7c01f0b706f90feb046995b95}{01817}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OC\_POLARITY(\_\_POLARITY\_\_)\ \ \ (((\_\_POLARITY\_\_)\ ==\ TIM\_OCPOLARITY\_HIGH)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01818}01818\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_OCPOLARITY\_LOW))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01819}01819\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01820}\mbox{\hyperlink{group__TIM__Private__Macros_gab196fb0e0bafa567b6888e72f0496a55}{01820}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCN\_POLARITY(\_\_POLARITY\_\_)\ \ (((\_\_POLARITY\_\_)\ ==\ TIM\_OCNPOLARITY\_HIGH)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01821}01821\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_OCNPOLARITY\_LOW))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01822}01822\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01823}\mbox{\hyperlink{group__TIM__Private__Macros_ga7c2f6448bbecfc404a3644cc5c978789}{01823}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCIDLE\_STATE(\_\_STATE\_\_)\ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_OCIDLESTATE\_SET)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01824}01824\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_OCIDLESTATE\_RESET))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01825}01825\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01826}\mbox{\hyperlink{group__TIM__Private__Macros_ga716c8082a9f18e07c876aa528a3f128d}{01826}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCNIDLE\_STATE(\_\_STATE\_\_)\ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_OCNIDLESTATE\_SET)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01827}01827\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_OCNIDLESTATE\_RESET))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01828}01828\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01829}\mbox{\hyperlink{group__TIM__Private__Macros_ga6fde3e02e00bbf2a87a6691580751205}{01829}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ENCODERINPUT\_POLARITY(\_\_POLARITY\_\_)\ \ \ (((\_\_POLARITY\_\_)\ ==\ TIM\_ENCODERINPUTPOLARITY\_RISING)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01830}01830\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_ENCODERINPUTPOLARITY\_FALLING))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01831}01831\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01832}\mbox{\hyperlink{group__TIM__Private__Macros_ga346707dd1b0915436ca3f58dcfbef3d5}{01832}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_POLARITY(\_\_POLARITY\_\_)\ \ \ (((\_\_POLARITY\_\_)\ ==\ TIM\_ICPOLARITY\_RISING)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01833}01833\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_ICPOLARITY\_FALLING)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01834}01834\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_ICPOLARITY\_BOTHEDGE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01835}01835\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01836}\mbox{\hyperlink{group__TIM__Private__Macros_ga3b370e1454433066201e9f09cb47173f}{01836}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_SELECTION(\_\_SELECTION\_\_)\ (((\_\_SELECTION\_\_)\ ==\ TIM\_ICSELECTION\_DIRECTTI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01837}01837\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_ICSELECTION\_INDIRECTTI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01838}01838\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_ICSELECTION\_TRC))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01839}01839\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01840}\mbox{\hyperlink{group__TIM__Private__Macros_ga86558ff4924a0526ce7593db238a17ab}{01840}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_PRESCALER(\_\_PRESCALER\_\_)\ (((\_\_PRESCALER\_\_)\ ==\ TIM\_ICPSC\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01841}01841\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_ICPSC\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01842}01842\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_ICPSC\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01843}01843\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_ICPSC\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01844}01844\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01845}\mbox{\hyperlink{group__TIM__Private__Macros_ga38ab7126db5202ad9a465838160a805c}{01845}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OPM\_MODE(\_\_MODE\_\_)\ \ \ \ \ \ \ \ \ \ (((\_\_MODE\_\_)\ ==\ TIM\_OPMODE\_SINGLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01846}01846\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OPMODE\_REPETITIVE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01847}01847\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01848}\mbox{\hyperlink{group__TIM__Private__Macros_ga481a8b96f840e75c5df82a99ebabc778}{01848}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ENCODER\_MODE(\_\_MODE\_\_)\ \ \ \ \ \ (((\_\_MODE\_\_)\ ==\ TIM\_ENCODERMODE\_TI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01849}01849\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_ENCODERMODE\_TI2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01850}01850\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_ENCODERMODE\_TI12))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01851}01851\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01852}\mbox{\hyperlink{group__TIM__Private__Macros_ga6a33061de13fdde7df1a85d2402e69c9}{01852}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_SOURCE(\_\_SOURCE\_\_)\ ((((\_\_SOURCE\_\_)\ \&\ 0xFFFF80FFU)\ ==\ 0x00000000U)\ \&\&\ ((\_\_SOURCE\_\_)\ !=\ 0x00000000U))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01853}01853\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01854}\mbox{\hyperlink{group__TIM__Private__Macros_ga3641d445a28293a77ddc2232e624a858}{01854}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CHANNELS(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01855}01855\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01856}01856\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01857}01857\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01858}01858\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01859}01859\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01860}01860\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_ALL))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01861}01861\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01862}\mbox{\hyperlink{group__TIM__Private__Macros_gab52ffb8447abc78141e296eff57c4371}{01862}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OPM\_CHANNELS(\_\_CHANNEL\_\_)\ \ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01863}01863\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01864}01864\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01865}\mbox{\hyperlink{group__TIM__Private__Macros_ga9fc980a033653d2bfc5d7afe9b65ca9f}{01865}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COMPLEMENTARY\_CHANNELS(\_\_CHANNEL\_\_)\ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01866}01866\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01867}01867\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01868}01868\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01869}\mbox{\hyperlink{group__TIM__Private__Macros_gaebd00b3c8dd1c689e9d04850333ba719}{01869}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE(\_\_CLOCK\_\_)\ (((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_INTERNAL)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01870}01870\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ETRMODE2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01871}01871\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR0)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01872}01872\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR1)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01873}01873\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR2)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01874}01874\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ITR3)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01875}01875\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_TI1ED)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01876}01876\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_TI1)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01877}01877\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_TI2)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01878}01878\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CLOCK\_\_)\ ==\ TIM\_CLOCKSOURCE\_ETRMODE1))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01879}01879\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01880}\mbox{\hyperlink{group__TIM__Private__Macros_ga9bc34f35e8001150847d8cb4c7106fe9}{01880}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKPOLARITY(\_\_POLARITY\_\_)\ (((\_\_POLARITY\_\_)\ ==\ TIM\_CLOCKPOLARITY\_INVERTED)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01881}01881\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_CLOCKPOLARITY\_NONINVERTED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01882}01882\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_CLOCKPOLARITY\_RISING)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01883}01883\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_CLOCKPOLARITY\_FALLING)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01884}01884\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_CLOCKPOLARITY\_BOTHEDGE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01885}01885\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01886}\mbox{\hyperlink{group__TIM__Private__Macros_gacffcfebcabdbe12264d1f09775693972}{01886}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKPRESCALER(\_\_PRESCALER\_\_)\ (((\_\_PRESCALER\_\_)\ ==\ TIM\_CLOCKPRESCALER\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01887}01887\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_CLOCKPRESCALER\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01888}01888\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_CLOCKPRESCALER\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01889}01889\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_CLOCKPRESCALER\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01890}01890\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01891}\mbox{\hyperlink{group__TIM__Private__Macros_ga7e2a89ace1305fce9bec2cf6d290389f}{01891}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKFILTER(\_\_ICFILTER\_\_)\ \ \ \ \ \ ((\_\_ICFILTER\_\_)\ <=\ 0xFU)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01892}01892\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01893}\mbox{\hyperlink{group__TIM__Private__Macros_ga0e0cafe2b21ee029a89cba1a400fa21c}{01893}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLEARINPUT\_POLARITY(\_\_POLARITY\_\_)\ (((\_\_POLARITY\_\_)\ ==\ TIM\_CLEARINPUTPOLARITY\_INVERTED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01894}01894\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_CLEARINPUTPOLARITY\_NONINVERTED))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01895}01895\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01896}\mbox{\hyperlink{group__TIM__Private__Macros_ga861bb16ad77e0ede52a3d5f296583d0b}{01896}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLEARINPUT\_PRESCALER(\_\_PRESCALER\_\_)\ (((\_\_PRESCALER\_\_)\ ==\ TIM\_CLEARINPUTPRESCALER\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01897}01897\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_CLEARINPUTPRESCALER\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01898}01898\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_CLEARINPUTPRESCALER\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01899}01899\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_CLEARINPUTPRESCALER\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01900}01900\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01901}\mbox{\hyperlink{group__TIM__Private__Macros_gaf8f726fb3929b2fe50099b21eec9a738}{01901}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLEARINPUT\_FILTER(\_\_ICFILTER\_\_)\ ((\_\_ICFILTER\_\_)\ <=\ 0xFU)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01902}01902\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01903}\mbox{\hyperlink{group__TIM__Private__Macros_ga9781b1128c61785dd818f64d83f4cb77}{01903}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OSSR\_STATE(\_\_STATE\_\_)\ \ \ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_OSSR\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01904}01904\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_OSSR\_DISABLE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01905}01905\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01906}\mbox{\hyperlink{group__TIM__Private__Macros_gaf5097557634d53d3f9438cf222e2192b}{01906}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OSSI\_STATE(\_\_STATE\_\_)\ \ \ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_OSSI\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01907}01907\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_OSSI\_DISABLE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01908}01908\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01909}\mbox{\hyperlink{group__TIM__Private__Macros_gad53d9e9b4fa060db29f3900b3dfcb3ed}{01909}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_LOCK\_LEVEL(\_\_LEVEL\_\_)\ \ \ \ \ \ \ (((\_\_LEVEL\_\_)\ ==\ TIM\_LOCKLEVEL\_OFF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01910}01910\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LEVEL\_\_)\ ==\ TIM\_LOCKLEVEL\_1)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01911}01911\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LEVEL\_\_)\ ==\ TIM\_LOCKLEVEL\_2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01912}01912\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LEVEL\_\_)\ ==\ TIM\_LOCKLEVEL\_3))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01913}01913\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01914}\mbox{\hyperlink{group__TIM__Private__Macros_ga6eb4b934436eb7afd965214963abfb62}{01914}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_FILTER(\_\_BRKFILTER\_\_)\ ((\_\_BRKFILTER\_\_)\ <=\ 0xFUL)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01915}01915\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01916}01916\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01917}\mbox{\hyperlink{group__TIM__Private__Macros_ga74dc07721b4a34a59194df534fb5fdd8}{01917}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_STATE(\_\_STATE\_\_)\ \ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_BREAK\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01918}01918\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_BREAK\_DISABLE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01919}01919\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01920}\mbox{\hyperlink{group__TIM__Private__Macros_ga42d1d6f041253c2a07ddee8d4411e2db}{01920}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_POLARITY(\_\_POLARITY\_\_)\ (((\_\_POLARITY\_\_)\ ==\ TIM\_BREAKPOLARITY\_LOW)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01921}01921\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_BREAKPOLARITY\_HIGH))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01922}01922\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01923}\mbox{\hyperlink{group__TIM__Private__Macros_gae32bd035b54244ca4c94ac6b75c7d1e9}{01923}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_AFMODE(\_\_AFMODE\_\_)\ (((\_\_AFMODE\_\_)\ ==\ TIM\_BREAK\_AFMODE\_INPUT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01924}01924\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_AFMODE\_\_)\ ==\ TIM\_BREAK\_AFMODE\_BIDIRECTIONAL))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01925}01925\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01926}01926\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01927}\mbox{\hyperlink{group__TIM__Private__Macros_ga400c722e50eb4f2cecdf1d9e8415f926}{01927}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK2\_STATE(\_\_STATE\_\_)\ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_BREAK2\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01928}01928\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_BREAK2\_DISABLE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01929}01929\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01930}\mbox{\hyperlink{group__TIM__Private__Macros_gabd7395f6fc431e648b2dcf57cb562d9d}{01930}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK2\_POLARITY(\_\_POLARITY\_\_)\ (((\_\_POLARITY\_\_)\ ==\ TIM\_BREAK2POLARITY\_LOW)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01931}01931\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_BREAK2POLARITY\_HIGH))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01932}01932\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01933}\mbox{\hyperlink{group__TIM__Private__Macros_ga70cc482e80afe3176f3d7ebec308f124}{01933}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK2\_AFMODE(\_\_AFMODE\_\_)\ (((\_\_AFMODE\_\_)\ ==\ TIM\_BREAK2\_AFMODE\_INPUT)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01934}01934\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_AFMODE\_\_)\ ==\ TIM\_BREAK2\_AFMODE\_BIDIRECTIONAL))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01935}01935\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01936}01936\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01937}\mbox{\hyperlink{group__TIM__Private__Macros_gab060abc03ca5cd3421a9279a5403cea3}{01937}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_AUTOMATIC\_OUTPUT\_STATE(\_\_STATE\_\_)\ (((\_\_STATE\_\_)\ ==\ TIM\_AUTOMATICOUTPUT\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01938}01938\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_AUTOMATICOUTPUT\_DISABLE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01939}01939\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01940}\mbox{\hyperlink{group__TIM__Private__Macros_ga54904efe573e3ce6d13faf96d7ec5e4c}{01940}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_GROUPCH5(\_\_OCREF\_\_)\ ((((\_\_OCREF\_\_)\ \&\ 0x1FFFFFFFU)\ ==\ 0x00000000U))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01941}01941\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01942}\mbox{\hyperlink{group__TIM__Private__Macros_ga9c59624b1c4a60f39385da551ab31e53}{01942}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRGO\_SOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_RESET)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01943}01943\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01944}01944\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_UPDATE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01945}01945\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_OC1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01946}01946\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_OC1REF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01947}01947\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_OC2REF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01948}01948\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_OC3REF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01949}01949\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO\_OC4REF))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01950}01950\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01951}\mbox{\hyperlink{group__TIM__Private__Macros_ga33da13e91d556aeed63a2c85e2f81340}{01951}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRGO2\_SOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_RESET)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01952}01952\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_ENABLE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01953}01953\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_UPDATE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01954}01954\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01955}01955\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC1REF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01956}01956\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC2REF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01957}01957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC3REF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01958}01958\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC3REF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01959}01959\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC4REF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01960}01960\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC5REF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01961}01961\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC6REF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01962}01962\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC4REF\_RISINGFALLING)\ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01963}01963\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC6REF\_RISINGFALLING)\ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01964}01964\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC4REF\_RISING\_OC6REF\_RISING)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01965}01965\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC4REF\_RISING\_OC6REF\_FALLING)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01966}01966\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC5REF\_RISING\_OC6REF\_RISING)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01967}01967\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ TIM\_TRGO2\_OC5REF\_RISING\_OC6REF\_FALLING))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01968}01968\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01969}\mbox{\hyperlink{group__TIM__Private__Macros_gafac5c2fba615264d7a1de6f85cfccc9a}{01969}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_MSM\_STATE(\_\_STATE\_\_)\ \ \ \ \ \ (((\_\_STATE\_\_)\ ==\ TIM\_MASTERSLAVEMODE\_ENABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01970}01970\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ TIM\_MASTERSLAVEMODE\_DISABLE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01971}01971\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01972}\mbox{\hyperlink{group__TIM__Private__Macros_gafce89506518ce113eb70e424f4dc1c5b}{01972}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_SLAVE\_MODE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ TIM\_SLAVEMODE\_DISABLE)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01973}01973\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_SLAVEMODE\_RESET)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01974}01974\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_SLAVEMODE\_GATED)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01975}01975\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_SLAVEMODE\_TRIGGER)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01976}01976\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_SLAVEMODE\_EXTERNAL1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01977}01977\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_SLAVEMODE\_COMBINED\_RESETTRIGGER))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01978}01978\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01979}\mbox{\hyperlink{group__TIM__Private__Macros_ga7274d2a669edfcb25bcf610ec85a528b}{01979}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_PWM\_MODE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_PWM1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01980}01980\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_PWM2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01981}01981\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_COMBINED\_PWM1)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01982}01982\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_COMBINED\_PWM2)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01983}01983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_ASSYMETRIC\_PWM1)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01984}01984\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_ASSYMETRIC\_PWM2))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01985}01985\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01986}\mbox{\hyperlink{group__TIM__Private__Macros_gac6968ae64781c2bda9f8714fe45917d0}{01986}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OC\_MODE(\_\_MODE\_\_)\ \ (((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_TIMING)\ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01987}01987\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_ACTIVE)\ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01988}01988\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_INACTIVE)\ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01989}01989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_TOGGLE)\ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01990}01990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_FORCED\_ACTIVE)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01991}01991\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_FORCED\_INACTIVE)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01992}01992\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_RETRIGERRABLE\_OPM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01993}01993\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ TIM\_OCMODE\_RETRIGERRABLE\_OPM2))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01994}01994\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01995}\mbox{\hyperlink{group__TIM__Private__Macros_ga31d479d785a28d48bd66fdca38b48d91}{01995}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRIGGER\_SELECTION(\_\_SELECTION\_\_)\ (((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_ITR0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01996}01996\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_ITR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01997}01997\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_ITR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01998}01998\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_ITR3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l01999}01999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_TI1F\_ED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02000}02000\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_TI1FP1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02001}02001\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_TI2FP2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02002}02002\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_ETRF))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02003}02003\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02004}\mbox{\hyperlink{group__TIM__Private__Macros_ga48eee98612db56131414fdacc7a5743d}{02004}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_INTERNAL\_TRIGGEREVENT\_SELECTION(\_\_SELECTION\_\_)\ (((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_ITR0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02005}02005\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_ITR1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02006}02006\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_ITR2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02007}02007\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_ITR3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02008}02008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SELECTION\_\_)\ ==\ TIM\_TS\_NONE))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02009}02009\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02010}\mbox{\hyperlink{group__TIM__Private__Macros_ga4389836fe0783c8661deb7b7d58dd217}{02010}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRIGGERPOLARITY(\_\_POLARITY\_\_)\ \ \ (((\_\_POLARITY\_\_)\ ==\ TIM\_TRIGGERPOLARITY\_INVERTED\ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02011}02011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_TRIGGERPOLARITY\_NONINVERTED)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02012}02012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_TRIGGERPOLARITY\_RISING\ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02013}02013\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_TRIGGERPOLARITY\_FALLING\ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02014}02014\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ TIM\_TRIGGERPOLARITY\_BOTHEDGE\ \ \ ))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02015}02015\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02016}\mbox{\hyperlink{group__TIM__Private__Macros_gac38c7d0c59f17b5a6d9ff01b82ddae43}{02016}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRIGGERPRESCALER(\_\_PRESCALER\_\_)\ (((\_\_PRESCALER\_\_)\ ==\ TIM\_TRIGGERPRESCALER\_DIV1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02017}02017\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_TRIGGERPRESCALER\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02018}02018\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_TRIGGERPRESCALER\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02019}02019\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ TIM\_TRIGGERPRESCALER\_DIV8))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02020}02020\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02021}\mbox{\hyperlink{group__TIM__Private__Macros_gab1d40d533bb6edb9920f682ab8b4f96a}{02021}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TRIGGERFILTER(\_\_ICFILTER\_\_)\ ((\_\_ICFILTER\_\_)\ <=\ 0xFU)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02022}02022\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02023}\mbox{\hyperlink{group__TIM__Private__Macros_ga6198cc86401c7b2ca26f5074847cda13}{02023}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_TI1SELECTION(\_\_TI1SELECTION\_\_)\ \ (((\_\_TI1SELECTION\_\_)\ ==\ TIM\_TI1SELECTION\_CH1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02024}02024\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TI1SELECTION\_\_)\ ==\ TIM\_TI1SELECTION\_XORCOMBINATION))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02025}02025\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02026}\mbox{\hyperlink{group__TIM__Private__Macros_ga58ca64223d434407d8e83ab34dd39f79}{02026}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_LENGTH(\_\_LENGTH\_\_)\ \ \ \ \ \ (((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_1TRANSFER)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02027}02027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_2TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02028}02028\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_3TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02029}02029\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_4TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02030}02030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_5TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02031}02031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_6TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02032}02032\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_7TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02033}02033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_8TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02034}02034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_9TRANSFERS)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02035}02035\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_10TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02036}02036\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_11TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02037}02037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_12TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02038}02038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_13TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02039}02039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_14TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02040}02040\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_15TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02041}02041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_16TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02042}02042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_17TRANSFERS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02043}02043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LENGTH\_\_)\ ==\ TIM\_DMABURSTLENGTH\_18TRANSFERS))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02044}02044\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02045}\mbox{\hyperlink{group__TIM__Private__Macros_ga86128a4ac02deae26cbf8597b5acb71f}{02045}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_DATA\_LENGTH(LENGTH)\ (((LENGTH)\ >=\ 0x1U)\ \&\&\ ((LENGTH)\ <\ 0x10000U))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02046}02046\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02047}\mbox{\hyperlink{group__TIM__Private__Macros_ga3844dc9afbc0894bf6ba16f1d3cb656c}{02047}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_IC\_FILTER(\_\_ICFILTER\_\_)\ \ \ ((\_\_ICFILTER\_\_)\ <=\ 0xFU)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02048}02048\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02049}\mbox{\hyperlink{group__TIM__Private__Macros_ga223fe03967fab834c92f4159fa2e2817}{02049}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DEADTIME(\_\_DEADTIME\_\_)\ \ \ \ ((\_\_DEADTIME\_\_)\ <=\ 0xFFU)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02050}02050\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02051}\mbox{\hyperlink{group__TIM__Private__Macros_ga4b2311c31b0866902e1ca922641aa1b2}{02051}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_SYSTEM(\_\_CONFIG\_\_)\ \ \ \ (((\_\_CONFIG\_\_)\ ==\ TIM\_BREAK\_SYSTEM\_ECC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02052}02052\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CONFIG\_\_)\ ==\ TIM\_BREAK\_SYSTEM\_PVD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02053}02053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CONFIG\_\_)\ ==\ TIM\_BREAK\_SYSTEM\_SRAM2\_PARITY\_ERROR)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02054}02054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CONFIG\_\_)\ ==\ TIM\_BREAK\_SYSTEM\_LOCKUP))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02055}02055\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02056}\mbox{\hyperlink{group__TIM__Private__Macros_ga44d4f84407e34dbd1ac3ccba12684975}{02056}}\ \textcolor{preprocessor}{\#define\ IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED(\_\_TRIGGER\_\_)\ (((\_\_TRIGGER\_\_)\ ==\ TIM\_SLAVEMODE\_TRIGGER)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02057}02057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TRIGGER\_\_)\ ==\ TIM\_SLAVEMODE\_COMBINED\_RESETTRIGGER))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02058}02058\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02059}\mbox{\hyperlink{group__TIM__Private__Macros_ga99724157918ca8b4d8babee1d8008dcb}{02059}}\ \textcolor{preprocessor}{\#define\ TIM\_SET\_ICPRESCALERVALUE(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_ICPSC\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02060}02060\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ (\_\_ICPSC\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02061}02061\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ |=\ ((\_\_ICPSC\_\_)\ <<\ 8U))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02062}02062\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ (\_\_ICPSC\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02063}02063\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ |=\ ((\_\_ICPSC\_\_)\ <<\ 8U)))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02064}02064\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02065}\mbox{\hyperlink{group__TIM__Private__Macros_ga18ded32faf42c8981c8d2970bb02e126}{02065}}\ \textcolor{preprocessor}{\#define\ TIM\_RESET\_ICPRESCALERVALUE(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02066}02066\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ \string~TIM\_CCMR1\_IC1PSC)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02067}02067\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR1\ \&=\ \string~TIM\_CCMR1\_IC2PSC)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02068}02068\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ \string~TIM\_CCMR2\_IC3PSC)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02069}02069\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCMR2\ \&=\ \string~TIM\_CCMR2\_IC4PSC))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02070}02070\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02071}\mbox{\hyperlink{group__TIM__Private__Macros_ga4321d7371ca3a8c18f96e925667a7b2f}{02071}}\ \textcolor{preprocessor}{\#define\ TIM\_SET\_CAPTUREPOLARITY(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_POLARITY\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02072}02072\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ |=\ (\_\_POLARITY\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02073}02073\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ |=\ ((\_\_POLARITY\_\_)\ <<\ 4U))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02074}02074\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ |=\ ((\_\_POLARITY\_\_)\ <<\ 8U))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02075}02075\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ |=\ (((\_\_POLARITY\_\_)\ <<\ 12U))))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02076}02076\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02077}\mbox{\hyperlink{group__TIM__Private__Macros_gada7535acf7e1f9b3e8e1dcca848871db}{02077}}\ \textcolor{preprocessor}{\#define\ TIM\_RESET\_CAPTUREPOLARITY(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02078}02078\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&=\ \string~(TIM\_CCER\_CC1P\ |\ TIM\_CCER\_CC1NP))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02079}02079\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&=\ \string~(TIM\_CCER\_CC2P\ |\ TIM\_CCER\_CC2NP))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02080}02080\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&=\ \string~(TIM\_CCER\_CC3P\ |\ TIM\_CCER\_CC3NP))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02081}02081\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CCER\ \&=\ \string~(TIM\_CCER\_CC4P\ |\ TIM\_CCER\_CC4NP)))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02082}02082\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02083}\mbox{\hyperlink{group__TIM__Private__Macros_gaefd768fd7120d0e8bc22cafc8303a930}{02083}}\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_STATE\_GET(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02084}02084\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelState[0]\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02085}02085\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelState[1]\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02086}02086\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelState[2]\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02087}02087\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelState[3]\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02088}02088\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_5)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelState[4]\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02089}02089\ \textcolor{preprocessor}{\ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[5])}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02090}02090\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02091}\mbox{\hyperlink{group__TIM__Private__Macros_ga9bf92b78a3dd534ed021a44a4a5824ff}{02091}}\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_STATE\_SET(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_CHANNEL\_STATE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02092}02092\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelState[0]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02093}02093\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelState[1]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02094}02094\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelState[2]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02095}02095\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_4)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelState[3]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02096}02096\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_5)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelState[4]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02097}02097\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>ChannelState[5]\ =\ (\_\_CHANNEL\_STATE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02098}02098\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02099}\mbox{\hyperlink{group__TIM__Private__Macros_gaf2bd9a020691eb1463c082546929ede0}{02099}}\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_STATE\_SET\_ALL(\_\_HANDLE\_\_,\ \ \_\_CHANNEL\_STATE\_\_)\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02100}02100\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[0]\ \ =\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02101}02101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02102}02102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[1]\ \ =\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02103}02103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02104}02104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[2]\ \ =\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02105}02105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02106}02106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[3]\ \ =\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02107}02107\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02108}02108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[4]\ \ =\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02109}02109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02110}02110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelState[5]\ \ =\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02111}02111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02112}02112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02113}02113\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02114}\mbox{\hyperlink{group__TIM__Private__Macros_ga3eda34765f4b4b6cd6d9004472685fda}{02114}}\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_N\_STATE\_GET(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02115}02115\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelNState[0]\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02116}02116\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelNState[1]\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02117}02117\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ (\_\_HANDLE\_\_)-\/>ChannelNState[2]\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02118}02118\ \textcolor{preprocessor}{\ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[3])}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02119}02119\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02120}\mbox{\hyperlink{group__TIM__Private__Macros_gabfd38a906ce1cd122128971e1c075645}{02120}}\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_N\_STATE\_SET(\_\_HANDLE\_\_,\ \_\_CHANNEL\_\_,\ \_\_CHANNEL\_STATE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02121}02121\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_1)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelNState[0]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02122}02122\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_2)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelNState[1]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02123}02123\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ TIM\_CHANNEL\_3)\ ?\ ((\_\_HANDLE\_\_)-\/>ChannelNState[2]\ =\ (\_\_CHANNEL\_STATE\_\_))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02124}02124\ \textcolor{preprocessor}{\ \ \ ((\_\_HANDLE\_\_)-\/>ChannelNState[3]\ =\ (\_\_CHANNEL\_STATE\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02125}02125\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02126}\mbox{\hyperlink{group__TIM__Private__Macros_ga7406c337229adde356e6c72931da578a}{02126}}\ \textcolor{preprocessor}{\#define\ TIM\_CHANNEL\_N\_STATE\_SET\_ALL(\_\_HANDLE\_\_,\ \ \_\_CHANNEL\_STATE\_\_)\ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02127}02127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[0]\ =\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02128}02128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02129}02129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[1]\ =\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02130}02130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02131}02131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[2]\ =\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02132}02132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02133}02133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>ChannelNState[3]\ =\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02134}02134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CHANNEL\_STATE\_\_);\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02135}02135\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02136}02136\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02140}02140\ \textcolor{comment}{/*\ End\ of\ private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02141}02141\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02142}02142\ \textcolor{comment}{/*\ Include\ TIM\ HAL\ Extended\ module\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02143}02143\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h}{stm32wlxx\_hal\_tim\_ex.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02144}02144\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02145}02145\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02154}02154\ \textcolor{comment}{/*\ Time\ Base\ functions\ ********************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02155}\mbox{\hyperlink{group__TIM__Exported__Functions__Group1_ga1b288eb68eb52c97b8d187cdd6e9088f}{02155}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group1_ga1b288eb68eb52c97b8d187cdd6e9088f}{HAL\_TIM\_Base\_Init}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02156}\mbox{\hyperlink{group__TIM__Exported__Functions__Group1_gaaf97adbc39e48456a1c83c54895de83b}{02156}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group1_gaaf97adbc39e48456a1c83c54895de83b}{HAL\_TIM\_Base\_DeInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02157}02157\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group1_ga818f4d5d1e2f417438d281b4ac9efb9c}{HAL\_TIM\_Base\_MspInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02158}02158\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group1_ga13352a6c9cb3225511e5f29dbb894e84}{HAL\_TIM\_Base\_MspDeInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02159}02159\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02160}\mbox{\hyperlink{group__TIM__Exported__Functions__Group1_gaf7e5ee80207a338050413e14f7bd24f9}{02160}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group1_gaf7e5ee80207a338050413e14f7bd24f9}{HAL\_TIM\_Base\_Start}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02161}\mbox{\hyperlink{group__TIM__Exported__Functions__Group1_ga78697261126cd2facc463b81e8c4b238}{02161}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group1_ga78697261126cd2facc463b81e8c4b238}{HAL\_TIM\_Base\_Stop}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02162}02162\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02163}\mbox{\hyperlink{group__TIM__Exported__Functions__Group1_gae517d80e2ac713069767df8e8915971e}{02163}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group1_gae517d80e2ac713069767df8e8915971e}{HAL\_TIM\_Base\_Start\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02164}\mbox{\hyperlink{group__TIM__Exported__Functions__Group1_ga19443605c97f15b5ede7d8337534ece4}{02164}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group1_ga19443605c97f15b5ede7d8337534ece4}{HAL\_TIM\_Base\_Stop\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02165}02165\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02166}\mbox{\hyperlink{group__TIM__Exported__Functions__Group1_ga8246aece4afe559642a6da298f7b157a}{02166}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group1_ga8246aece4afe559642a6da298f7b157a}{HAL\_TIM\_Base\_Start\_DMA}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ *pData,\ uint16\_t\ Length);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02167}\mbox{\hyperlink{group__TIM__Exported__Functions__Group1_ga7673776de6e35f5cbe887e62e13e87b5}{02167}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group1_ga7673776de6e35f5cbe887e62e13e87b5}{HAL\_TIM\_Base\_Stop\_DMA}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02176}02176\ \textcolor{comment}{/*\ Timer\ Output\ Compare\ functions\ *********************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02177}\mbox{\hyperlink{group__TIM__Exported__Functions__Group2_ga7541c3db71ec7c0b4b54afa473bdb19a}{02177}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group2_ga7541c3db71ec7c0b4b54afa473bdb19a}{HAL\_TIM\_OC\_Init}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02178}\mbox{\hyperlink{group__TIM__Exported__Functions__Group2_ga79f0c3e3015a81c535a578edc2fee8ca}{02178}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group2_ga79f0c3e3015a81c535a578edc2fee8ca}{HAL\_TIM\_OC\_DeInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02179}\mbox{\hyperlink{group__TIM__Exported__Functions__Group2_gab7ea7555b79c4544ad90dc6d063d2f13}{02179}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group2_gab7ea7555b79c4544ad90dc6d063d2f13}{HAL\_TIM\_OC\_MspInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02180}\mbox{\hyperlink{group__TIM__Exported__Functions__Group2_ga2f01705566708fcaceb32bcad01f7498}{02180}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group2_ga2f01705566708fcaceb32bcad01f7498}{HAL\_TIM\_OC\_MspDeInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02181}02181\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02182}\mbox{\hyperlink{group__TIM__Exported__Functions__Group2_ga5dbbafc75b341b79d29bc41f8ec15492}{02182}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group2_ga5dbbafc75b341b79d29bc41f8ec15492}{HAL\_TIM\_OC\_Start}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02183}\mbox{\hyperlink{group__TIM__Exported__Functions__Group2_ga9cb1f62afb99aea0db8cc28b378b68ad}{02183}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group2_ga9cb1f62afb99aea0db8cc28b378b68ad}{HAL\_TIM\_OC\_Stop}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02184}02184\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02185}\mbox{\hyperlink{group__TIM__Exported__Functions__Group2_gad3116f3b344392f7b947ff1218ba9ed8}{02185}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group2_gad3116f3b344392f7b947ff1218ba9ed8}{HAL\_TIM\_OC\_Start\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02186}\mbox{\hyperlink{group__TIM__Exported__Functions__Group2_gacc324ef35c0b207a8331c657d86fc1bd}{02186}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group2_gacc324ef35c0b207a8331c657d86fc1bd}{HAL\_TIM\_OC\_Stop\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02187}02187\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02188}\mbox{\hyperlink{group__TIM__Exported__Functions__Group2_ga6f961349029a84317b7734abbfb9a02c}{02188}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group2_ga6f961349029a84317b7734abbfb9a02c}{HAL\_TIM\_OC\_Start\_DMA}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel,\ uint32\_t\ *pData,\ uint16\_t\ Length);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02189}\mbox{\hyperlink{group__TIM__Exported__Functions__Group2_ga27f1f66d2d38ec428580a5feb3628c48}{02189}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group2_ga27f1f66d2d38ec428580a5feb3628c48}{HAL\_TIM\_OC\_Stop\_DMA}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02198}02198\ \textcolor{comment}{/*\ Timer\ PWM\ functions\ ********************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02199}\mbox{\hyperlink{group__TIM__Exported__Functions__Group3_ga25824b2eed564cc37a8983b99a83bdc7}{02199}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group3_ga25824b2eed564cc37a8983b99a83bdc7}{HAL\_TIM\_PWM\_Init}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02200}\mbox{\hyperlink{group__TIM__Exported__Functions__Group3_ga5bb7b197ace5bab9ef120163ff1520bd}{02200}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group3_ga5bb7b197ace5bab9ef120163ff1520bd}{HAL\_TIM\_PWM\_DeInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02201}\mbox{\hyperlink{group__TIM__Exported__Functions__Group3_gaf94d3d2003a4eebed73744ccd5c85974}{02201}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group3_gaf94d3d2003a4eebed73744ccd5c85974}{HAL\_TIM\_PWM\_MspInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02202}\mbox{\hyperlink{group__TIM__Exported__Functions__Group3_ga3abff1ab9a918c30db77c7890e6e2b07}{02202}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group3_ga3abff1ab9a918c30db77c7890e6e2b07}{HAL\_TIM\_PWM\_MspDeInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02203}02203\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02204}\mbox{\hyperlink{group__TIM__Exported__Functions__Group3_ga11da9bda53a5d21c293bb01da91e592d}{02204}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group3_ga11da9bda53a5d21c293bb01da91e592d}{HAL\_TIM\_PWM\_Start}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02205}\mbox{\hyperlink{group__TIM__Exported__Functions__Group3_gae087011858379feeb770ecb4568829d3}{02205}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group3_gae087011858379feeb770ecb4568829d3}{HAL\_TIM\_PWM\_Stop}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02206}02206\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02207}\mbox{\hyperlink{group__TIM__Exported__Functions__Group3_gaca1f5fbc35101d0fc7e8af31c9a0c26c}{02207}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group3_gaca1f5fbc35101d0fc7e8af31c9a0c26c}{HAL\_TIM\_PWM\_Start\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02208}\mbox{\hyperlink{group__TIM__Exported__Functions__Group3_ga0559af125dc5fb2bb183a6a4b86808b5}{02208}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group3_ga0559af125dc5fb2bb183a6a4b86808b5}{HAL\_TIM\_PWM\_Stop\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02209}02209\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02210}\mbox{\hyperlink{group__TIM__Exported__Functions__Group3_gaa4b542b3c0ae347ea580c9e7c8e88b17}{02210}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group3_gaa4b542b3c0ae347ea580c9e7c8e88b17}{HAL\_TIM\_PWM\_Start\_DMA}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel,\ uint32\_t\ *pData,\ uint16\_t\ Length);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02211}\mbox{\hyperlink{group__TIM__Exported__Functions__Group3_gad77367f9b8d8d17842a913f7d6ce274b}{02211}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group3_gad77367f9b8d8d17842a913f7d6ce274b}{HAL\_TIM\_PWM\_Stop\_DMA}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02220}02220\ \textcolor{comment}{/*\ Timer\ Input\ Capture\ functions\ **********************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02221}\mbox{\hyperlink{group__TIM__Exported__Functions__Group4_ga342aa1098891f55f59c7867afff589c1}{02221}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group4_ga342aa1098891f55f59c7867afff589c1}{HAL\_TIM\_IC\_Init}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02222}\mbox{\hyperlink{group__TIM__Exported__Functions__Group4_ga2fc9af96c4ec45ba9057e182012f3586}{02222}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group4_ga2fc9af96c4ec45ba9057e182012f3586}{HAL\_TIM\_IC\_DeInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02223}\mbox{\hyperlink{group__TIM__Exported__Functions__Group4_ga202723f23bc46b29b16145f9cceabbbb}{02223}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group4_ga202723f23bc46b29b16145f9cceabbbb}{HAL\_TIM\_IC\_MspInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02224}\mbox{\hyperlink{group__TIM__Exported__Functions__Group4_gad1aa484ec0f0559908d9d8128614e7ad}{02224}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group4_gad1aa484ec0f0559908d9d8128614e7ad}{HAL\_TIM\_IC\_MspDeInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02225}02225\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02226}\mbox{\hyperlink{group__TIM__Exported__Functions__Group4_gaab393018ca6f8fad04a815feb1796ce7}{02226}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group4_gaab393018ca6f8fad04a815feb1796ce7}{HAL\_TIM\_IC\_Start}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02227}\mbox{\hyperlink{group__TIM__Exported__Functions__Group4_ga1b5edb103cb27dbd5380e9b24d12658f}{02227}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group4_ga1b5edb103cb27dbd5380e9b24d12658f}{HAL\_TIM\_IC\_Stop}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02228}02228\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02229}\mbox{\hyperlink{group__TIM__Exported__Functions__Group4_gac0e3515f374ec6b9d30609cd683649d6}{02229}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group4_gac0e3515f374ec6b9d30609cd683649d6}{HAL\_TIM\_IC\_Start\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02230}\mbox{\hyperlink{group__TIM__Exported__Functions__Group4_gaf5664e207667c99ef50378813056e5f6}{02230}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group4_gaf5664e207667c99ef50378813056e5f6}{HAL\_TIM\_IC\_Stop\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02231}02231\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02232}\mbox{\hyperlink{group__TIM__Exported__Functions__Group4_gac3b7deffff43a8bdc3e2eea42115efff}{02232}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group4_gac3b7deffff43a8bdc3e2eea42115efff}{HAL\_TIM\_IC\_Start\_DMA}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel,\ uint32\_t\ *pData,\ uint16\_t\ Length);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02233}\mbox{\hyperlink{group__TIM__Exported__Functions__Group4_ga8e7dc17f058ef9c826774436d68f80b5}{02233}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group4_ga8e7dc17f058ef9c826774436d68f80b5}{HAL\_TIM\_IC\_Stop\_DMA}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02242}02242\ \textcolor{comment}{/*\ Timer\ One\ Pulse\ functions\ **************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02243}\mbox{\hyperlink{group__TIM__Exported__Functions__Group5_ga476d67a220c23ebdc69fac7b09dbaa72}{02243}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group5_ga476d67a220c23ebdc69fac7b09dbaa72}{HAL\_TIM\_OnePulse\_Init}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OnePulseMode);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02244}\mbox{\hyperlink{group__TIM__Exported__Functions__Group5_gae60b468b11199522c6c83a943439c7b7}{02244}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group5_gae60b468b11199522c6c83a943439c7b7}{HAL\_TIM\_OnePulse\_DeInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02245}\mbox{\hyperlink{group__TIM__Exported__Functions__Group5_ga6579726753cb2b769a21d10bec75219f}{02245}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group5_ga6579726753cb2b769a21d10bec75219f}{HAL\_TIM\_OnePulse\_MspInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02246}\mbox{\hyperlink{group__TIM__Exported__Functions__Group5_ga9b73c7135e8348613f30f3a4d84478e7}{02246}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group5_ga9b73c7135e8348613f30f3a4d84478e7}{HAL\_TIM\_OnePulse\_MspDeInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02247}02247\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02248}\mbox{\hyperlink{group__TIM__Exported__Functions__Group5_ga40e43e4f2484df59079e0316d6a6fd23}{02248}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group5_ga40e43e4f2484df59079e0316d6a6fd23}{HAL\_TIM\_OnePulse\_Start}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02249}\mbox{\hyperlink{group__TIM__Exported__Functions__Group5_gac7744a2a063e8bf2909319d70fc764fd}{02249}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group5_gac7744a2a063e8bf2909319d70fc764fd}{HAL\_TIM\_OnePulse\_Stop}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02250}02250\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02251}\mbox{\hyperlink{group__TIM__Exported__Functions__Group5_gafcde302725d20c6f992f26660d491bb9}{02251}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group5_gafcde302725d20c6f992f26660d491bb9}{HAL\_TIM\_OnePulse\_Start\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02252}\mbox{\hyperlink{group__TIM__Exported__Functions__Group5_ga6bbce5414404228fde71dadd8d1cddc7}{02252}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group5_ga6bbce5414404228fde71dadd8d1cddc7}{HAL\_TIM\_OnePulse\_Stop\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ OutputChannel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02261}02261\ \textcolor{comment}{/*\ Timer\ Encoder\ functions\ ****************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02262}\mbox{\hyperlink{group__TIM__Exported__Functions__Group6_ga16beb79937c32f993bbc4fdc1e492c52}{02262}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group6_ga16beb79937c32f993bbc4fdc1e492c52}{HAL\_TIM\_Encoder\_Init}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ \ \mbox{\hyperlink{structTIM__Encoder__InitTypeDef}{TIM\_Encoder\_InitTypeDef}}\ *sConfig);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02263}\mbox{\hyperlink{group__TIM__Exported__Functions__Group6_gaaf99281fd7635e20c08e48bfc9ea11e3}{02263}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group6_gaaf99281fd7635e20c08e48bfc9ea11e3}{HAL\_TIM\_Encoder\_DeInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02264}\mbox{\hyperlink{group__TIM__Exported__Functions__Group6_ga1a8e1103bfcc56c2626ed5cf546391d1}{02264}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group6_ga1a8e1103bfcc56c2626ed5cf546391d1}{HAL\_TIM\_Encoder\_MspInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02265}\mbox{\hyperlink{group__TIM__Exported__Functions__Group6_ga77c8216735a5b1374ea948737eed8a18}{02265}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group6_ga77c8216735a5b1374ea948737eed8a18}{HAL\_TIM\_Encoder\_MspDeInit}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02266}02266\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02267}\mbox{\hyperlink{group__TIM__Exported__Functions__Group6_ga6450b21fa2bf6bf71a0f85c0a1519e21}{02267}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group6_ga6450b21fa2bf6bf71a0f85c0a1519e21}{HAL\_TIM\_Encoder\_Start}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02268}\mbox{\hyperlink{group__TIM__Exported__Functions__Group6_ga2d603e9167803b080be1f2915e972bbf}{02268}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group6_ga2d603e9167803b080be1f2915e972bbf}{HAL\_TIM\_Encoder\_Stop}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02269}02269\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02270}\mbox{\hyperlink{group__TIM__Exported__Functions__Group6_ga9a573a3203752709841acab8412f541e}{02270}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group6_ga9a573a3203752709841acab8412f541e}{HAL\_TIM\_Encoder\_Start\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02271}\mbox{\hyperlink{group__TIM__Exported__Functions__Group6_gac07923b4764255a1e0b82c975689542d}{02271}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group6_gac07923b4764255a1e0b82c975689542d}{HAL\_TIM\_Encoder\_Stop\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02272}02272\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ DMA\ */}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02273}\mbox{\hyperlink{group__TIM__Exported__Functions__Group6_ga8b9798534ad0917d31d581afe720d8cf}{02273}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group6_ga8b9798534ad0917d31d581afe720d8cf}{HAL\_TIM\_Encoder\_Start\_DMA}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel,\ uint32\_t\ *pData1,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02274}02274\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ *pData2,\ uint16\_t\ Length);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02275}\mbox{\hyperlink{group__TIM__Exported__Functions__Group6_ga12ea48505e269532feff5b64f605b56f}{02275}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group6_ga12ea48505e269532feff5b64f605b56f}{HAL\_TIM\_Encoder\_Stop\_DMA}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02284}02284\ \textcolor{comment}{/*\ Interrupt\ Handler\ functions\ \ ***********************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02285}\mbox{\hyperlink{group__TIM__Exported__Functions__Group7_ga2dc3ef34340412aa8a01d734d2ff8f88}{02285}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group7_ga2dc3ef34340412aa8a01d734d2ff8f88}{HAL\_TIM\_IRQHandler}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02294}02294\ \textcolor{comment}{/*\ Control\ functions\ \ *********************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02295}\mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga6e22dfc93b7569da087a115348c3182f}{02295}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga6e22dfc93b7569da087a115348c3182f}{HAL\_TIM\_OC\_ConfigChannel}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{structTIM__OC__InitTypeDef}{TIM\_OC\_InitTypeDef}}\ *sConfig,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02296}\mbox{\hyperlink{group__TIM__Exported__Functions__Group8_gac14a4959f65f51a54e8ff511242e2131}{02296}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group8_gac14a4959f65f51a54e8ff511242e2131}{HAL\_TIM\_PWM\_ConfigChannel}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{structTIM__OC__InitTypeDef}{TIM\_OC\_InitTypeDef}}\ *sConfig,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02297}\mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga34805dabaf748c6eb823275dad2f19f5}{02297}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga34805dabaf748c6eb823275dad2f19f5}{HAL\_TIM\_IC\_ConfigChannel}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{structTIM__IC__InitTypeDef}{TIM\_IC\_InitTypeDef}}\ *sConfig,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02298}\mbox{\hyperlink{group__TIM__Exported__Functions__Group8_gaefb1913440053c45a4f9a50a8c05c6be}{02298}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group8_gaefb1913440053c45a4f9a50a8c05c6be}{HAL\_TIM\_OnePulse\_ConfigChannel}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{structTIM__OnePulse__InitTypeDef}{TIM\_OnePulse\_InitTypeDef}}\ *sConfig,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02299}02299\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ OutputChannel,\ \ uint32\_t\ InputChannel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02300}\mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga0b960485369b4ebb1e5d41e5e9e49770}{02300}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga0b960485369b4ebb1e5d41e5e9e49770}{HAL\_TIM\_ConfigOCrefClear}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{structTIM__ClearInputConfigTypeDef}{TIM\_ClearInputConfigTypeDef}}\ *sClearInputConfig,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02301}02301\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02302}\mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga43403d13849f71285ea1da3f3cb1381f}{02302}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga43403d13849f71285ea1da3f3cb1381f}{HAL\_TIM\_ConfigClockSource}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{structTIM__ClockConfigTypeDef}{TIM\_ClockConfigTypeDef}}\ *sClockSourceConfig);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02303}\mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga7dfab2adafd2f2e315a9531f1150c201}{02303}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga7dfab2adafd2f2e315a9531f1150c201}{HAL\_TIM\_ConfigTI1Input}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ TI1\_Selection);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02304}\mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga807bb9a9888b0939f6060b06c624df1b}{02304}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga807bb9a9888b0939f6060b06c624df1b}{HAL\_TIM\_SlaveConfigSynchro}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{structTIM__SlaveConfigTypeDef}{TIM\_SlaveConfigTypeDef}}\ *sSlaveConfig);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02305}\mbox{\hyperlink{group__TIM__Exported__Functions__Group8_gaceeb45044aea466d267537e7f35d9e3d}{02305}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group8_gaceeb45044aea466d267537e7f35d9e3d}{HAL\_TIM\_SlaveConfigSynchro\_IT}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ \mbox{\hyperlink{structTIM__SlaveConfigTypeDef}{TIM\_SlaveConfigTypeDef}}\ *sSlaveConfig);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02306}\mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga8d1a48bb07dcf9030de10b9c6918087c}{02306}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga8d1a48bb07dcf9030de10b9c6918087c}{HAL\_TIM\_DMABurst\_WriteStart}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BurstBaseAddress,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02307}02307\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BurstRequestSrc,\ uint32\_t\ \ *BurstBuffer,\ uint32\_t\ \ BurstLength);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02308}\mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga957966339aa258a36b4bae550ad854cb}{02308}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga957966339aa258a36b4bae550ad854cb}{HAL\_TIM\_DMABurst\_MultiWriteStart}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BurstBaseAddress,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02309}02309\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BurstRequestSrc,\ uint32\_t\ *BurstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02310}02310\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BurstLength,\ \ uint32\_t\ DataLength);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02311}\mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga8f5649baaf219f2559bbe9e8e2c3658e}{02311}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga8f5649baaf219f2559bbe9e8e2c3658e}{HAL\_TIM\_DMABurst\_WriteStop}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BurstRequestSrc);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02312}\mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga39c612c473747448615e2e3cb2668224}{02312}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga39c612c473747448615e2e3cb2668224}{HAL\_TIM\_DMABurst\_ReadStart}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BurstBaseAddress,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02313}02313\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BurstRequestSrc,\ uint32\_t\ \ *BurstBuffer,\ uint32\_t\ \ BurstLength);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02314}\mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga741807469bb3349d9a63fb492d277b41}{02314}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga741807469bb3349d9a63fb492d277b41}{HAL\_TIM\_DMABurst\_MultiReadStart}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BurstBaseAddress,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02315}02315\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ BurstRequestSrc,\ uint32\_t\ \ *BurstBuffer,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02316}02316\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ \ BurstLength,\ uint32\_t\ \ DataLength);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02317}\mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga41cfa290ee87229cba1962e78e2a9d01}{02317}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga41cfa290ee87229cba1962e78e2a9d01}{HAL\_TIM\_DMABurst\_ReadStop}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ BurstRequestSrc);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02318}\mbox{\hyperlink{group__TIM__Exported__Functions__Group8_gab4a60fe7cbb64a321bdce2ee1b9c8730}{02318}}\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group8_gab4a60fe7cbb64a321bdce2ee1b9c8730}{HAL\_TIM\_GenerateEvent}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ EventSource);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02319}\mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga6528480e73e4e51d5ce8aaca00d64d13}{02319}}\ uint32\_t\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group8_ga6528480e73e4e51d5ce8aaca00d64d13}{HAL\_TIM\_ReadCapturedValue}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02328}02328\ \textcolor{comment}{/*\ Callback\ in\ non\ blocking\ modes\ (Interrupt\ and\ DMA)\ *************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02329}\mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga8a3b0ad512a6e6c6157440b68d395eac}{02329}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga8a3b0ad512a6e6c6157440b68d395eac}{HAL\_TIM\_PeriodElapsedCallback}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02330}\mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga1f7478d689916e5888f62f97cf4acef3}{02330}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga1f7478d689916e5888f62f97cf4acef3}{HAL\_TIM\_PeriodElapsedHalfCpltCallback}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02331}\mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga1fc39499fe9db8b7fb88005e9f107a36}{02331}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga1fc39499fe9db8b7fb88005e9f107a36}{HAL\_TIM\_OC\_DelayElapsedCallback}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02332}\mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga77a2401a35ddd9bd0b8fc28331b81381}{02332}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga77a2401a35ddd9bd0b8fc28331b81381}{HAL\_TIM\_IC\_CaptureCallback}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02333}\mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga25ada83fb758075401f1bb9ba1925322}{02333}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga25ada83fb758075401f1bb9ba1925322}{HAL\_TIM\_IC\_CaptureHalfCpltCallback}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02334}\mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga07e5fc4d223b16bec2fd6bed547cf91d}{02334}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga07e5fc4d223b16bec2fd6bed547cf91d}{HAL\_TIM\_PWM\_PulseFinishedCallback}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02335}\mbox{\hyperlink{group__TIM__Exported__Functions__Group9_gaf669ea0eacb07d5fee199704b612841f}{02335}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group9_gaf669ea0eacb07d5fee199704b612841f}{HAL\_TIM\_PWM\_PulseFinishedHalfCpltCallback}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02336}\mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga189577c72b1963671b26820d8161d678}{02336}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga189577c72b1963671b26820d8161d678}{HAL\_TIM\_TriggerCallback}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02337}\mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga6fb4827960b3fcbc72f81152c3c7a2c3}{02337}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga6fb4827960b3fcbc72f81152c3c7a2c3}{HAL\_TIM\_TriggerHalfCpltCallback}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02338}\mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga6f0868af383d592940700dbb52fac016}{02338}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group9_ga6f0868af383d592940700dbb52fac016}{HAL\_TIM\_ErrorCallback}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02339}02339\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02340}02340\ \textcolor{comment}{/*\ Callbacks\ Register/UnRegister\ functions\ \ ***********************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02341}02341\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02342}02342\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_RegisterCallback(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ HAL\_TIM\_CallbackIDTypeDef\ CallbackID,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02343}02343\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pTIM\_CallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02344}02344\ \mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_TIM\_UnRegisterCallback(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ HAL\_TIM\_CallbackIDTypeDef\ CallbackID);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02345}02345\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02346}02346\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02355}02355\ \textcolor{comment}{/*\ Peripheral\ State\ functions\ \ ************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02356}\mbox{\hyperlink{group__TIM__Exported__Functions__Group10_gabf71ed10e30d23139f7b327878901c89}{02356}}\ \mbox{\hyperlink{group__TIM__Exported__Types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group10_gabf71ed10e30d23139f7b327878901c89}{HAL\_TIM\_Base\_GetState}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02357}\mbox{\hyperlink{group__TIM__Exported__Functions__Group10_ga9dbca6a4ca949a13fda097d9cc7959a0}{02357}}\ \mbox{\hyperlink{group__TIM__Exported__Types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group10_ga9dbca6a4ca949a13fda097d9cc7959a0}{HAL\_TIM\_OC\_GetState}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02358}\mbox{\hyperlink{group__TIM__Exported__Functions__Group10_ga207c64afb37d15e35b5380d4805e6eaf}{02358}}\ \mbox{\hyperlink{group__TIM__Exported__Types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group10_ga207c64afb37d15e35b5380d4805e6eaf}{HAL\_TIM\_PWM\_GetState}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02359}\mbox{\hyperlink{group__TIM__Exported__Functions__Group10_ga8f6d20b8e4f3255f1f0f3ced8ea684e8}{02359}}\ \mbox{\hyperlink{group__TIM__Exported__Types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group10_ga8f6d20b8e4f3255f1f0f3ced8ea684e8}{HAL\_TIM\_IC\_GetState}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02360}\mbox{\hyperlink{group__TIM__Exported__Functions__Group10_gab66fcfc1ee00512f50ef56f4397a0e9f}{02360}}\ \mbox{\hyperlink{group__TIM__Exported__Types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group10_gab66fcfc1ee00512f50ef56f4397a0e9f}{HAL\_TIM\_OnePulse\_GetState}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02361}\mbox{\hyperlink{group__TIM__Exported__Functions__Group10_ga1925971e419b85db7fed57919ba765ef}{02361}}\ \mbox{\hyperlink{group__TIM__Exported__Types_gae0994cf5970e56ca4903e9151f40010c}{HAL\_TIM\_StateTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group10_ga1925971e419b85db7fed57919ba765ef}{HAL\_TIM\_Encoder\_GetState}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02362}02362\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02363}02363\ \textcolor{comment}{/*\ Peripheral\ Channel\ state\ functions\ \ ************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02364}\mbox{\hyperlink{group__TIM__Exported__Functions__Group10_ga59769a997e85351e1b32ee5244b86df6}{02364}}\ \mbox{\hyperlink{group__TIM__Exported__Types_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\_TIM\_ActiveChannel}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group10_ga59769a997e85351e1b32ee5244b86df6}{HAL\_TIM\_GetActiveChannel}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02365}\mbox{\hyperlink{group__TIM__Exported__Functions__Group10_gacae2a7b08fe873c9c16b523d0d6b8355}{02365}}\ \mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{HAL\_TIM\_ChannelStateTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group10_gacae2a7b08fe873c9c16b523d0d6b8355}{HAL\_TIM\_GetChannelState}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim,\ \ uint32\_t\ Channel);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02366}\mbox{\hyperlink{group__TIM__Exported__Functions__Group10_ga7d71f889d3b0ab0d08c5830cdf96b1f6}{02366}}\ \mbox{\hyperlink{group__TIM__Exported__Types_ga9b87df539778a60ea940a9d5ba793f7c}{HAL\_TIM\_DMABurstStateTypeDef}}\ \mbox{\hyperlink{group__TIM__Exported__Functions__Group10_ga7d71f889d3b0ab0d08c5830cdf96b1f6}{HAL\_TIM\_DMABurstState}}(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02374}02374\ \textcolor{comment}{/*\ End\ of\ exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02375}02375\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02376}02376\ \textcolor{comment}{/*\ Private\ functions-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02380}\mbox{\hyperlink{group__TIM__Private__Functions_ga057e4b4da135186e8fb88327c5fd0684}{02380}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Private__Functions_ga057e4b4da135186e8fb88327c5fd0684}{TIM\_Base\_SetConfig}}(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ \mbox{\hyperlink{structTIM__Base__InitTypeDef}{TIM\_Base\_InitTypeDef}}\ *Structure);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02381}\mbox{\hyperlink{group__TIM__Private__Functions_ga83c847710a92f0558c862dd0dc889ff3}{02381}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Private__Functions_ga83c847710a92f0558c862dd0dc889ff3}{TIM\_TI1\_SetConfig}}(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ TIM\_ICPolarity,\ uint32\_t\ TIM\_ICSelection,\ uint32\_t\ TIM\_ICFilter);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02382}\mbox{\hyperlink{group__TIM__Private__Functions_ga20370137a5c000fa4739d30669e67b8c}{02382}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Private__Functions_ga20370137a5c000fa4739d30669e67b8c}{TIM\_OC2\_SetConfig}}(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ \mbox{\hyperlink{structTIM__OC__InitTypeDef}{TIM\_OC\_InitTypeDef}}\ *OC\_Config);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02383}\mbox{\hyperlink{group__TIM__Private__Functions_ga0dc6b90093e2510142a5b21d75e025e0}{02383}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Private__Functions_ga0dc6b90093e2510142a5b21d75e025e0}{TIM\_ETR\_SetConfig}}(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ TIM\_ExtTRGPrescaler,}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02384}02384\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ TIM\_ExtTRGPolarity,\ uint32\_t\ ExtTRGFilter);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02385}02385\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02386}\mbox{\hyperlink{group__TIM__Private__Functions_ga8bfc333f26980f4e473a75cdb45de292}{02386}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Private__Functions_ga8bfc333f26980f4e473a75cdb45de292}{TIM\_DMADelayPulseHalfCplt}}(\mbox{\hyperlink{struct____DMA__HandleTypeDef}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02387}\mbox{\hyperlink{group__TIM__Private__Functions_gaa112bee5279feee040c1ea9e283f7378}{02387}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Private__Functions_gaa112bee5279feee040c1ea9e283f7378}{TIM\_DMAError}}(\mbox{\hyperlink{struct____DMA__HandleTypeDef}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02388}\mbox{\hyperlink{group__TIM__Private__Functions_ga60b9c315720fddb3db32299f05f7d712}{02388}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Private__Functions_ga60b9c315720fddb3db32299f05f7d712}{TIM\_DMACaptureCplt}}(\mbox{\hyperlink{struct____DMA__HandleTypeDef}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02389}\mbox{\hyperlink{group__TIM__Private__Functions_ga2c2f2f092eaa9414661422f06fdc56a0}{02389}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Private__Functions_ga2c2f2f092eaa9414661422f06fdc56a0}{TIM\_DMACaptureHalfCplt}}(\mbox{\hyperlink{struct____DMA__HandleTypeDef}{DMA\_HandleTypeDef}}\ *hdma);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02390}\mbox{\hyperlink{group__TIM__Private__Functions_ga7fcc6d5ca311c37f5d0250687c899924}{02390}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__TIM__Private__Functions_ga7fcc6d5ca311c37f5d0250687c899924}{TIM\_CCxChannelCmd}}(\mbox{\hyperlink{structTIM__TypeDef}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ChannelState);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02391}02391\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02392}02392\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02393}02393\ \textcolor{keywordtype}{void}\ TIM\_ResetCallback(\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\_HandleTypeDef}}\ *htim);}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02394}02394\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_TIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02395}02395\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02399}02399\ \textcolor{comment}{/*\ End\ of\ private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02400}02400\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02409}02409\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02410}02410\ \}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02411}02411\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02412}02412\ }
\DoxyCodeLine{\Hypertarget{stm32wlxx__hal__tim_8h_source_l02413}02413\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32WLxx\_HAL\_TIM\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
