// Seed: 1888293294
module module_0 ();
  logic [7:0] id_1;
  assign module_1.id_0 = 0;
  assign id_2.id_2 = -1;
  wor id_3, id_4;
  assign id_1[1 :-1][-1] = ~id_3;
endmodule
module module_1 (
    output logic id_0
);
  id_2 :
  assert property (@(posedge 1) 1 && id_2) begin : LABEL_0
    @(posedge id_2) if (1) $display(id_2);
    id_0 <= id_2.id_2;
    id_0 <= id_2;
    if (-1) @(posedge -1);
    else @(negedge id_2) id_0 <= id_2;
  end
  wire id_3, id_4;
  module_0 modCall_1 ();
endmodule
