#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x25189a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2565570 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x2516cd0 .functor NOT 1, L_0x258fe20, C4<0>, C4<0>, C4<0>;
L_0x2530c30 .functor XOR 8, L_0x258f9b0, L_0x258fb70, C4<00000000>, C4<00000000>;
L_0x2566990 .functor XOR 8, L_0x2530c30, L_0x258fcb0, C4<00000000>, C4<00000000>;
v0x258d590_0 .net *"_ivl_10", 7 0, L_0x258fcb0;  1 drivers
v0x258d690_0 .net *"_ivl_12", 7 0, L_0x2566990;  1 drivers
v0x258d770_0 .net *"_ivl_2", 7 0, L_0x258f910;  1 drivers
v0x258d830_0 .net *"_ivl_4", 7 0, L_0x258f9b0;  1 drivers
v0x258d910_0 .net *"_ivl_6", 7 0, L_0x258fb70;  1 drivers
v0x258da40_0 .net *"_ivl_8", 7 0, L_0x2530c30;  1 drivers
v0x258db20_0 .net "areset", 0 0, L_0x25170e0;  1 drivers
v0x258dbc0_0 .var "clk", 0 0;
v0x258dc60_0 .net "predict_history_dut", 6 0, v0x258c920_0;  1 drivers
v0x258ddb0_0 .net "predict_history_ref", 6 0, L_0x258f780;  1 drivers
v0x258de50_0 .net "predict_pc", 6 0, L_0x258ea10;  1 drivers
v0x258def0_0 .net "predict_taken_dut", 0 0, v0x258cb60_0;  1 drivers
v0x258df90_0 .net "predict_taken_ref", 0 0, L_0x258f5c0;  1 drivers
v0x258e030_0 .net "predict_valid", 0 0, v0x2589850_0;  1 drivers
v0x258e0d0_0 .var/2u "stats1", 223 0;
v0x258e170_0 .var/2u "strobe", 0 0;
v0x258e230_0 .net "tb_match", 0 0, L_0x258fe20;  1 drivers
v0x258e3e0_0 .net "tb_mismatch", 0 0, L_0x2516cd0;  1 drivers
v0x258e480_0 .net "train_history", 6 0, L_0x258efc0;  1 drivers
v0x258e540_0 .net "train_mispredicted", 0 0, L_0x258ee60;  1 drivers
v0x258e5e0_0 .net "train_pc", 6 0, L_0x258f150;  1 drivers
v0x258e6a0_0 .net "train_taken", 0 0, L_0x258ec40;  1 drivers
v0x258e740_0 .net "train_valid", 0 0, v0x258a1d0_0;  1 drivers
v0x258e7e0_0 .net "wavedrom_enable", 0 0, v0x258a2a0_0;  1 drivers
v0x258e880_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x258a340_0;  1 drivers
v0x258e920_0 .net "wavedrom_title", 511 0, v0x258a420_0;  1 drivers
L_0x258f910 .concat [ 7 1 0 0], L_0x258f780, L_0x258f5c0;
L_0x258f9b0 .concat [ 7 1 0 0], L_0x258f780, L_0x258f5c0;
L_0x258fb70 .concat [ 7 1 0 0], v0x258c920_0, v0x258cb60_0;
L_0x258fcb0 .concat [ 7 1 0 0], L_0x258f780, L_0x258f5c0;
L_0x258fe20 .cmp/eeq 8, L_0x258f910, L_0x2566990;
S_0x251aa10 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x2565570;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x251c410 .param/l "LNT" 0 3 22, C4<01>;
P_0x251c450 .param/l "LT" 0 3 22, C4<10>;
P_0x251c490 .param/l "SNT" 0 3 22, C4<00>;
P_0x251c4d0 .param/l "ST" 0 3 22, C4<11>;
P_0x251c510 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x25175c0 .functor XOR 7, v0x25879f0_0, L_0x258ea10, C4<0000000>, C4<0000000>;
L_0x2541ec0 .functor XOR 7, L_0x258efc0, L_0x258f150, C4<0000000>, C4<0000000>;
v0x2555250_0 .net *"_ivl_11", 0 0, L_0x258f4d0;  1 drivers
L_0x7f865ac851c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2555520_0 .net *"_ivl_12", 0 0, L_0x7f865ac851c8;  1 drivers
L_0x7f865ac85210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2516d40_0 .net *"_ivl_16", 6 0, L_0x7f865ac85210;  1 drivers
v0x2516f80_0 .net *"_ivl_4", 1 0, L_0x258f2e0;  1 drivers
v0x2517150_0 .net *"_ivl_6", 8 0, L_0x258f3e0;  1 drivers
L_0x7f865ac85180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x25176b0_0 .net *"_ivl_9", 1 0, L_0x7f865ac85180;  1 drivers
v0x25876d0_0 .net "areset", 0 0, L_0x25170e0;  alias, 1 drivers
v0x2587790_0 .net "clk", 0 0, v0x258dbc0_0;  1 drivers
v0x2587850 .array "pht", 0 127, 1 0;
v0x2587910_0 .net "predict_history", 6 0, L_0x258f780;  alias, 1 drivers
v0x25879f0_0 .var "predict_history_r", 6 0;
v0x2587ad0_0 .net "predict_index", 6 0, L_0x25175c0;  1 drivers
v0x2587bb0_0 .net "predict_pc", 6 0, L_0x258ea10;  alias, 1 drivers
v0x2587c90_0 .net "predict_taken", 0 0, L_0x258f5c0;  alias, 1 drivers
v0x2587d50_0 .net "predict_valid", 0 0, v0x2589850_0;  alias, 1 drivers
v0x2587e10_0 .net "train_history", 6 0, L_0x258efc0;  alias, 1 drivers
v0x2587ef0_0 .net "train_index", 6 0, L_0x2541ec0;  1 drivers
v0x2587fd0_0 .net "train_mispredicted", 0 0, L_0x258ee60;  alias, 1 drivers
v0x2588090_0 .net "train_pc", 6 0, L_0x258f150;  alias, 1 drivers
v0x2588170_0 .net "train_taken", 0 0, L_0x258ec40;  alias, 1 drivers
v0x2588230_0 .net "train_valid", 0 0, v0x258a1d0_0;  alias, 1 drivers
E_0x25278b0 .event posedge, v0x25876d0_0, v0x2587790_0;
L_0x258f2e0 .array/port v0x2587850, L_0x258f3e0;
L_0x258f3e0 .concat [ 7 2 0 0], L_0x25175c0, L_0x7f865ac85180;
L_0x258f4d0 .part L_0x258f2e0, 1, 1;
L_0x258f5c0 .functor MUXZ 1, L_0x7f865ac851c8, L_0x258f4d0, v0x2589850_0, C4<>;
L_0x258f780 .functor MUXZ 7, L_0x7f865ac85210, v0x25879f0_0, v0x2589850_0, C4<>;
S_0x25411f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x251aa10;
 .timescale -12 -12;
v0x2554e30_0 .var/i "i", 31 0;
S_0x2588450 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x2565570;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x2588600 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x25170e0 .functor BUFZ 1, v0x2589920_0, C4<0>, C4<0>, C4<0>;
L_0x7f865ac850a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x25890e0_0 .net *"_ivl_10", 0 0, L_0x7f865ac850a8;  1 drivers
L_0x7f865ac850f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x25891c0_0 .net *"_ivl_14", 6 0, L_0x7f865ac850f0;  1 drivers
L_0x7f865ac85138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x25892a0_0 .net *"_ivl_18", 6 0, L_0x7f865ac85138;  1 drivers
L_0x7f865ac85018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2589360_0 .net *"_ivl_2", 6 0, L_0x7f865ac85018;  1 drivers
L_0x7f865ac85060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2589440_0 .net *"_ivl_6", 0 0, L_0x7f865ac85060;  1 drivers
v0x2589570_0 .net "areset", 0 0, L_0x25170e0;  alias, 1 drivers
v0x2589610_0 .net "clk", 0 0, v0x258dbc0_0;  alias, 1 drivers
v0x25896e0_0 .net "predict_pc", 6 0, L_0x258ea10;  alias, 1 drivers
v0x25897b0_0 .var "predict_pc_r", 6 0;
v0x2589850_0 .var "predict_valid", 0 0;
v0x2589920_0 .var "reset", 0 0;
v0x25899c0_0 .net "tb_match", 0 0, L_0x258fe20;  alias, 1 drivers
v0x2589a80_0 .net "train_history", 6 0, L_0x258efc0;  alias, 1 drivers
v0x2589b70_0 .var "train_history_r", 6 0;
v0x2589c30_0 .net "train_mispredicted", 0 0, L_0x258ee60;  alias, 1 drivers
v0x2589d00_0 .var "train_mispredicted_r", 0 0;
v0x2589da0_0 .net "train_pc", 6 0, L_0x258f150;  alias, 1 drivers
v0x2589fa0_0 .var "train_pc_r", 6 0;
v0x258a060_0 .net "train_taken", 0 0, L_0x258ec40;  alias, 1 drivers
v0x258a130_0 .var "train_taken_r", 0 0;
v0x258a1d0_0 .var "train_valid", 0 0;
v0x258a2a0_0 .var "wavedrom_enable", 0 0;
v0x258a340_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x258a420_0 .var "wavedrom_title", 511 0;
E_0x2526d50/0 .event negedge, v0x2587790_0;
E_0x2526d50/1 .event posedge, v0x2587790_0;
E_0x2526d50 .event/or E_0x2526d50/0, E_0x2526d50/1;
L_0x258ea10 .functor MUXZ 7, L_0x7f865ac85018, v0x25897b0_0, v0x2589850_0, C4<>;
L_0x258ec40 .functor MUXZ 1, L_0x7f865ac85060, v0x258a130_0, v0x258a1d0_0, C4<>;
L_0x258ee60 .functor MUXZ 1, L_0x7f865ac850a8, v0x2589d00_0, v0x258a1d0_0, C4<>;
L_0x258efc0 .functor MUXZ 7, L_0x7f865ac850f0, v0x2589b70_0, v0x258a1d0_0, C4<>;
L_0x258f150 .functor MUXZ 7, L_0x7f865ac85138, v0x2589fa0_0, v0x258a1d0_0, C4<>;
S_0x25886c0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x2588450;
 .timescale -12 -12;
v0x2588920_0 .var/2u "arfail", 0 0;
v0x2588a00_0 .var "async", 0 0;
v0x2588ac0_0 .var/2u "datafail", 0 0;
v0x2588b60_0 .var/2u "srfail", 0 0;
E_0x2526b00 .event posedge, v0x2587790_0;
E_0x25089f0 .event negedge, v0x2587790_0;
TD_tb.stim1.reset_test ;
    %wait E_0x2526b00;
    %wait E_0x2526b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2589920_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2526b00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x25089f0;
    %load/vec4 v0x25899c0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2588ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2589920_0, 0;
    %wait E_0x2526b00;
    %load/vec4 v0x25899c0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2588920_0, 0, 1;
    %wait E_0x2526b00;
    %load/vec4 v0x25899c0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2588b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2589920_0, 0;
    %load/vec4 v0x2588b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x2588920_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x2588a00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x2588ac0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x2588a00_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x2588c20 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x2588450;
 .timescale -12 -12;
v0x2588e20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2588f00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x2588450;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x258a6a0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x2565570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x258b5a0_0 .net "areset", 0 0, L_0x25170e0;  alias, 1 drivers
v0x258b6b0_0 .net "clk", 0 0, v0x258dbc0_0;  alias, 1 drivers
v0x258b7c0_0 .var "global_history", 6 0;
v0x258b860 .array "pht", 0 127, 1 0;
v0x258c920_0 .var "predict_history", 6 0;
v0x258ca50_0 .net "predict_pc", 6 0, L_0x258ea10;  alias, 1 drivers
v0x258cb60_0 .var "predict_taken", 0 0;
v0x258cc20_0 .net "predict_valid", 0 0, v0x2589850_0;  alias, 1 drivers
v0x258cd10_0 .net "train_history", 6 0, L_0x258efc0;  alias, 1 drivers
v0x258cdd0_0 .net "train_mispredicted", 0 0, L_0x258ee60;  alias, 1 drivers
v0x258cec0_0 .net "train_pc", 6 0, L_0x258f150;  alias, 1 drivers
v0x258cfd0_0 .net "train_taken", 0 0, L_0x258ec40;  alias, 1 drivers
v0x258d0c0_0 .net "train_valid", 0 0, v0x258a1d0_0;  alias, 1 drivers
v0x258b860_0 .array/port v0x258b860, 0;
E_0x256d3f0/0 .event anyedge, v0x2587d50_0, v0x258b7c0_0, v0x2587bb0_0, v0x258b860_0;
v0x258b860_1 .array/port v0x258b860, 1;
v0x258b860_2 .array/port v0x258b860, 2;
v0x258b860_3 .array/port v0x258b860, 3;
v0x258b860_4 .array/port v0x258b860, 4;
E_0x256d3f0/1 .event anyedge, v0x258b860_1, v0x258b860_2, v0x258b860_3, v0x258b860_4;
v0x258b860_5 .array/port v0x258b860, 5;
v0x258b860_6 .array/port v0x258b860, 6;
v0x258b860_7 .array/port v0x258b860, 7;
v0x258b860_8 .array/port v0x258b860, 8;
E_0x256d3f0/2 .event anyedge, v0x258b860_5, v0x258b860_6, v0x258b860_7, v0x258b860_8;
v0x258b860_9 .array/port v0x258b860, 9;
v0x258b860_10 .array/port v0x258b860, 10;
v0x258b860_11 .array/port v0x258b860, 11;
v0x258b860_12 .array/port v0x258b860, 12;
E_0x256d3f0/3 .event anyedge, v0x258b860_9, v0x258b860_10, v0x258b860_11, v0x258b860_12;
v0x258b860_13 .array/port v0x258b860, 13;
v0x258b860_14 .array/port v0x258b860, 14;
v0x258b860_15 .array/port v0x258b860, 15;
v0x258b860_16 .array/port v0x258b860, 16;
E_0x256d3f0/4 .event anyedge, v0x258b860_13, v0x258b860_14, v0x258b860_15, v0x258b860_16;
v0x258b860_17 .array/port v0x258b860, 17;
v0x258b860_18 .array/port v0x258b860, 18;
v0x258b860_19 .array/port v0x258b860, 19;
v0x258b860_20 .array/port v0x258b860, 20;
E_0x256d3f0/5 .event anyedge, v0x258b860_17, v0x258b860_18, v0x258b860_19, v0x258b860_20;
v0x258b860_21 .array/port v0x258b860, 21;
v0x258b860_22 .array/port v0x258b860, 22;
v0x258b860_23 .array/port v0x258b860, 23;
v0x258b860_24 .array/port v0x258b860, 24;
E_0x256d3f0/6 .event anyedge, v0x258b860_21, v0x258b860_22, v0x258b860_23, v0x258b860_24;
v0x258b860_25 .array/port v0x258b860, 25;
v0x258b860_26 .array/port v0x258b860, 26;
v0x258b860_27 .array/port v0x258b860, 27;
v0x258b860_28 .array/port v0x258b860, 28;
E_0x256d3f0/7 .event anyedge, v0x258b860_25, v0x258b860_26, v0x258b860_27, v0x258b860_28;
v0x258b860_29 .array/port v0x258b860, 29;
v0x258b860_30 .array/port v0x258b860, 30;
v0x258b860_31 .array/port v0x258b860, 31;
v0x258b860_32 .array/port v0x258b860, 32;
E_0x256d3f0/8 .event anyedge, v0x258b860_29, v0x258b860_30, v0x258b860_31, v0x258b860_32;
v0x258b860_33 .array/port v0x258b860, 33;
v0x258b860_34 .array/port v0x258b860, 34;
v0x258b860_35 .array/port v0x258b860, 35;
v0x258b860_36 .array/port v0x258b860, 36;
E_0x256d3f0/9 .event anyedge, v0x258b860_33, v0x258b860_34, v0x258b860_35, v0x258b860_36;
v0x258b860_37 .array/port v0x258b860, 37;
v0x258b860_38 .array/port v0x258b860, 38;
v0x258b860_39 .array/port v0x258b860, 39;
v0x258b860_40 .array/port v0x258b860, 40;
E_0x256d3f0/10 .event anyedge, v0x258b860_37, v0x258b860_38, v0x258b860_39, v0x258b860_40;
v0x258b860_41 .array/port v0x258b860, 41;
v0x258b860_42 .array/port v0x258b860, 42;
v0x258b860_43 .array/port v0x258b860, 43;
v0x258b860_44 .array/port v0x258b860, 44;
E_0x256d3f0/11 .event anyedge, v0x258b860_41, v0x258b860_42, v0x258b860_43, v0x258b860_44;
v0x258b860_45 .array/port v0x258b860, 45;
v0x258b860_46 .array/port v0x258b860, 46;
v0x258b860_47 .array/port v0x258b860, 47;
v0x258b860_48 .array/port v0x258b860, 48;
E_0x256d3f0/12 .event anyedge, v0x258b860_45, v0x258b860_46, v0x258b860_47, v0x258b860_48;
v0x258b860_49 .array/port v0x258b860, 49;
v0x258b860_50 .array/port v0x258b860, 50;
v0x258b860_51 .array/port v0x258b860, 51;
v0x258b860_52 .array/port v0x258b860, 52;
E_0x256d3f0/13 .event anyedge, v0x258b860_49, v0x258b860_50, v0x258b860_51, v0x258b860_52;
v0x258b860_53 .array/port v0x258b860, 53;
v0x258b860_54 .array/port v0x258b860, 54;
v0x258b860_55 .array/port v0x258b860, 55;
v0x258b860_56 .array/port v0x258b860, 56;
E_0x256d3f0/14 .event anyedge, v0x258b860_53, v0x258b860_54, v0x258b860_55, v0x258b860_56;
v0x258b860_57 .array/port v0x258b860, 57;
v0x258b860_58 .array/port v0x258b860, 58;
v0x258b860_59 .array/port v0x258b860, 59;
v0x258b860_60 .array/port v0x258b860, 60;
E_0x256d3f0/15 .event anyedge, v0x258b860_57, v0x258b860_58, v0x258b860_59, v0x258b860_60;
v0x258b860_61 .array/port v0x258b860, 61;
v0x258b860_62 .array/port v0x258b860, 62;
v0x258b860_63 .array/port v0x258b860, 63;
v0x258b860_64 .array/port v0x258b860, 64;
E_0x256d3f0/16 .event anyedge, v0x258b860_61, v0x258b860_62, v0x258b860_63, v0x258b860_64;
v0x258b860_65 .array/port v0x258b860, 65;
v0x258b860_66 .array/port v0x258b860, 66;
v0x258b860_67 .array/port v0x258b860, 67;
v0x258b860_68 .array/port v0x258b860, 68;
E_0x256d3f0/17 .event anyedge, v0x258b860_65, v0x258b860_66, v0x258b860_67, v0x258b860_68;
v0x258b860_69 .array/port v0x258b860, 69;
v0x258b860_70 .array/port v0x258b860, 70;
v0x258b860_71 .array/port v0x258b860, 71;
v0x258b860_72 .array/port v0x258b860, 72;
E_0x256d3f0/18 .event anyedge, v0x258b860_69, v0x258b860_70, v0x258b860_71, v0x258b860_72;
v0x258b860_73 .array/port v0x258b860, 73;
v0x258b860_74 .array/port v0x258b860, 74;
v0x258b860_75 .array/port v0x258b860, 75;
v0x258b860_76 .array/port v0x258b860, 76;
E_0x256d3f0/19 .event anyedge, v0x258b860_73, v0x258b860_74, v0x258b860_75, v0x258b860_76;
v0x258b860_77 .array/port v0x258b860, 77;
v0x258b860_78 .array/port v0x258b860, 78;
v0x258b860_79 .array/port v0x258b860, 79;
v0x258b860_80 .array/port v0x258b860, 80;
E_0x256d3f0/20 .event anyedge, v0x258b860_77, v0x258b860_78, v0x258b860_79, v0x258b860_80;
v0x258b860_81 .array/port v0x258b860, 81;
v0x258b860_82 .array/port v0x258b860, 82;
v0x258b860_83 .array/port v0x258b860, 83;
v0x258b860_84 .array/port v0x258b860, 84;
E_0x256d3f0/21 .event anyedge, v0x258b860_81, v0x258b860_82, v0x258b860_83, v0x258b860_84;
v0x258b860_85 .array/port v0x258b860, 85;
v0x258b860_86 .array/port v0x258b860, 86;
v0x258b860_87 .array/port v0x258b860, 87;
v0x258b860_88 .array/port v0x258b860, 88;
E_0x256d3f0/22 .event anyedge, v0x258b860_85, v0x258b860_86, v0x258b860_87, v0x258b860_88;
v0x258b860_89 .array/port v0x258b860, 89;
v0x258b860_90 .array/port v0x258b860, 90;
v0x258b860_91 .array/port v0x258b860, 91;
v0x258b860_92 .array/port v0x258b860, 92;
E_0x256d3f0/23 .event anyedge, v0x258b860_89, v0x258b860_90, v0x258b860_91, v0x258b860_92;
v0x258b860_93 .array/port v0x258b860, 93;
v0x258b860_94 .array/port v0x258b860, 94;
v0x258b860_95 .array/port v0x258b860, 95;
v0x258b860_96 .array/port v0x258b860, 96;
E_0x256d3f0/24 .event anyedge, v0x258b860_93, v0x258b860_94, v0x258b860_95, v0x258b860_96;
v0x258b860_97 .array/port v0x258b860, 97;
v0x258b860_98 .array/port v0x258b860, 98;
v0x258b860_99 .array/port v0x258b860, 99;
v0x258b860_100 .array/port v0x258b860, 100;
E_0x256d3f0/25 .event anyedge, v0x258b860_97, v0x258b860_98, v0x258b860_99, v0x258b860_100;
v0x258b860_101 .array/port v0x258b860, 101;
v0x258b860_102 .array/port v0x258b860, 102;
v0x258b860_103 .array/port v0x258b860, 103;
v0x258b860_104 .array/port v0x258b860, 104;
E_0x256d3f0/26 .event anyedge, v0x258b860_101, v0x258b860_102, v0x258b860_103, v0x258b860_104;
v0x258b860_105 .array/port v0x258b860, 105;
v0x258b860_106 .array/port v0x258b860, 106;
v0x258b860_107 .array/port v0x258b860, 107;
v0x258b860_108 .array/port v0x258b860, 108;
E_0x256d3f0/27 .event anyedge, v0x258b860_105, v0x258b860_106, v0x258b860_107, v0x258b860_108;
v0x258b860_109 .array/port v0x258b860, 109;
v0x258b860_110 .array/port v0x258b860, 110;
v0x258b860_111 .array/port v0x258b860, 111;
v0x258b860_112 .array/port v0x258b860, 112;
E_0x256d3f0/28 .event anyedge, v0x258b860_109, v0x258b860_110, v0x258b860_111, v0x258b860_112;
v0x258b860_113 .array/port v0x258b860, 113;
v0x258b860_114 .array/port v0x258b860, 114;
v0x258b860_115 .array/port v0x258b860, 115;
v0x258b860_116 .array/port v0x258b860, 116;
E_0x256d3f0/29 .event anyedge, v0x258b860_113, v0x258b860_114, v0x258b860_115, v0x258b860_116;
v0x258b860_117 .array/port v0x258b860, 117;
v0x258b860_118 .array/port v0x258b860, 118;
v0x258b860_119 .array/port v0x258b860, 119;
v0x258b860_120 .array/port v0x258b860, 120;
E_0x256d3f0/30 .event anyedge, v0x258b860_117, v0x258b860_118, v0x258b860_119, v0x258b860_120;
v0x258b860_121 .array/port v0x258b860, 121;
v0x258b860_122 .array/port v0x258b860, 122;
v0x258b860_123 .array/port v0x258b860, 123;
v0x258b860_124 .array/port v0x258b860, 124;
E_0x256d3f0/31 .event anyedge, v0x258b860_121, v0x258b860_122, v0x258b860_123, v0x258b860_124;
v0x258b860_125 .array/port v0x258b860, 125;
v0x258b860_126 .array/port v0x258b860, 126;
v0x258b860_127 .array/port v0x258b860, 127;
E_0x256d3f0/32 .event anyedge, v0x258b860_125, v0x258b860_126, v0x258b860_127;
E_0x256d3f0 .event/or E_0x256d3f0/0, E_0x256d3f0/1, E_0x256d3f0/2, E_0x256d3f0/3, E_0x256d3f0/4, E_0x256d3f0/5, E_0x256d3f0/6, E_0x256d3f0/7, E_0x256d3f0/8, E_0x256d3f0/9, E_0x256d3f0/10, E_0x256d3f0/11, E_0x256d3f0/12, E_0x256d3f0/13, E_0x256d3f0/14, E_0x256d3f0/15, E_0x256d3f0/16, E_0x256d3f0/17, E_0x256d3f0/18, E_0x256d3f0/19, E_0x256d3f0/20, E_0x256d3f0/21, E_0x256d3f0/22, E_0x256d3f0/23, E_0x256d3f0/24, E_0x256d3f0/25, E_0x256d3f0/26, E_0x256d3f0/27, E_0x256d3f0/28, E_0x256d3f0/29, E_0x256d3f0/30, E_0x256d3f0/31, E_0x256d3f0/32;
S_0x258adf0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 58, 4 58 0, S_0x258a6a0;
 .timescale 0 0;
v0x258aff0_0 .var/2s "i", 31 0;
S_0x258b0f0 .scope function.vec4.s7, "hash_index" "hash_index" 4 24, 4 24 0, S_0x258a6a0;
 .timescale 0 0;
; Variable hash_index is vec4 return value of scope S_0x258b0f0
v0x258b3d0_0 .var "history", 6 0;
v0x258b4b0_0 .var "pc", 6 0;
TD_tb.top_module1.hash_index ;
    %load/vec4 v0x258b4b0_0;
    %load/vec4 v0x258b3d0_0;
    %xor;
    %ret/vec4 0, 0, 7;  Assign to hash_index (store_vec4_to_lval)
    %end;
S_0x258d370 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x2565570;
 .timescale -12 -12;
E_0x256d6e0 .event anyedge, v0x258e170_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x258e170_0;
    %nor/r;
    %assign/vec4 v0x258e170_0, 0;
    %wait E_0x256d6e0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2588450;
T_5 ;
    %wait E_0x2526b00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2589920_0, 0;
    %wait E_0x2526b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2589920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2589850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2589d00_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x2589b70_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2589fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x258a130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x258a1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2589850_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x25897b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2588a00_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x25886c0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2588f00;
    %join;
    %wait E_0x2526b00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2589920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2589850_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x25897b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2589850_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2589b70_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2589fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x258a130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x258a1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2589d00_0, 0;
    %wait E_0x25089f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2589920_0, 0;
    %wait E_0x2526b00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x258a1d0_0, 0;
    %wait E_0x2526b00;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x2589b70_0, 0;
    %wait E_0x2526b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x258a1d0_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2526b00;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2589b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x258a130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x258a1d0_0, 0;
    %wait E_0x2526b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x258a1d0_0, 0;
    %pushi/vec4 8, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2526b00;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2588f00;
    %join;
    %wait E_0x2526b00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2589920_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x25897b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2589850_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2589b70_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2589fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x258a130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x258a1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2589d00_0, 0;
    %wait E_0x25089f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2589920_0, 0;
    %wait E_0x2526b00;
    %wait E_0x2526b00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x258a1d0_0, 0;
    %wait E_0x2526b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x258a1d0_0, 0;
    %wait E_0x2526b00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x258a1d0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x2589b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x258a130_0, 0;
    %wait E_0x2526b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x258a1d0_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2526b00;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2589b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x258a130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x258a1d0_0, 0;
    %wait E_0x2526b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x258a1d0_0, 0;
    %wait E_0x2526b00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x258a1d0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x2589b70_0, 0;
    %wait E_0x2526b00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x258a1d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2526b00;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2588f00;
    %join;
    %pushi/vec4 1000, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2526d50;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x258a1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x258a130_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2589fa0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x25897b0_0, 0;
    %assign/vec4 v0x2589850_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x2589b70_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x2589d00_0, 0;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x251aa10;
T_6 ;
    %wait E_0x25278b0;
    %load/vec4 v0x25876d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_0x25411f0;
    %jmp t_0;
    .scope S_0x25411f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2554e30_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x2554e30_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x2554e30_0;
    %store/vec4a v0x2587850, 4, 0;
T_6.4 ; for-loop step statement
    %load/vec4 v0x2554e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2554e30_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %end;
    .scope S_0x251aa10;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x25879f0_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x2587d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x25879f0_0;
    %load/vec4 v0x2587c90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x25879f0_0, 0;
T_6.5 ;
    %load/vec4 v0x2588230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x2587ef0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2587850, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_6.11, 5;
    %load/vec4 v0x2588170_0;
    %and;
T_6.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x2587ef0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2587850, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x2587ef0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2587850, 0, 4;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x2587ef0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2587850, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.14, 5;
    %load/vec4 v0x2588170_0;
    %nor/r;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x2587ef0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2587850, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x2587ef0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2587850, 0, 4;
T_6.12 ;
T_6.10 ;
    %load/vec4 v0x2587fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x2587e10_0;
    %load/vec4 v0x2588170_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x25879f0_0, 0;
T_6.15 ;
T_6.7 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x258a6a0;
T_7 ;
    %wait E_0x25278b0;
    %load/vec4 v0x258b5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x258b7c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x258d0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x258cdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x258cd10_0;
    %assign/vec4 v0x258b7c0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x258b7c0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x258cfd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x258b7c0_0, 0;
T_7.5 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x258a6a0;
T_8 ;
    %wait E_0x256d3f0;
    %load/vec4 v0x258cc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x258b7c0_0;
    %store/vec4 v0x258c920_0, 0, 7;
    %load/vec4 v0x258ca50_0;
    %load/vec4 v0x258b7c0_0;
    %store/vec4 v0x258b3d0_0, 0, 7;
    %store/vec4 v0x258b4b0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x258b0f0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x258b860, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x258cb60_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x258c920_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x258cb60_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x258a6a0;
T_9 ;
    %wait E_0x25278b0;
    %load/vec4 v0x258b5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %fork t_3, S_0x258adf0;
    %jmp t_2;
    .scope S_0x258adf0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x258aff0_0, 0, 32;
T_9.2 ; Top of for-loop 
    %load/vec4 v0x258aff0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x258aff0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x258b860, 0, 4;
T_9.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x258aff0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x258aff0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ; for-loop exit label
    %end;
    .scope S_0x258a6a0;
t_2 %join;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x258d0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %load/vec4 v0x258cdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v0x258cfd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.9, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_9.10, 8;
T_9.9 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_9.10, 8;
 ; End of false expr.
    %blend;
T_9.10;
    %load/vec4 v0x258cec0_0;
    %load/vec4 v0x258cd10_0;
    %store/vec4 v0x258b3d0_0, 0, 7;
    %store/vec4 v0x258b4b0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x258b0f0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x258b860, 0, 4;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x258cfd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.11, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_9.12, 8;
T_9.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.12, 8;
 ; End of false expr.
    %blend;
T_9.12;
    %load/vec4 v0x258cec0_0;
    %load/vec4 v0x258cd10_0;
    %store/vec4 v0x258b3d0_0, 0, 7;
    %store/vec4 v0x258b4b0_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x258b0f0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x258b860, 0, 4;
T_9.8 ;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x2565570;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x258dbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x258e170_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x2565570;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x258dbc0_0;
    %inv;
    %store/vec4 v0x258dbc0_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x2565570;
T_12 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2589610_0, v0x258e3e0_0, v0x258dbc0_0, v0x258db20_0, v0x258e030_0, v0x258de50_0, v0x258e740_0, v0x258e6a0_0, v0x258e540_0, v0x258e480_0, v0x258e5e0_0, v0x258df90_0, v0x258def0_0, v0x258ddb0_0, v0x258dc60_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x2565570;
T_13 ;
    %load/vec4 v0x258e0d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x258e0d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x258e0d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_13.1 ;
    %load/vec4 v0x258e0d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x258e0d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x258e0d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_13.3 ;
    %load/vec4 v0x258e0d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x258e0d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x258e0d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x258e0d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x2565570;
T_14 ;
    %wait E_0x2526d50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x258e0d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x258e0d0_0, 4, 32;
    %load/vec4 v0x258e230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x258e0d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x258e0d0_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x258e0d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x258e0d0_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x258df90_0;
    %load/vec4 v0x258df90_0;
    %load/vec4 v0x258def0_0;
    %xor;
    %load/vec4 v0x258df90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x258e0d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x258e0d0_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x258e0d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x258e0d0_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x258ddb0_0;
    %load/vec4 v0x258ddb0_0;
    %load/vec4 v0x258dc60_0;
    %xor;
    %load/vec4 v0x258ddb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x258e0d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x258e0d0_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x258e0d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x258e0d0_0, 4, 32;
T_14.8 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/gshare/iter0/response51/top_module.sv";
