Host command: /CMC/tools/cadence/IUS08.20.024_lnx86/tools/verilog/bin/verilog.exe
Command arguments:
    divider.v
    controller.v
    datapath.v
    test_divider.v

Tool:	VERILOG-XL	08.20.001-p log file created Mar 28, 2015  21:58:25
Tool:	VERILOG-XL	08.20.001-p   Mar 28, 2015  21:58:25

Copyright (c) 1995-2004 Cadence Design Systems, Inc.  All Rights Reserved.
Unpublished -- rights reserved under the copyright laws of the United States.

Copyright (c) 1995-2004 UNIX Systems Laboratories, Inc.  Reproduced with Permission.

THIS SOFTWARE AND ON-LINE DOCUMENTATION CONTAIN CONFIDENTIAL INFORMATION
AND TRADE SECRETS OF CADENCE DESIGN SYSTEMS, INC.  USE, DISCLOSURE, OR
REPRODUCTION IS PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF
CADENCE DESIGN SYSTEMS, INC.
RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c)(1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.

                Cadence Design Systems, Inc.
                555 River Oaks Parkway
                San Jose, California  95134

For technical assistance please contact the Cadence Response Center at
1-877-CDS-4911 or send email to support@cadence.com

For more information on Cadence's Verilog-XL product line send email to
talkv@cadence.com

Compiling source file "divider.v"
Compiling source file "controller.v"
Compiling source file "datapath.v"
Compiling source file "test_divider.v"
Highest level modules:
test_divider

Pass:  36/  1 =  36 rem   0
Pass:   9/ 99 =   0 rem   9
Pass:  13/ 13 =   1 rem   0
Pass: 101/ 18 =   5 rem  11
Pass:   1/ 13 =   0 rem   1
Pass: 118/ 61 =   1 rem  57
Pass: 237/ 12 =  19 rem   9
Pass: 249/ 70 =   3 rem  39
Pass: 197/ 42 =   4 rem  29
Pass: 229/119 =   1 rem 110
Pass:  18/ 15 =   1 rem   3
Pass: 242/ 78 =   3 rem   8
Pass: 232/ 69 =   3 rem  25
Pass:  92/ 61 =   1 rem  31
Pass:  45/101 =   0 rem  45
Pass:  99/ 10 =   9 rem   9
Pass: 128/ 32 =   4 rem   0
Pass: 170/ 29 =   5 rem  25
Pass: 150/ 19 =   7 rem  17
Pass:  13/ 83 =   0 rem  13
Pass: 107/ 85 =   1 rem  22
Pass:   2/ 46 =   0 rem   2
Pass:  29/ 79 =   0 rem  29
Pass:  35/ 10 =   3 rem   5
Pass: 202/ 60 =   3 rem  22
Pass: 242/ 10 =  24 rem   2
Pass:  65/ 88 =   0 rem  65
Pass: 120/  9 =  13 rem   3
Pass: 235/ 54 =   4 rem  19
Pass: 198/ 46 =   4 rem  14
Pass: 188/ 42 =   4 rem  20
Pass:  11/113 =   0 rem  11
Pass: 133/ 79 =   1 rem  54
Pass:  59/ 58 =   1 rem   1
Pass: 126/ 21 =   6 rem   0
Pass: 241/ 89 =   2 rem  63
Pass:  98/ 76 =   1 rem  22
Pass: 159/ 15 =  10 rem   9
Pass: 248/ 55 =   4 rem  28
Pass: 159/ 92 =   1 rem  67
Pass:  91/  9 =  10 rem   1
Pass:  73/ 80 =   0 rem  73
Pass: 215/ 81 =   2 rem  53
Pass: 150/ 12 =  12 rem   6
Pass: 194/ 72 =   2 rem  50
Pass: 119/ 61 =   1 rem  58
Pass:  18/126 =   0 rem  18
Pass: 109/ 57 =   1 rem  52
Pass:  31/ 83 =   0 rem  31
Pass: 133/120 =   1 rem  13
Pass:  91/ 73 =   1 rem  18
Pass:  63/ 42 =   1 rem  21
Pass:  88/  6 =  14 rem   4
Pass: 142/ 28 =   5 rem   2
Pass: 250/ 38 =   6 rem  22
Pass: 115/ 35 =   3 rem  10
Pass:  47/ 51 =   0 rem  47
Pass:  95/ 68 =   1 rem  27
Pass: 247/ 75 =   3 rem  22
Pass: 230/ 90 =   2 rem  50
Pass:  41/109 =   0 rem  41
Pass: 218/101 =   2 rem  16
Pass: 181/ 95 =   1 rem  86
Pass: 121/ 68 =   1 rem  53
Pass: 208/ 42 =   4 rem  40
Pass: 171/ 14 =  12 rem   3
Pass: 220/ 26 =   8 rem  12
Pass: 253/ 67 =   3 rem  52
Pass:  86/ 78 =   1 rem   8
Pass: 103/ 10 =  10 rem   3
Pass: 182/ 56 =   3 rem  14
Pass: 121/ 56 =   2 rem   9
Pass: 148/ 19 =   7 rem  15
Pass:   4/ 89 =   0 rem   4
Pass: 219/ 77 =   2 rem  65
Pass: 217/109 =   1 rem 108
Pass: 118/ 74 =   1 rem  44
Pass: 182/ 21 =   8 rem  14
Pass:  70/  4 =  17 rem   2
Pass: 247/105 =   2 rem  37
Number test cases passed:          80
Number test cases failed:           0
Good work!
L62 "test_divider.v": $finish at simulation time 14410000
0 simulation events (use +profile or +listcounts option to count)
CPU time: 0.0 secs to compile + 0.0 secs to link + 0.0 secs in simulation
End of Tool:	VERILOG-XL	08.20.001-p   Mar 28, 2015  21:58:25
