Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8d8ae692d74c4f53bd401d6ccf39ec1c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal in2 [C:/Users/m_her/ECE449_proj/ALU.vhd:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.env
Compiling package ieee.numeric_std
Compiling architecture alu_entity of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioural of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_tb_behav
