Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/School/UCLA/Junior/Fall 2016/m152a/lab3/lab3/split_clock_test_isim_beh.exe -prj D:/School/UCLA/Junior/Fall 2016/m152a/lab3/lab3/split_clock_test_beh.prj work.split_clock_test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/School/UCLA/Junior/Fall 2016/m152a/lab3/lab3/split_clock.v" into library work
WARNING:HDLCompiler:751 - "D:/School/UCLA/Junior/Fall 2016/m152a/lab3/lab3/split_clock.v" Line 35: Redeclaration of ansi port adj_clk_2hz is not allowed
WARNING:HDLCompiler:751 - "D:/School/UCLA/Junior/Fall 2016/m152a/lab3/lab3/split_clock.v" Line 36: Redeclaration of ansi port time_clk_1hz is not allowed
WARNING:HDLCompiler:751 - "D:/School/UCLA/Junior/Fall 2016/m152a/lab3/lab3/split_clock.v" Line 37: Redeclaration of ansi port blink_clk_5hz is not allowed
WARNING:HDLCompiler:751 - "D:/School/UCLA/Junior/Fall 2016/m152a/lab3/lab3/split_clock.v" Line 38: Redeclaration of ansi port fast_clk_50hz is not allowed
WARNING:HDLCompiler:329 - "D:/School/UCLA/Junior/Fall 2016/m152a/lab3/lab3/split_clock.v" Line 82: Target <adj_clk_2hz> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "D:/School/UCLA/Junior/Fall 2016/m152a/lab3/lab3/split_clock.v" Line 83: Target <time_clk_1hz> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "D:/School/UCLA/Junior/Fall 2016/m152a/lab3/lab3/split_clock.v" Line 84: Target <blink_clk_5hz> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "D:/School/UCLA/Junior/Fall 2016/m152a/lab3/lab3/split_clock.v" Line 85: Target <fast_clk_50hz> of concurrent assignment or output port connection should be a net type.
Analyzing Verilog file "D:/School/UCLA/Junior/Fall 2016/m152a/lab3/lab3/split_clock_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "D:/School/UCLA/Junior/Fall 2016/m152a/lab3/lab3/split_clock.v" Line 82: Target <adj_clk_2hz> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "D:/School/UCLA/Junior/Fall 2016/m152a/lab3/lab3/split_clock.v" Line 83: Target <time_clk_1hz> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "D:/School/UCLA/Junior/Fall 2016/m152a/lab3/lab3/split_clock.v" Line 84: Target <blink_clk_5hz> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "D:/School/UCLA/Junior/Fall 2016/m152a/lab3/lab3/split_clock.v" Line 85: Target <fast_clk_50hz> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Fuse Memory Usage: 158528 KB
Fuse CPU Usage: 328 ms
Compiling module split_clock
Compiling module split_clock_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
ERROR:Simulator:861 - Failed to link the design
