// Seed: 1816237116
module module_0 #(
    parameter id_2 = 32'd79
);
  reg id_1;
  always begin : LABEL_0
    $clog2(42);
    ;
    id_1 <= id_1;
  end
  wire _id_2;
  task id_3;
    begin : LABEL_1
      if (1) disable id_4;
    end
  endtask
  wire [-1 'b0 : id_2] id_5;
  logic id_6;
  ;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    access,
    id_9,
    id_10,
    id_11,
    module_1,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  module_0 modCall_1 ();
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_17 = id_6;
endmodule
