<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 4139, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 1223, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   830, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   859, user inline pragmas are applied</column>
            <column name="">(4) simplification,   857, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1529, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 1290, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 1290, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 1290, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 1339, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 1339, loop and instruction simplification</column>
            <column name="">(2) parallelization, 1328, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 1306, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 1306, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 1318, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 1330, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="fmm_reduce_kernel" col1="gp.cpp:242" col2="4139" col3="857" col4="1339" col5="1306" col6="1330">
                    <row id="6" col0="load_matrix_from_dram" col1="gp.cpp:40" col2="112" col3="44" col4="97" col5="96" col6="103"/>
                    <row id="1" col0="greedy_potential_reduce" col1="gp.cpp:230" col2="3972" col3="770" col4="1172" col5="1141" col6="1145">
                        <row id="8" col0="find_best_move" col1="gp.cpp:208" col2="3533" col3="681" col4="1024" col5="994" col6="1002">
                            <row id="3" col0="compute_pp_nn" col1="gp.cpp:100" col2="241" col3="40" col4="56" col5="55" col6="57"/>
                            <row id="5" col0="compute_greedy_potential_score" col1="gp.cpp:192" col2="3108" col2_disp="3,108 (2 calls)" col3="578" col3_disp="578 (2 calls)" col4="904" col4_disp=" 904 (2 calls)" col5="878" col5_disp=" 878 (2 calls)" col6="890" col6_disp=" 890 (2 calls)">
                                <row id="3" col0="compute_pp_nn" col1="gp.cpp:100" col2="482" col2_disp=" 482 (2 calls)" col3="160" col3_disp="160 (4 calls)" col4="224" col4_disp=" 224 (4 calls)" col5="220" col5_disp=" 220 (4 calls)" col6="228" col6_disp=" 228 (4 calls)"/>
                                <row id="9" col0="reduction_move" col1="gp.cpp:116" col2="780" col2_disp=" 780 (2 calls)" col3="" col4="" col5="" col6=""/>
                                <row id="7" col0="total_potential" col1="gp.cpp:176" col2="626" col2_disp=" 626 (2 calls)" col3="" col4="" col5="" col6="">
                                    <row id="3" col0="compute_pp_nn" col1="gp.cpp:100" col2="482" col2_disp=" 482 (2 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                                <row id="2" col0="reduction_move_undo" col1="gp.cpp:139" col2="1002" col2_disp="1,002 (2 calls)" col3="" col4="" col5="" col6=""/>
                            </row>
                        </row>
                        <row id="9" col0="reduction_move" col1="gp.cpp:116" col2="390" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="4" col0="store_matrix_to_dram" col1="gp.cpp:64" col2="41" col3="28" col4="44" col5="43" col6="44"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

