# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Servo_Controller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_old {C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_old/Comparator32Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:34 on Mar 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_old" C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_old/Comparator32Bit.v 
# -- Compiling module Comparator32Bit
# 
# Top level modules:
# 	Comparator32Bit
# End time: 19:39:35 on Mar 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_old {C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_old/CounterNBit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:39:35 on Mar 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_old" C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_old/CounterNBit.v 
# -- Compiling module CounterNBit
# ** Error: (vlog-13069) C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_old/CounterNBit.v(13): near "parameter": syntax error, unexpected parameter, expecting ')'.
# End time: 19:39:35 on Mar 08,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Servo_Controller_run_msim_rtl_verilog.do line 9
# C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_old {C:/Users/Kasem/Documents/Quartus_Projects/Servo_..."
# altEditor error: invalid command name "external_editor"
