Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Oct  8 16:59:34 2023
| Host         : DESKTOP-1PFU4II running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   35          inf        0.000                      0                   35           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 duty[3]
                            (input port)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.601ns  (logic 4.265ns (56.108%)  route 3.336ns (43.892%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  duty[3] (IN)
                         net (fo=0)                   0.000     0.000    duty[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  duty_IBUF[3]_inst/O
                         net (fo=2, routed)           1.203     2.168    duty_IBUF[3]
    SLICE_X1Y2           LUT4 (Prop_lut4_I1_O)        0.124     2.292 r  led_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     2.292    led_OBUF_inst_i_6_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.842 r  led_OBUF_inst_i_1/CO[3]
                         net (fo=1, routed)           2.133     4.975    led_OBUF
    V14                  OBUF (Prop_obuf_I_O)         2.626     7.601 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     7.601    led
    V14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.110ns  (logic 1.795ns (43.679%)  route 2.315ns (56.321%))
  Logic Levels:           8  (CARRY4=5 FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_reg[8]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  count_reg[8]/Q
                         net (fo=3, routed)           0.663     1.119    count_reg_n_0_[8]
    SLICE_X1Y1           LUT3 (Prop_lut3_I2_O)        0.124     1.243 r  count[0]_i_9/O
                         net (fo=18, routed)          1.021     2.264    count[0]_i_9_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.388 r  count[0]_i_2/O
                         net (fo=1, routed)           0.631     3.019    count[0]_i_2_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.545 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.545    count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.659    count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.773 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.773    count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.887 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.887    count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.110 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.110    count_reg[16]_i_1_n_7
    SLICE_X0Y4           FDCE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.107ns  (logic 1.792ns (43.637%)  route 2.315ns (56.363%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_reg[8]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  count_reg[8]/Q
                         net (fo=3, routed)           0.663     1.119    count_reg_n_0_[8]
    SLICE_X1Y1           LUT3 (Prop_lut3_I2_O)        0.124     1.243 r  count[0]_i_9/O
                         net (fo=18, routed)          1.021     2.264    count[0]_i_9_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.388 r  count[0]_i_2/O
                         net (fo=1, routed)           0.631     3.019    count[0]_i_2_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.545 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.545    count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.659    count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.773 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.773    count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.107 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.107    count_reg[12]_i_1_n_6
    SLICE_X0Y3           FDCE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.086ns  (logic 1.771ns (43.348%)  route 2.315ns (56.652%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_reg[8]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  count_reg[8]/Q
                         net (fo=3, routed)           0.663     1.119    count_reg_n_0_[8]
    SLICE_X1Y1           LUT3 (Prop_lut3_I2_O)        0.124     1.243 r  count[0]_i_9/O
                         net (fo=18, routed)          1.021     2.264    count[0]_i_9_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.388 r  count[0]_i_2/O
                         net (fo=1, routed)           0.631     3.019    count[0]_i_2_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.545 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.545    count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.659    count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.773 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.773    count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.086 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.086    count_reg[12]_i_1_n_4
    SLICE_X0Y3           FDCE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.012ns  (logic 1.697ns (42.303%)  route 2.315ns (57.697%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_reg[8]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  count_reg[8]/Q
                         net (fo=3, routed)           0.663     1.119    count_reg_n_0_[8]
    SLICE_X1Y1           LUT3 (Prop_lut3_I2_O)        0.124     1.243 r  count[0]_i_9/O
                         net (fo=18, routed)          1.021     2.264    count[0]_i_9_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.388 r  count[0]_i_2/O
                         net (fo=1, routed)           0.631     3.019    count[0]_i_2_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.545 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.545    count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.659    count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.773 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.773    count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.012 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.012    count_reg[12]_i_1_n_5
    SLICE_X0Y3           FDCE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.996ns  (logic 1.681ns (42.072%)  route 2.315ns (57.928%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_reg[8]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  count_reg[8]/Q
                         net (fo=3, routed)           0.663     1.119    count_reg_n_0_[8]
    SLICE_X1Y1           LUT3 (Prop_lut3_I2_O)        0.124     1.243 r  count[0]_i_9/O
                         net (fo=18, routed)          1.021     2.264    count[0]_i_9_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.388 r  count[0]_i_2/O
                         net (fo=1, routed)           0.631     3.019    count[0]_i_2_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.545 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.545    count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.659    count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.773 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.773    count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.996 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.996    count_reg[12]_i_1_n_7
    SLICE_X0Y3           FDCE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.993ns  (logic 1.678ns (42.028%)  route 2.315ns (57.972%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_reg[8]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  count_reg[8]/Q
                         net (fo=3, routed)           0.663     1.119    count_reg_n_0_[8]
    SLICE_X1Y1           LUT3 (Prop_lut3_I2_O)        0.124     1.243 r  count[0]_i_9/O
                         net (fo=18, routed)          1.021     2.264    count[0]_i_9_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.388 r  count[0]_i_2/O
                         net (fo=1, routed)           0.631     3.019    count[0]_i_2_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.545 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.545    count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.659    count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.993 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.993    count_reg[8]_i_1_n_6
    SLICE_X0Y2           FDCE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.972ns  (logic 1.657ns (41.722%)  route 2.315ns (58.278%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_reg[8]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  count_reg[8]/Q
                         net (fo=3, routed)           0.663     1.119    count_reg_n_0_[8]
    SLICE_X1Y1           LUT3 (Prop_lut3_I2_O)        0.124     1.243 r  count[0]_i_9/O
                         net (fo=18, routed)          1.021     2.264    count[0]_i_9_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.388 r  count[0]_i_2/O
                         net (fo=1, routed)           0.631     3.019    count[0]_i_2_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.545 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.545    count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.659    count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.972 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.972    count_reg[8]_i_1_n_4
    SLICE_X0Y2           FDCE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.898ns  (logic 1.583ns (40.615%)  route 2.315ns (59.385%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_reg[8]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  count_reg[8]/Q
                         net (fo=3, routed)           0.663     1.119    count_reg_n_0_[8]
    SLICE_X1Y1           LUT3 (Prop_lut3_I2_O)        0.124     1.243 r  count[0]_i_9/O
                         net (fo=18, routed)          1.021     2.264    count[0]_i_9_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.388 r  count[0]_i_2/O
                         net (fo=1, routed)           0.631     3.019    count[0]_i_2_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.545 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.545    count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.659    count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.898 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.898    count_reg[8]_i_1_n_5
    SLICE_X0Y2           FDCE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.882ns  (logic 1.567ns (40.370%)  route 2.315ns (59.630%))
  Logic Levels:           6  (CARRY4=3 FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_reg[8]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     0.456 f  count_reg[8]/Q
                         net (fo=3, routed)           0.663     1.119    count_reg_n_0_[8]
    SLICE_X1Y1           LUT3 (Prop_lut3_I2_O)        0.124     1.243 r  count[0]_i_9/O
                         net (fo=18, routed)          1.021     2.264    count[0]_i_9_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.124     2.388 r  count[0]_i_2/O
                         net (fo=1, routed)           0.631     3.019    count[0]_i_2_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.545 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.545    count_reg[0]_i_1_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.659 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.659    count_reg[4]_i_1_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.882 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.882    count_reg[8]_i_1_n_7
    SLICE_X0Y2           FDCE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  count_reg[7]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[7]/Q
                         net (fo=2, routed)           0.172     0.313    count_reg_n_0_[7]
    SLICE_X0Y1           LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.358    count[4]_i_2_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    count_reg[4]_i_1_n_4
    SLICE_X0Y1           FDCE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[3]/Q
                         net (fo=2, routed)           0.173     0.314    count_reg_n_0_[3]
    SLICE_X0Y0           LUT6 (Prop_lut6_I5_O)        0.045     0.359 r  count[0]_i_3/O
                         net (fo=1, routed)           0.000     0.359    count[0]_i_3_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    count_reg[0]_i_1_n_4
    SLICE_X0Y0           FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_reg[11]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[11]/Q
                         net (fo=4, routed)           0.184     0.325    p_0_in[2]
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.045     0.370 r  count[8]_i_2/O
                         net (fo=1, routed)           0.000     0.370    count[8]_i_2_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.433 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.433    count_reg[8]_i_1_n_4
    SLICE_X0Y2           FDCE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 f  count_reg[0]/Q
                         net (fo=2, routed)           0.184     0.325    count_reg_n_0_[0]
    SLICE_X0Y0           LUT6 (Prop_lut6_I0_O)        0.045     0.370 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     0.370    count[0]_i_6_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.440 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.440    count_reg[0]_i_1_n_7
    SLICE_X0Y0           FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  count_reg[8]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[8]/Q
                         net (fo=3, routed)           0.185     0.326    count_reg_n_0_[8]
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  count[8]_i_5/O
                         net (fo=1, routed)           0.000     0.371    count[8]_i_5_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.441 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.441    count_reg[8]_i_1_n_7
    SLICE_X0Y2           FDCE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  count_reg[4]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[4]/Q
                         net (fo=2, routed)           0.185     0.326    count_reg_n_0_[4]
    SLICE_X0Y1           LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  count[4]_i_5/O
                         net (fo=1, routed)           0.000     0.371    count[4]_i_5_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.441 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.441    count_reg[4]_i_1_n_7
    SLICE_X0Y1           FDCE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.256ns (56.658%)  route 0.196ns (43.342%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  count_reg[12]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[12]/Q
                         net (fo=4, routed)           0.196     0.337    p_0_in[3]
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.382 r  count[12]_i_5/O
                         net (fo=1, routed)           0.000     0.382    count[12]_i_5_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.452 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.452    count_reg[12]_i_1_n_7
    SLICE_X0Y3           FDCE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.256ns (56.521%)  route 0.197ns (43.479%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE                         0.000     0.000 r  count_reg[16]/C
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[16]/Q
                         net (fo=5, routed)           0.197     0.338    p_0_in[7]
    SLICE_X0Y4           LUT6 (Prop_lut6_I5_O)        0.045     0.383 r  count[16]_i_2/O
                         net (fo=1, routed)           0.000     0.383    count[16]_i_2_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.453 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.453    count_reg[16]_i_1_n_7
    SLICE_X0Y4           FDCE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.249ns (54.556%)  route 0.207ns (45.444%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  count_reg[15]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[15]/Q
                         net (fo=5, routed)           0.207     0.348    p_0_in[6]
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.393 r  count[12]_i_2/O
                         net (fo=1, routed)           0.000     0.393    count[12]_i_2_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.456 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.456    count_reg[12]_i_1_n_4
    SLICE_X0Y3           FDCE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.292ns (61.383%)  route 0.184ns (38.617%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     0.141 f  count_reg[0]/Q
                         net (fo=2, routed)           0.184     0.325    count_reg_n_0_[0]
    SLICE_X0Y0           LUT6 (Prop_lut6_I0_O)        0.045     0.370 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     0.370    count[0]_i_6_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.476 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.476    count_reg[0]_i_1_n_6
    SLICE_X0Y0           FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------





