{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432194081133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432194081133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 21 00:41:20 2015 " "Processing started: Thu May 21 00:41:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432194081133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432194081133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADCinterface -c top_ADCinterface --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADCinterface -c top_ADCinterface --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432194081133 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1432194081695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/adcinterface_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/adcinterface_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys " "Found entity 1: ADCinterface_qsys" {  } { { "ADCinterface_qsys/synthesis/ADCinterface_qsys.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/ADCinterface_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0 " "Found entity 1: ADCinterface_qsys_mm_interconnect_0" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102115 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_rsp_mux" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_cmd_mux" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_cmd_demux" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102131 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102131 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102131 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102131 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432194102146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432194102146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ADCinterface_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ADCinterface_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432194102162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ADCinterface_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ADCinterface_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432194102162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102162 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADCinterface_qsys_mm_interconnect_0_router_001 " "Found entity 2: ADCinterface_qsys_mm_interconnect_0_router_001" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ADCinterface_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ADCinterface_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432194102177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ADCinterface_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ADCinterface_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432194102177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_router_default_decode" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102177 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADCinterface_qsys_mm_interconnect_0_router " "Found entity 2: ADCinterface_qsys_mm_interconnect_0_router" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/adcinterface_qsys_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_master_0 " "Found entity 1: ADCinterface_qsys_master_0" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/adcinterface_qsys_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_master_0_p2b_adapter " "Found entity 1: ADCinterface_qsys_master_0_p2b_adapter" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_p2b_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/adcinterface_qsys_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_master_0_b2p_adapter " "Found entity 1: ADCinterface_qsys_master_0_b2p_adapter" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102209 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102209 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102209 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102209 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102209 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102209 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/adcinterface_qsys_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface_qsys_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_master_0_timing_adt " "Found entity 1: ADCinterface_qsys_master_0_timing_adt" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file adcinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102224 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102224 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface_qsys/synthesis/submodules/adcinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface_qsys/synthesis/submodules/adcinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface " "Found entity 1: ADCinterface" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_adcinterface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_adcinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_ADCinterface " "Found entity 1: top_ADCinterface" {  } { { "top_ADCinterface.bdf" "" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/top_ADCinterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194102255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194102255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_ADCinterface " "Elaborating entity \"top_ADCinterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1432194102411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys ADCinterface_qsys:inst " "Elaborating entity \"ADCinterface_qsys\" for hierarchy \"ADCinterface_qsys:inst\"" {  } { { "top_ADCinterface.bdf" "inst" { Schematic "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/top_ADCinterface.bdf" { { 328 144 560 992 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface ADCinterface_qsys:inst\|ADCinterface:adcinterface_0 " "Elaborating entity \"ADCinterface\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface:adcinterface_0\"" {  } { { "ADCinterface_qsys/synthesis/ADCinterface_qsys.v" "adcinterface_0" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/ADCinterface_qsys.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 ADCinterface.v(70) " "Verilog HDL assignment warning at ADCinterface.v(70): truncated value with size 32 to match size of target (22)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432194102474 "|top_ADCinterface|ADCinterface_qsys:inst|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clk_divide ADCinterface.v(77) " "Verilog HDL Event Control warning at ADCinterface.v(77): posedge or negedge of vector \"clk_divide\" depends solely on its least-significant bit" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 77 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1432194102474 "|top_ADCinterface|ADCinterface_qsys:inst|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ADCinterface.v(121) " "Verilog HDL assignment warning at ADCinterface.v(121): truncated value with size 8 to match size of target (1)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432194102474 "|top_ADCinterface|ADCinterface_qsys:inst|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ADCinterface.v(196) " "Verilog HDL assignment warning at ADCinterface.v(196): truncated value with size 8 to match size of target (1)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432194102474 "|top_ADCinterface|ADCinterface_qsys:inst|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ADCinterface.v(197) " "Verilog HDL assignment warning at ADCinterface.v(197): truncated value with size 8 to match size of target (1)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432194102474 "|top_ADCinterface|ADCinterface_qsys:inst|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDIO ADCinterface.v(8) " "Output port \"ADC_SDIO\" at ADCinterface.v(8) has no driver" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432194102474 "|top_ADCinterface|ADCinterface_qsys:inst|ADCinterface:adcinterface_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_master_0 ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0 " "Elaborating entity \"ADCinterface_qsys_master_0\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\"" {  } { { "ADCinterface_qsys/synthesis/ADCinterface_qsys.v" "master_0" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/ADCinterface_qsys.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432194102552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102552 ""}  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432194102552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102552 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432194102645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102645 ""}  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432194102645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432194102661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102661 ""}  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432194102661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_master_0_timing_adt ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|ADCinterface_qsys_master_0_timing_adt:timing_adt " "Elaborating entity \"ADCinterface_qsys_master_0_timing_adt\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|ADCinterface_qsys_master_0_timing_adt:timing_adt\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "timing_adt" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102692 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready ADCinterface_qsys_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at ADCinterface_qsys_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432194102692 "|top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "fifo" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "b2p" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "p2b" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "transacto" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_master_0_b2p_adapter ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"ADCinterface_qsys_master_0_b2p_adapter\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "b2p_adapter" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102723 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel ADCinterface_qsys_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at ADCinterface_qsys_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432194102723 "|top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ADCinterface_qsys_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at ADCinterface_qsys_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432194102723 "|top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_master_0_p2b_adapter ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|ADCinterface_qsys_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"ADCinterface_qsys_master_0_p2b_adapter\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|ADCinterface_qsys_master_0_p2b_adapter:p2b_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "p2b_adapter" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "rst_controller" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0 ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ADCinterface_qsys/synthesis/ADCinterface_qsys.v" "mm_interconnect_0" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/ADCinterface_qsys.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "adcinterface_0_avalon_slave_0_translator" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "master_0_master_agent" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "adcinterface_0_avalon_slave_0_agent" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "adcinterface_0_avalon_slave_0_agent_rsp_fifo" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_router ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router:router " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_router\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router:router\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "router" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_router_default_decode ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router:router\|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router:router\|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_router_001 ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_router_001\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "router_001" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_router_001_default_decode ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router_001:router_001\|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router_001:router_001\|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adcinterface_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adcinterface_0_avalon_slave_0_burst_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "adcinterface_0_avalon_slave_0_burst_adapter" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adcinterface_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adcinterface_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_cmd_demux ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_cmd_mux ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_rsp_mux ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "adcinterface_0_avalon_slave_0_rsp_width_adapter" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102911 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432194102911 "|top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432194102911 "|top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ADCinterface_qsys:inst\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "adcinterface_0_avalon_slave_0_cmd_width_adapter" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ADCinterface_qsys:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ADCinterface_qsys:inst\|altera_reset_controller:rst_controller\"" {  } { { "ADCinterface_qsys/synthesis/ADCinterface_qsys.v" "rst_controller" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/ADCinterface_qsys.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ADCinterface_qsys:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ADCinterface_qsys:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "ADCinterface_qsys/synthesis/ADCinterface_qsys.v" "rst_controller_001" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/ADCinterface_qsys/synthesis/ADCinterface_qsys.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432194102926 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1432194103784 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432194116514 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432194116810 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432194118611 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432194118627 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432194118689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432194118705 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432194118720 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1432194119454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8f641fe/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc8f641fe/alt_sld_fab.v" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/db/ip/sldc8f641fe/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194120795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194120795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8f641fe/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sldc8f641fe/submodules/alt_sld_fab_ident.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/db/ip/sldc8f641fe/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194120795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194120795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8f641fe/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sldc8f641fe/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/db/ip/sldc8f641fe/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194120811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194120811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8f641fe/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc8f641fe/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/db/ip/sldc8f641fe/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194120858 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sldc8f641fe/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/db/ip/sldc8f641fe/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194120858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194120858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8f641fe/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sldc8f641fe/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/db/ip/sldc8f641fe/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432194120873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432194120873 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1432194121747 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/output_files/top_ADCinterface.map.smsg " "Generated suppressed messages file C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/output_files/top_ADCinterface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1432194121981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432194122059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 21 00:42:02 2015 " "Processing ended: Thu May 21 00:42:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432194122059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432194122059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432194122059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432194122059 ""}
