Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: traffic_light.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "traffic_light.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "traffic_light"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : traffic_light
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "traffic_light.v" in library work
Module <traffic_light> compiled
Module <state> compiled
Module <display> compiled
No errors in compilation
Analysis of file <"traffic_light.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <traffic_light> in library <work>.

Analyzing hierarchy for module <state> in library <work> with parameters.
	s00 = "00000000"
	s01 = "00000001"
	s10 = "00010000"
	s11 = "00010001"
	t00 = "00000000"
	t01 = "00000001"
	t02 = "00000010"
	t03 = "00000011"
	t04 = "00000100"
	t05 = "00000101"
	t06 = "00000110"
	t07 = "00000111"
	t08 = "00001000"
	t09 = "00001001"

Analyzing hierarchy for module <display> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <traffic_light>.
Module <traffic_light> is correct for synthesis.
 
Analyzing module <state> in library <work>.
	s00 = 8'b00000000
	s01 = 8'b00000001
	s10 = 8'b00010000
	s11 = 8'b00010001
	t00 = 8'b00000000
	t01 = 8'b00000001
	t02 = 8'b00000010
	t03 = 8'b00000011
	t04 = 8'b00000100
	t05 = 8'b00000101
	t06 = 8'b00000110
	t07 = 8'b00000111
	t08 = 8'b00001000
	t09 = 8'b00001001
Module <state> is correct for synthesis.
 
Analyzing module <display> in library <work>.
WARNING:Xst:905 - "traffic_light.v" line 147: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data>
Module <display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <state>.
    Related source file is "traffic_light.v".
    Found 8-bit register for signal <state>.
    Found 8-bit register for signal <timer>.
    Found 8-bit subtractor for signal <timer$addsub0000> created at line 96.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <state> synthesized.


Synthesizing Unit <display>.
    Related source file is "traffic_light.v".
    Found 16x8-bit ROM for signal <duan>.
    Found 1-bit register for signal <clk_400Hz>.
    Found 32-bit up counter for signal <clk_cnt>.
    Found 4-bit register for signal <wei_ctrl>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <display> synthesized.


Synthesizing Unit <traffic_light>.
    Related source file is "traffic_light.v".
    Found 1-bit register for signal <clk_1Hz>.
    Found 32-bit up counter for signal <clk_count>.
    Found 8-bit comparator less for signal <nflashEN$cmp_lt0000> created at line 44.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <traffic_light> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 8-bit subtractor                                      : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 5
 1-bit register                                        : 2
 4-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <state_1> in Unit <U0> is equivalent to the following 5 FFs/Latches, which will be removed : <state_2> <state_3> <state_5> <state_6> <state_7> 
WARNING:Xst:1710 - FF/Latch <state_1> (without init value) has a constant value of 0 in block <U0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <state<7:5>> (without init value) have a constant value of 0 in block <state>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 8-bit subtractor                                      : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <state_1> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_2> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_3> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <traffic_light> ...

Optimizing unit <state> ...
WARNING:Xst:1710 - FF/Latch <timer_7> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <timer_6> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <display> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block traffic_light, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : traffic_light.ngr
Top Level Output File Name         : traffic_light
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 39

Cell Usage :
# BELS                             : 269
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 62
#      LUT2                        : 8
#      LUT2_D                      : 1
#      LUT3                        : 7
#      LUT4                        : 37
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      MUXCY                       : 78
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 78
#      FD                          : 7
#      FDE                         : 4
#      FDR                         : 67
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 38
#      IBUF                        : 1
#      OBUF                        : 37
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       63  out of    960     6%  
 Number of Slice Flip Flops:             78  out of   1920     4%  
 Number of 4 input LUTs:                123  out of   1920     6%  
 Number of IOs:                          39
 Number of bonded IOBs:                  39  out of     83    46%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_50MHz                          | BUFGP                  | 66    |
clk_1Hz_OBUF                       | NONE(U0/timer_3)       | 8     |
U1/clk_400Hz                       | NONE(U1/wei_ctrl_3)    | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.240ns (Maximum Frequency: 190.857MHz)
   Minimum input arrival time before clock: 4.352ns
   Maximum output required time after clock: 10.430ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50MHz'
  Clock period: 5.240ns (frequency: 190.857MHz)
  Total number of paths / destination ports: 3170 / 132
-------------------------------------------------------------------------
Delay:               5.240ns (Levels of Logic = 9)
  Source:            clk_count_8 (FF)
  Destination:       clk_count_0 (FF)
  Source Clock:      clk_50MHz rising
  Destination Clock: clk_50MHz rising

  Data Path: clk_count_8 to clk_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  clk_count_8 (clk_count_8)
     LUT4:I0->O            1   0.704   0.000  clk_count_cmp_eq0000_wg_lut<0> (clk_count_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  clk_count_cmp_eq0000_wg_cy<0> (clk_count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  clk_count_cmp_eq0000_wg_cy<1> (clk_count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  clk_count_cmp_eq0000_wg_cy<2> (clk_count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  clk_count_cmp_eq0000_wg_cy<3> (clk_count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  clk_count_cmp_eq0000_wg_cy<4> (clk_count_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  clk_count_cmp_eq0000_wg_cy<5> (clk_count_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  clk_count_cmp_eq0000_wg_cy<6> (clk_count_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  clk_count_cmp_eq0000_wg_cy<7> (clk_count_cmp_eq0000)
     FDR:R                     0.911          clk_count_0
    ----------------------------------------
    Total                      5.240ns (3.355ns logic, 1.885ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1Hz_OBUF'
  Clock period: 5.066ns (frequency: 197.394MHz)
  Total number of paths / destination ports: 97 / 13
-------------------------------------------------------------------------
Delay:               5.066ns (Levels of Logic = 3)
  Source:            U0/timer_3 (FF)
  Destination:       U0/timer_2 (FF)
  Source Clock:      clk_1Hz_OBUF rising
  Destination Clock: clk_1Hz_OBUF rising

  Data Path: U0/timer_3 to U0/timer_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.591   0.808  U0/timer_3 (U0/timer_3)
     LUT4_D:I0->O          3   0.704   0.535  U0/timer_mux0000<4>11 (U0/N3)
     LUT4:I3->O            7   0.704   0.712  U0/state_not00011 (U0/state_not0001)
     LUT4:I3->O            1   0.704   0.000  U0/timer_mux0000<0>1 (U0/timer_mux0000<0>)
     FD:D                      0.308          U0/timer_0
    ----------------------------------------
    Total                      5.066ns (3.011ns logic, 2.055ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/clk_400Hz'
  Clock period: 1.607ns (frequency: 622.278MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.607ns (Levels of Logic = 0)
  Source:            U1/wei_ctrl_2 (FF)
  Destination:       U1/wei_ctrl_3 (FF)
  Source Clock:      U1/clk_400Hz rising
  Destination Clock: U1/clk_400Hz rising

  Data Path: U1/wei_ctrl_2 to U1/wei_ctrl_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.591   0.708  U1/wei_ctrl_2 (U1/wei_ctrl_2)
     FD:D                      0.308          U1/wei_ctrl_3
    ----------------------------------------
    Total                      1.607ns (0.899ns logic, 0.708ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_1Hz_OBUF'
  Total number of paths / destination ports: 12 / 10
-------------------------------------------------------------------------
Offset:              4.352ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       U0/timer_2 (FF)
  Destination Clock: clk_1Hz_OBUF rising

  Data Path: reset to U0/timer_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  reset_IBUF (reset_IBUF)
     LUT4:I0->O            7   0.704   0.712  U0/state_not00011 (U0/state_not0001)
     LUT4:I3->O            1   0.704   0.000  U0/timer_mux0000<0>1 (U0/timer_mux0000<0>)
     FD:D                      0.308          U0/timer_0
    ----------------------------------------
    Total                      4.352ns (2.934ns logic, 1.418ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50MHz'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              8.238ns (Levels of Logic = 4)
  Source:            clk_1Hz (FF)
  Destination:       flashlight0 (PAD)
  Source Clock:      clk_50MHz rising

  Data Path: clk_1Hz to flashlight0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.591   0.937  clk_1Hz (clk_1Hz_OBUF)
     LUT4:I3->O            1   0.704   0.424  flashlight01_SW0 (N2)
     LUT4:I3->O            2   0.704   0.482  flashlight01 (N01)
     LUT3:I2->O            1   0.704   0.420  flashlight31 (flashlight3_OBUF)
     OBUF:I->O                 3.272          flashlight3_OBUF (flashlight3)
    ----------------------------------------
    Total                      8.238ns (5.975ns logic, 2.263ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1Hz_OBUF'
  Total number of paths / destination ports: 90 / 23
-------------------------------------------------------------------------
Offset:              10.430ns (Levels of Logic = 6)
  Source:            U0/state_0 (FF)
  Destination:       sm_duan<1> (PAD)
  Source Clock:      clk_1Hz_OBUF rising

  Data Path: U0/state_0 to sm_duan<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.591   1.108  U0/state_0 (U0/state_0)
     LUT4:I0->O            1   0.704   0.000  U1/duan_ctrl<0>111 (U1/duan_ctrl<0>111)
     MUXF5:I1->O           1   0.321   0.595  U1/duan_ctrl<0>11_f5 (U1/duan_ctrl<0>11)
     LUT4:I0->O            1   0.704   0.424  U1/duan_ctrl<0>41_SW0 (N12)
     LUT4:I3->O            7   0.704   0.883  U1/duan_ctrl<0>41 (U1/duan_ctrl<0>)
     LUT4:I0->O            1   0.704   0.420  U1/Mrom_duan111 (sm_duan_1_OBUF)
     OBUF:I->O                 3.272          sm_duan_1_OBUF (sm_duan<1>)
    ----------------------------------------
    Total                     10.430ns (7.000ns logic, 3.430ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/clk_400Hz'
  Total number of paths / destination ports: 312 / 11
-------------------------------------------------------------------------
Offset:              10.109ns (Levels of Logic = 6)
  Source:            U1/wei_ctrl_1 (FF)
  Destination:       sm_duan<1> (PAD)
  Source Clock:      U1/clk_400Hz rising

  Data Path: U1/wei_ctrl_1 to sm_duan<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.591   0.787  U1/wei_ctrl_1 (U1/wei_ctrl_1)
     LUT4:I1->O            1   0.704   0.000  U1/duan_ctrl<0>111 (U1/duan_ctrl<0>111)
     MUXF5:I1->O           1   0.321   0.595  U1/duan_ctrl<0>11_f5 (U1/duan_ctrl<0>11)
     LUT4:I0->O            1   0.704   0.424  U1/duan_ctrl<0>41_SW0 (N12)
     LUT4:I3->O            7   0.704   0.883  U1/duan_ctrl<0>41 (U1/duan_ctrl<0>)
     LUT4:I0->O            1   0.704   0.420  U1/Mrom_duan111 (sm_duan_1_OBUF)
     OBUF:I->O                 3.272          sm_duan_1_OBUF (sm_duan<1>)
    ----------------------------------------
    Total                     10.109ns (7.000ns logic, 3.109ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.21 secs
 
--> 

Total memory usage is 254800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    2 (   0 filtered)

