// Seed: 3888478289
module module_0 (
    output supply0 id_0,
    input wand id_1,
    input uwire id_2,
    input wor id_3,
    output supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    output supply0 id_7,
    input tri id_8,
    output tri0 id_9
);
  wire id_11;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input wire id_4,
    output uwire id_5,
    output logic id_6
);
  module_0(
      id_0, id_1, id_4, id_2, id_5, id_3, id_1, id_0, id_2, id_5
  );
  initial begin
    if ("")
      assume (1);
      else begin
        id_6 <= 1;
      end
  end
endmodule
