<h2>TCB Change Log - 2025-08-14</h2><pre>### Changed:
- **root['SGX']['00A06D080000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['70A06D070000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00A06E050000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00A06E050000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00906EA50000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00906EA50000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00906EA50000']['tcbLevels'][1]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['20606C040000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['20606C040000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['20606C040000']['tcbLevels'][1]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['50806F000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00A067110000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00A067110000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00A067110000']['tcbLevels'][1]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00606C040000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00606C040000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00606C040000']['tcbLevels'][1]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00706E470000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00706E470000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00706E470000']['tcbLevels'][1]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00806EA60000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00806EA60000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00806EA60000']['tcbLevels'][1]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00706A800000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00706A800000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00706A100000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00706A100000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['F0806F000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00806EB70000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00806EB70000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00906EC50000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00906EC50000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00906EC50000']['tcbLevels'][1]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['90806F000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['10A06F010000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['10A06F010000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00906EC10000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00906EC10000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['B0C06F000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['20A06F000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00906ED50000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00906ED50000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00906ED50000']['tcbLevels'][1]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['60A06F000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00A065510000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00A065510000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00A065510000']['tcbLevels'][1]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['30606A000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['30606A000000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['30606A000000']['tcbLevels'][1]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['20806EB70000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['20806EB70000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['20806EB70000']['tcbLevels'][1]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00906EA10000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00906EA10000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00906EA10000']['tcbLevels'][1]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['30806F040000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['C0806F000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['20A06D080000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['10A06D000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00806F050000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['20906EC10000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['20906EC10000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['20906EC10000']['tcbLevels'][1]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['90C06F000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00806F000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00906EB10000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00906EB10000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00906EB10000']['tcbLevels'][1]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00606A000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['SGX']['00606A000000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['SGX']['00606A000000']['tcbLevels'][1]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['TDX']['00A06D080000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['TDX']['70A06D070000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['TDX']['00A06E050000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['TDX']['00A06E050000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['TDX']['50806F000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['TDX']['10A06F010000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['TDX']['10A06F010000']['tcbLevels'][0]['tcbDate']**: Changed from `2025-05-14T00:00:00Z` to `2025-08-13T00:00:00Z`
- **root['TDX']['B0C06F000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['TDX']['20A06F000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['TDX']['60A06F000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['TDX']['C0806F000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['TDX']['20A06D080000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['TDX']['10A06D000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['TDX']['00806F050000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['TDX']['90C06F000000']['tcbEvaluationDataNumber']**: Changed from `19` to `20`
- **root['TDX']['50806F000000']['tdxModuleIdentities'][1]**: Changed from `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}` to `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}`
- **root['SGX']['70A06D070000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['TDX']['10A06F010000']['tdxModuleIdentities'][1]**: Changed from `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}` to `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}`
- **root['SGX']['30806F040000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 9, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 9, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['TDX']['90C06F000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 3, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['SGX']['00806F050000']['tcbLevels'][3]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['TDX']['60A06F000000']['tdxModuleIdentities'][0]**: Changed from `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}]}` to `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 5}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}]}`
- **root['SGX']['30806F040000']['tcbLevels'][4]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00106', 'INTEL-SA-00115', 'INTEL-SA-00135', 'INTEL-SA-00203', 'INTEL-SA-00220', 'INTEL-SA-00233', 'INTEL-SA-00270', 'INTEL-SA-00293', 'INTEL-SA-00320', 'INTEL-SA-00329', 'INTEL-SA-00381', 'INTEL-SA-00389', 'INTEL-SA-00477', 'INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['TDX']['B0C06F000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 3, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['SGX']['90C06F000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 3, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['TDX']['20A06F000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 5, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 5, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['TDX']['10A06D000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01311', 'INTEL-SA-01312', 'INTEL-SA-01313', 'INTEL-SA-01367']}`
- **root['TDX']['90C06F000000']['tdxModuleIdentities'][1]**: Changed from `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}` to `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}`
- **root['TDX']['00A06E050000']['tdxModuleIdentities'][1]**: Changed from `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}` to `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}`
- **root['SGX']['90806F000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 9, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 9, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['TDX']['B0C06F000000']['tdxModuleIdentities'][1]**: Changed from `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}` to `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}`
- **root['SGX']['50806F000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 9, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 9, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['SGX']['30806F040000']['tcbLevels'][2]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['SGX']['20A06D080000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['SGX']['C0806F000000']['tcbLevels'][3]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 0, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['TDX']['20A06D080000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01311', 'INTEL-SA-01312', 'INTEL-SA-01313', 'INTEL-SA-01367']}`
- **root['SGX']['00806F050000']['tcbLevels'][4]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00106', 'INTEL-SA-00115', 'INTEL-SA-00135', 'INTEL-SA-00203', 'INTEL-SA-00220', 'INTEL-SA-00233', 'INTEL-SA-00270', 'INTEL-SA-00293', 'INTEL-SA-00320', 'INTEL-SA-00329', 'INTEL-SA-00381', 'INTEL-SA-00389', 'INTEL-SA-00477', 'INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['TDX']['C0806F000000']['tdxModuleIdentities'][1]**: Changed from `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}` to `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}`
- **root['TDX']['00A06D080000']['tdxModuleIdentities'][1]**: Changed from `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}` to `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}`
- **root['TDX']['00806F050000']['tcbLevels'][2]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01312', 'INTEL-SA-01313']}`
- **root['SGX']['00A06D080000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01313', 'INTEL-SA-01367']}`
- **root['TDX']['50806F000000']['tdxModuleIdentities'][0]**: Changed from `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}]}` to `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 5}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}]}`
- **root['SGX']['10A06D000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01313', 'INTEL-SA-01367']}`
- **root['TDX']['60A06F000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 5, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 5, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['TDX']['90C06F000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 3, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01312', 'INTEL-SA-01313']}`
- **root['TDX']['00806F050000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 9, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 9, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 9, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['TDX']['70A06D070000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01311', 'INTEL-SA-01312', 'INTEL-SA-01313', 'INTEL-SA-01367']}`
- **root['SGX']['C0806F000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01313']}`
- **root['SGX']['F0806F000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01313']}`
- **root['SGX']['50806F000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01313']}`
- **root['TDX']['50806F000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01312', 'INTEL-SA-01313']}`
- **root['SGX']['20A06F000000']['tcbLevels'][2]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01268', 'INTEL-SA-01273', 'INTEL-SA-01278']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2024-11-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01268', 'INTEL-SA-01273', 'INTEL-SA-01278', 'INTEL-SA-01313', 'INTEL-SA-01367']}`
- **root['SGX']['90C06F000000']['tcbLevels'][2]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00106', 'INTEL-SA-00115', 'INTEL-SA-00135', 'INTEL-SA-00203', 'INTEL-SA-00220', 'INTEL-SA-00233', 'INTEL-SA-00270', 'INTEL-SA-00293', 'INTEL-SA-00320', 'INTEL-SA-00329', 'INTEL-SA-00381', 'INTEL-SA-00389', 'INTEL-SA-00477', 'INTEL-SA-00837', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['SGX']['00806F050000']['tcbLevels'][2]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['SGX']['90806F000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01313']}`
- **root['TDX']['00A06D080000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['TDX']['10A06D000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['SGX']['50806F000000']['tcbLevels'][3]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['TDX']['70A06D070000']['tdxModuleIdentities'][0]**: Changed from `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}]}` to `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 5}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}]}`
- **root['TDX']['00806F050000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01312', 'INTEL-SA-01313']}`
- **root['TDX']['50806F000000']['tcbLevels'][3]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01312', 'INTEL-SA-01313']}`
- **root['SGX']['20A06D080000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01313', 'INTEL-SA-01367']}`
- **root['TDX']['C0806F000000']['tcbLevels'][4]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 0, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5, 'tdxtcbcomponents': [{'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00106', 'INTEL-SA-00135', 'INTEL-SA-00203', 'INTEL-SA-00293', 'INTEL-SA-00477', 'INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 0, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01312', 'INTEL-SA-01313']}`
- **root['SGX']['50806F000000']['tcbLevels'][4]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00106', 'INTEL-SA-00115', 'INTEL-SA-00135', 'INTEL-SA-00203', 'INTEL-SA-00220', 'INTEL-SA-00233', 'INTEL-SA-00270', 'INTEL-SA-00293', 'INTEL-SA-00320', 'INTEL-SA-00329', 'INTEL-SA-00381', 'INTEL-SA-00389', 'INTEL-SA-00477', 'INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['SGX']['F0806F000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 9, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 9, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['SGX']['F0806F000000']['tcbLevels'][2]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['SGX']['00806F050000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01313']}`
- **root['TDX']['10A06D000000']['tdxModuleIdentities'][0]**: Changed from `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}]}` to `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 5}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}]}`
- **root['TDX']['B0C06F000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 3, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01312', 'INTEL-SA-01313']}`
- **root['TDX']['B0C06F000000']['tdxModuleIdentities'][0]**: Changed from `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}]}` to `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 5}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}]}`
- **root['SGX']['70A06D070000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01313', 'INTEL-SA-01367']}`
- **root['TDX']['C0806F000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01312', 'INTEL-SA-01313']}`
- **root['TDX']['20A06F000000']['tcbLevels'][2]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01268', 'INTEL-SA-01273', 'INTEL-SA-01278']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2024-11-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01268', 'INTEL-SA-01273', 'INTEL-SA-01278', 'INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01311', 'INTEL-SA-01312', 'INTEL-SA-01313', 'INTEL-SA-01367']}`
- **root['SGX']['B0C06F000000']['tcbLevels'][2]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00106', 'INTEL-SA-00115', 'INTEL-SA-00135', 'INTEL-SA-00203', 'INTEL-SA-00220', 'INTEL-SA-00233', 'INTEL-SA-00270', 'INTEL-SA-00293', 'INTEL-SA-00320', 'INTEL-SA-00329', 'INTEL-SA-00381', 'INTEL-SA-00389', 'INTEL-SA-00477', 'INTEL-SA-00837', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['TDX']['60A06F000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2024-11-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01268', 'INTEL-SA-01273', 'INTEL-SA-01278']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 5, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01311', 'INTEL-SA-01312', 'INTEL-SA-01313', 'INTEL-SA-01367']}`
- **root['TDX']['50806F000000']['tcbLevels'][4]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5, 'tdxtcbcomponents': [{'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00106', 'INTEL-SA-00115', 'INTEL-SA-00135', 'INTEL-SA-00203', 'INTEL-SA-00220', 'INTEL-SA-00233', 'INTEL-SA-00270', 'INTEL-SA-00293', 'INTEL-SA-00320', 'INTEL-SA-00329', 'INTEL-SA-00381', 'INTEL-SA-00389', 'INTEL-SA-00477', 'INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01312', 'INTEL-SA-01313']}`
- **root['SGX']['C0806F000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 9, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 9, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['SGX']['00806F000000']['tcbLevels'][2]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['TDX']['00A06D080000']['tdxModuleIdentities'][0]**: Changed from `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}]}` to `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 5}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}]}`
- **root['SGX']['F0806F000000']['tcbLevels'][3]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['TDX']['C0806F000000']['tcbLevels'][2]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01312', 'INTEL-SA-01313']}`
- **root['SGX']['00806F000000']['tcbLevels'][3]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 1, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 1, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['SGX']['C0806F000000']['tcbLevels'][4]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 0, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00106', 'INTEL-SA-00135', 'INTEL-SA-00203', 'INTEL-SA-00293', 'INTEL-SA-00477', 'INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 0, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['TDX']['C0806F000000']['tcbLevels'][3]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 0, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01312', 'INTEL-SA-01313']}`
- **root['TDX']['50806F000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 9, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 9, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 9, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['SGX']['90806F000000']['tcbLevels'][3]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['TDX']['90C06F000000']['tdxModuleIdentities'][0]**: Changed from `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}]}` to `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 5}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}]}`
- **root['TDX']['70A06D070000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['TDX']['00A06D080000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01311', 'INTEL-SA-01312', 'INTEL-SA-01313', 'INTEL-SA-01367']}`
- **root['TDX']['20A06F000000']['tdxModuleIdentities'][1]**: Changed from `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}` to `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}`
- **root['TDX']['60A06F000000']['tcbLevels'][2]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01268', 'INTEL-SA-01273', 'INTEL-SA-01278']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2024-11-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01268', 'INTEL-SA-01273', 'INTEL-SA-01278', 'INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01311', 'INTEL-SA-01312', 'INTEL-SA-01313', 'INTEL-SA-01367']}`
- **root['SGX']['30806F040000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01313']}`
- **root['SGX']['60A06F000000']['tcbLevels'][2]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01268', 'INTEL-SA-01273', 'INTEL-SA-01278']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2024-11-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01268', 'INTEL-SA-01273', 'INTEL-SA-01278', 'INTEL-SA-01313', 'INTEL-SA-01367']}`
- **root['SGX']['30806F040000']['tcbLevels'][3]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['SGX']['F0806F000000']['tcbLevels'][4]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['TDX']['20A06F000000']['tdxModuleIdentities'][0]**: Changed from `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}]}` to `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 5}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}]}`
- **root['TDX']['10A06F010000']['tdxModuleIdentities'][0]**: Changed from `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}]}` to `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 5}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}]}`
- **root['TDX']['00806F050000']['tdxModuleIdentities'][1]**: Changed from `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}` to `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}`
- **root['TDX']['20A06F000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2024-11-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01268', 'INTEL-SA-01273', 'INTEL-SA-01278']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 5, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01311', 'INTEL-SA-01312', 'INTEL-SA-01313', 'INTEL-SA-01367']}`
- **root['TDX']['B0C06F000000']['tcbLevels'][2]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00106', 'INTEL-SA-00115', 'INTEL-SA-00135', 'INTEL-SA-00203', 'INTEL-SA-00220', 'INTEL-SA-00233', 'INTEL-SA-00270', 'INTEL-SA-00293', 'INTEL-SA-00320', 'INTEL-SA-00329', 'INTEL-SA-00381', 'INTEL-SA-00389', 'INTEL-SA-00477', 'INTEL-SA-00837', 'INTEL-SA-01036', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01312', 'INTEL-SA-01313']}`
- **root['SGX']['10A06D000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['TDX']['20A06D080000']['tdxModuleIdentities'][0]**: Changed from `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}]}` to `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 5}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}]}`
- **root['SGX']['00A06D080000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['SGX']['20A06F000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2024-11-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01268', 'INTEL-SA-01273', 'INTEL-SA-01278']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 5, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01313', 'INTEL-SA-01367']}`
- **root['TDX']['00806F050000']['tdxModuleIdentities'][0]**: Changed from `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}]}` to `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 5}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}]}`
- **root['SGX']['60A06F000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 5, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 5, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['TDX']['10A06D000000']['tdxModuleIdentities'][1]**: Changed from `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}` to `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}`
- **root['TDX']['90C06F000000']['tcbLevels'][2]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00106', 'INTEL-SA-00115', 'INTEL-SA-00135', 'INTEL-SA-00203', 'INTEL-SA-00220', 'INTEL-SA-00233', 'INTEL-SA-00270', 'INTEL-SA-00293', 'INTEL-SA-00320', 'INTEL-SA-00329', 'INTEL-SA-00381', 'INTEL-SA-00389', 'INTEL-SA-00477', 'INTEL-SA-00837', 'INTEL-SA-01036', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01312', 'INTEL-SA-01313']}`
- **root['SGX']['00806F000000']['tcbLevels'][4]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 1, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 1, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00106', 'INTEL-SA-00115', 'INTEL-SA-00135', 'INTEL-SA-00203', 'INTEL-SA-00220', 'INTEL-SA-00233', 'INTEL-SA-00270', 'INTEL-SA-00293', 'INTEL-SA-00320', 'INTEL-SA-00329', 'INTEL-SA-00381', 'INTEL-SA-00389', 'INTEL-SA-00477', 'INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 1, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 1, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['TDX']['60A06F000000']['tdxModuleIdentities'][1]**: Changed from `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}` to `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}`
- **root['SGX']['B0C06F000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 3, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01313']}`
- **root['TDX']['20A06D080000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['TDX']['00806F050000']['tcbLevels'][3]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01312', 'INTEL-SA-01313']}`
- **root['TDX']['00806F050000']['tcbLevels'][4]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5, 'tdxtcbcomponents': [{'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00106', 'INTEL-SA-00115', 'INTEL-SA-00135', 'INTEL-SA-00203', 'INTEL-SA-00220', 'INTEL-SA-00233', 'INTEL-SA-00270', 'INTEL-SA-00293', 'INTEL-SA-00320', 'INTEL-SA-00329', 'INTEL-SA-00381', 'INTEL-SA-00389', 'INTEL-SA-00477', 'INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01312', 'INTEL-SA-01313']}`
- **root['TDX']['50806F000000']['tcbLevels'][2]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 3, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01010', 'INTEL-SA-01036', 'INTEL-SA-01076', 'INTEL-SA-01079', 'INTEL-SA-01099', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01192', 'INTEL-SA-01245', 'INTEL-SA-01312', 'INTEL-SA-01313']}`
- **root['SGX']['00806F000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 9, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 9, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['SGX']['60A06F000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2024-11-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01268', 'INTEL-SA-01273', 'INTEL-SA-01278']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 5, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01313', 'INTEL-SA-01367']}`
- **root['TDX']['00A06E050000']['tdxModuleIdentities'][0]**: Changed from `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}]}` to `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 5}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}]}`
- **root['SGX']['90806F000000']['tcbLevels'][4]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 5}, 'tcbDate': '2018-01-04T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00106', 'INTEL-SA-00115', 'INTEL-SA-00135', 'INTEL-SA-00203', 'INTEL-SA-00220', 'INTEL-SA-00233', 'INTEL-SA-00270', 'INTEL-SA-00293', 'INTEL-SA-00320', 'INTEL-SA-00329', 'INTEL-SA-00381', 'INTEL-SA-00389', 'INTEL-SA-00477', 'INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-02-15T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00837', 'INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['SGX']['00806F000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01313']}`
- **root['TDX']['C0806F000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 9, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 9, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11, 'tdxtcbcomponents': [{'svn': 5, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 0, 'category': 'OS/VMM', 'type': 'TDX Module'}, {'svn': 9, 'category': 'OS/VMM', 'type': 'TDX Late Microcode Update'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}]}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['SGX']['90806F000000']['tcbLevels'][2]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 255, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['SGX']['00806F050000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 8, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 8, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 9, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 9, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['SGX']['90C06F000000']['tcbLevels'][1]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 2, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 3, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01313']}`
- **root['SGX']['20A06F000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 5, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 5, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 5, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 5, 'category': 'BIOS'}, {'svn': 255, 'category': 'BIOS'}, {'svn': 0}, {'svn': 2, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 13}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['SGX']['C0806F000000']['tcbLevels'][2]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['SGX']['B0C06F000000']['tcbLevels'][0]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 3, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 4, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 4, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 4, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}`
- **root['TDX']['70A06D070000']['tdxModuleIdentities'][1]**: Changed from `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}` to `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}`
- **root['SGX']['50806F000000']['tcbLevels'][2]**: Changed from `{'tcb': {'sgxtcbcomponents': [{'svn': 6, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 6, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-00960', 'INTEL-SA-00982', 'INTEL-SA-00986', 'INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111']}` to `{'tcb': {'sgxtcbcomponents': [{'svn': 7, 'category': 'BIOS', 'type': 'Early Microcode Update'}, {'svn': 7, 'category': 'OS/VMM', 'type': 'SGX Late Microcode Update'}, {'svn': 2, 'category': 'OS/VMM', 'type': 'TXT SINIT'}, {'svn': 2, 'category': 'BIOS'}, {'svn': 3, 'category': 'BIOS'}, {'svn': 1, 'category': 'BIOS'}, {'svn': 0}, {'svn': 3, 'category': 'OS/VMM', 'type': 'SEAMLDR ACM'}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}, {'svn': 0}], 'pcesvn': 11}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01079', 'INTEL-SA-01103', 'INTEL-SA-01111', 'INTEL-SA-01313']}`
- **root['TDX']['20A06D080000']['tdxModuleIdentities'][1]**: Changed from `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}` to `{'id': 'TDX_01', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 11}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 6}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}, {'tcb': {'isvsvn': 4}, 'tcbDate': '2024-03-13T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}, {'tcb': {'isvsvn': 2}, 'tcbDate': '2023-08-09T00:00:00Z', 'tcbStatus': 'OutOfDate', 'advisoryIDs': ['INTEL-SA-01036', 'INTEL-SA-01099']}]}`
- **root['TDX']['C0806F000000']['tdxModuleIdentities'][0]**: Changed from `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'UpToDate'}]}` to `{'id': 'TDX_03', 'mrsigner': '000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000', 'attributes': '0000000000000000', 'attributesMask': 'FFFFFFFFFFFFFFFF', 'tcbLevels': [{'tcb': {'isvsvn': 5}, 'tcbDate': '2025-08-13T00:00:00Z', 'tcbStatus': 'UpToDate'}, {'tcb': {'isvsvn': 3}, 'tcbDate': '2025-05-14T00:00:00Z', 'tcbStatus': 'OutOfDate'}]}`
### List Items Added:
- **root['SGX']['00A06D080000']['tcbLevels'][2]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 2,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 4,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-01313",
        "INTEL-SA-01367"
    ]
}
- **root['SGX']['70A06D070000']['tcbLevels'][2]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 2,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 4,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-01313",
        "INTEL-SA-01367"
    ]
}
- **root['SGX']['50806F000000']['tcbLevels'][5]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 5,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 3,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 3,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-00106",
        "INTEL-SA-00115",
        "INTEL-SA-00135",
        "INTEL-SA-00203",
        "INTEL-SA-00220",
        "INTEL-SA-00233",
        "INTEL-SA-00270",
        "INTEL-SA-00293",
        "INTEL-SA-00320",
        "INTEL-SA-00329",
        "INTEL-SA-00381",
        "INTEL-SA-00389",
        "INTEL-SA-00477",
        "INTEL-SA-00837",
        "INTEL-SA-00960",
        "INTEL-SA-00982",
        "INTEL-SA-00986",
        "INTEL-SA-01079",
        "INTEL-SA-01103",
        "INTEL-SA-01111",
        "INTEL-SA-01313"
    ]
}
- **root['SGX']['F0806F000000']['tcbLevels'][5]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 5,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 3,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 255,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-00837",
        "INTEL-SA-00960",
        "INTEL-SA-00982",
        "INTEL-SA-00986",
        "INTEL-SA-01079",
        "INTEL-SA-01103",
        "INTEL-SA-01111",
        "INTEL-SA-01313"
    ]
}
- **root['SGX']['90806F000000']['tcbLevels'][5]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 5,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 3,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 255,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-00106",
        "INTEL-SA-00115",
        "INTEL-SA-00135",
        "INTEL-SA-00203",
        "INTEL-SA-00220",
        "INTEL-SA-00233",
        "INTEL-SA-00270",
        "INTEL-SA-00293",
        "INTEL-SA-00320",
        "INTEL-SA-00329",
        "INTEL-SA-00381",
        "INTEL-SA-00389",
        "INTEL-SA-00477",
        "INTEL-SA-00837",
        "INTEL-SA-00960",
        "INTEL-SA-00982",
        "INTEL-SA-00986",
        "INTEL-SA-01079",
        "INTEL-SA-01103",
        "INTEL-SA-01111",
        "INTEL-SA-01313"
    ]
}
- **root['SGX']['B0C06F000000']['tcbLevels'][3]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 2,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 3,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 3,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-00106",
        "INTEL-SA-00115",
        "INTEL-SA-00135",
        "INTEL-SA-00203",
        "INTEL-SA-00220",
        "INTEL-SA-00233",
        "INTEL-SA-00270",
        "INTEL-SA-00293",
        "INTEL-SA-00320",
        "INTEL-SA-00329",
        "INTEL-SA-00381",
        "INTEL-SA-00389",
        "INTEL-SA-00477",
        "INTEL-SA-00837",
        "INTEL-SA-01079",
        "INTEL-SA-01103",
        "INTEL-SA-01111",
        "INTEL-SA-01313"
    ]
}
- **root['SGX']['20A06F000000']['tcbLevels'][3]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 2,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 255,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-01268",
        "INTEL-SA-01273",
        "INTEL-SA-01278",
        "INTEL-SA-01313",
        "INTEL-SA-01367"
    ]
}
- **root['SGX']['60A06F000000']['tcbLevels'][3]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 2,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 255,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-01268",
        "INTEL-SA-01273",
        "INTEL-SA-01278",
        "INTEL-SA-01313",
        "INTEL-SA-01367"
    ]
}
- **root['SGX']['30806F040000']['tcbLevels'][5]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 5,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 3,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 255,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-00106",
        "INTEL-SA-00115",
        "INTEL-SA-00135",
        "INTEL-SA-00203",
        "INTEL-SA-00220",
        "INTEL-SA-00233",
        "INTEL-SA-00270",
        "INTEL-SA-00293",
        "INTEL-SA-00320",
        "INTEL-SA-00329",
        "INTEL-SA-00381",
        "INTEL-SA-00389",
        "INTEL-SA-00477",
        "INTEL-SA-00837",
        "INTEL-SA-00960",
        "INTEL-SA-00982",
        "INTEL-SA-00986",
        "INTEL-SA-01079",
        "INTEL-SA-01103",
        "INTEL-SA-01111",
        "INTEL-SA-01313"
    ]
}
- **root['SGX']['C0806F000000']['tcbLevels'][5]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 5,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 3,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 0,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-00106",
        "INTEL-SA-00135",
        "INTEL-SA-00203",
        "INTEL-SA-00293",
        "INTEL-SA-00477",
        "INTEL-SA-00837",
        "INTEL-SA-00960",
        "INTEL-SA-00982",
        "INTEL-SA-00986",
        "INTEL-SA-01079",
        "INTEL-SA-01103",
        "INTEL-SA-01111",
        "INTEL-SA-01313"
    ]
}
- **root['SGX']['20A06D080000']['tcbLevels'][2]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 2,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 4,
                "category": "BIOS"
            },
            {
                "svn": 255,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-01313",
        "INTEL-SA-01367"
    ]
}
- **root['SGX']['10A06D000000']['tcbLevels'][2]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 2,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 4,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-01313",
        "INTEL-SA-01367"
    ]
}
- **root['SGX']['00806F050000']['tcbLevels'][5]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 5,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 3,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 3,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-00106",
        "INTEL-SA-00115",
        "INTEL-SA-00135",
        "INTEL-SA-00203",
        "INTEL-SA-00220",
        "INTEL-SA-00233",
        "INTEL-SA-00270",
        "INTEL-SA-00293",
        "INTEL-SA-00320",
        "INTEL-SA-00329",
        "INTEL-SA-00381",
        "INTEL-SA-00389",
        "INTEL-SA-00477",
        "INTEL-SA-00837",
        "INTEL-SA-00960",
        "INTEL-SA-00982",
        "INTEL-SA-00986",
        "INTEL-SA-01079",
        "INTEL-SA-01103",
        "INTEL-SA-01111",
        "INTEL-SA-01313"
    ]
}
- **root['SGX']['90C06F000000']['tcbLevels'][3]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 2,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 3,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 3,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-00106",
        "INTEL-SA-00115",
        "INTEL-SA-00135",
        "INTEL-SA-00203",
        "INTEL-SA-00220",
        "INTEL-SA-00233",
        "INTEL-SA-00270",
        "INTEL-SA-00293",
        "INTEL-SA-00320",
        "INTEL-SA-00329",
        "INTEL-SA-00381",
        "INTEL-SA-00389",
        "INTEL-SA-00477",
        "INTEL-SA-00837",
        "INTEL-SA-01079",
        "INTEL-SA-01103",
        "INTEL-SA-01111",
        "INTEL-SA-01313"
    ]
}
- **root['SGX']['00806F000000']['tcbLevels'][5]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 1,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 1,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 3,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 255,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-00106",
        "INTEL-SA-00115",
        "INTEL-SA-00135",
        "INTEL-SA-00203",
        "INTEL-SA-00220",
        "INTEL-SA-00233",
        "INTEL-SA-00270",
        "INTEL-SA-00293",
        "INTEL-SA-00320",
        "INTEL-SA-00329",
        "INTEL-SA-00381",
        "INTEL-SA-00389",
        "INTEL-SA-00477",
        "INTEL-SA-00837",
        "INTEL-SA-00960",
        "INTEL-SA-00982",
        "INTEL-SA-00986",
        "INTEL-SA-01079",
        "INTEL-SA-01103",
        "INTEL-SA-01111",
        "INTEL-SA-01313"
    ]
}
- **root['TDX']['00A06D080000']['tcbLevels'][2]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 2,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 4,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5,
        "tdxtcbcomponents": [
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 0,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TDX Late Microcode Update"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ]
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-01192",
        "INTEL-SA-01245",
        "INTEL-SA-01311",
        "INTEL-SA-01312",
        "INTEL-SA-01313",
        "INTEL-SA-01367"
    ]
}
- **root['TDX']['70A06D070000']['tcbLevels'][2]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 2,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 4,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5,
        "tdxtcbcomponents": [
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 0,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TDX Late Microcode Update"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ]
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-01192",
        "INTEL-SA-01245",
        "INTEL-SA-01311",
        "INTEL-SA-01312",
        "INTEL-SA-01313",
        "INTEL-SA-01367"
    ]
}
- **root['TDX']['50806F000000']['tcbLevels'][5]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 5,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 3,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 3,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5,
        "tdxtcbcomponents": [
            {
                "svn": 3,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 0,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "TDX Late Microcode Update"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ]
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-00106",
        "INTEL-SA-00115",
        "INTEL-SA-00135",
        "INTEL-SA-00203",
        "INTEL-SA-00220",
        "INTEL-SA-00233",
        "INTEL-SA-00270",
        "INTEL-SA-00293",
        "INTEL-SA-00320",
        "INTEL-SA-00329",
        "INTEL-SA-00381",
        "INTEL-SA-00389",
        "INTEL-SA-00477",
        "INTEL-SA-00837",
        "INTEL-SA-00960",
        "INTEL-SA-00982",
        "INTEL-SA-00986",
        "INTEL-SA-01010",
        "INTEL-SA-01036",
        "INTEL-SA-01076",
        "INTEL-SA-01079",
        "INTEL-SA-01099",
        "INTEL-SA-01103",
        "INTEL-SA-01111",
        "INTEL-SA-01192",
        "INTEL-SA-01245",
        "INTEL-SA-01312",
        "INTEL-SA-01313"
    ]
}
- **root['TDX']['B0C06F000000']['tcbLevels'][3]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 2,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 3,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5,
        "tdxtcbcomponents": [
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 0,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TDX Late Microcode Update"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ]
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-00106",
        "INTEL-SA-00115",
        "INTEL-SA-00135",
        "INTEL-SA-00203",
        "INTEL-SA-00220",
        "INTEL-SA-00233",
        "INTEL-SA-00270",
        "INTEL-SA-00293",
        "INTEL-SA-00320",
        "INTEL-SA-00329",
        "INTEL-SA-00381",
        "INTEL-SA-00389",
        "INTEL-SA-00477",
        "INTEL-SA-00837",
        "INTEL-SA-01036",
        "INTEL-SA-01079",
        "INTEL-SA-01099",
        "INTEL-SA-01103",
        "INTEL-SA-01111",
        "INTEL-SA-01192",
        "INTEL-SA-01245",
        "INTEL-SA-01312",
        "INTEL-SA-01313"
    ]
}
- **root['TDX']['20A06F000000']['tcbLevels'][3]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 2,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 255,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5,
        "tdxtcbcomponents": [
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 0,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TDX Late Microcode Update"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ]
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-01268",
        "INTEL-SA-01273",
        "INTEL-SA-01278",
        "INTEL-SA-01192",
        "INTEL-SA-01245",
        "INTEL-SA-01311",
        "INTEL-SA-01312",
        "INTEL-SA-01313",
        "INTEL-SA-01367"
    ]
}
- **root['TDX']['60A06F000000']['tcbLevels'][3]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 2,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 255,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5,
        "tdxtcbcomponents": [
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 0,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TDX Late Microcode Update"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ]
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-01268",
        "INTEL-SA-01273",
        "INTEL-SA-01278",
        "INTEL-SA-01192",
        "INTEL-SA-01245",
        "INTEL-SA-01311",
        "INTEL-SA-01312",
        "INTEL-SA-01313",
        "INTEL-SA-01367"
    ]
}
- **root['TDX']['C0806F000000']['tcbLevels'][5]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 5,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 3,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 0,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5,
        "tdxtcbcomponents": [
            {
                "svn": 3,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 0,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "TDX Late Microcode Update"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ]
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-00106",
        "INTEL-SA-00135",
        "INTEL-SA-00203",
        "INTEL-SA-00293",
        "INTEL-SA-00477",
        "INTEL-SA-00837",
        "INTEL-SA-00960",
        "INTEL-SA-00982",
        "INTEL-SA-00986",
        "INTEL-SA-01010",
        "INTEL-SA-01036",
        "INTEL-SA-01076",
        "INTEL-SA-01079",
        "INTEL-SA-01099",
        "INTEL-SA-01103",
        "INTEL-SA-01111",
        "INTEL-SA-01192",
        "INTEL-SA-01245",
        "INTEL-SA-01312",
        "INTEL-SA-01313"
    ]
}
- **root['TDX']['20A06D080000']['tcbLevels'][2]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 2,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 4,
                "category": "BIOS"
            },
            {
                "svn": 255,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5,
        "tdxtcbcomponents": [
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 0,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TDX Late Microcode Update"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ]
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-01192",
        "INTEL-SA-01245",
        "INTEL-SA-01311",
        "INTEL-SA-01312",
        "INTEL-SA-01313",
        "INTEL-SA-01367"
    ]
}
- **root['TDX']['10A06D000000']['tcbLevels'][2]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 2,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 4,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5,
        "tdxtcbcomponents": [
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 0,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TDX Late Microcode Update"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ]
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-01192",
        "INTEL-SA-01245",
        "INTEL-SA-01311",
        "INTEL-SA-01312",
        "INTEL-SA-01313",
        "INTEL-SA-01367"
    ]
}
- **root['TDX']['00806F050000']['tcbLevels'][5]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 5,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 3,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 3,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5,
        "tdxtcbcomponents": [
            {
                "svn": 3,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 0,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "TDX Late Microcode Update"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ]
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-00106",
        "INTEL-SA-00115",
        "INTEL-SA-00135",
        "INTEL-SA-00203",
        "INTEL-SA-00220",
        "INTEL-SA-00233",
        "INTEL-SA-00270",
        "INTEL-SA-00293",
        "INTEL-SA-00320",
        "INTEL-SA-00329",
        "INTEL-SA-00381",
        "INTEL-SA-00389",
        "INTEL-SA-00477",
        "INTEL-SA-00837",
        "INTEL-SA-00960",
        "INTEL-SA-00982",
        "INTEL-SA-00986",
        "INTEL-SA-01010",
        "INTEL-SA-01036",
        "INTEL-SA-01076",
        "INTEL-SA-01079",
        "INTEL-SA-01099",
        "INTEL-SA-01103",
        "INTEL-SA-01111",
        "INTEL-SA-01192",
        "INTEL-SA-01245",
        "INTEL-SA-01312",
        "INTEL-SA-01313"
    ]
}
- **root['TDX']['90C06F000000']['tcbLevels'][3]**: {
    "tcb": {
        "sgxtcbcomponents": [
            {
                "svn": 2,
                "category": "BIOS",
                "type": "Early Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "SGX Late Microcode Update"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TXT SINIT"
            },
            {
                "svn": 2,
                "category": "BIOS"
            },
            {
                "svn": 3,
                "category": "BIOS"
            },
            {
                "svn": 1,
                "category": "BIOS"
            },
            {
                "svn": 0
            },
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "SEAMLDR ACM"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ],
        "pcesvn": 5,
        "tdxtcbcomponents": [
            {
                "svn": 5,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 0,
                "category": "OS/VMM",
                "type": "TDX Module"
            },
            {
                "svn": 2,
                "category": "OS/VMM",
                "type": "TDX Late Microcode Update"
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            },
            {
                "svn": 0
            }
        ]
    },
    "tcbDate": "2018-01-04T00:00:00Z",
    "tcbStatus": "OutOfDate",
    "advisoryIDs": [
        "INTEL-SA-00106",
        "INTEL-SA-00115",
        "INTEL-SA-00135",
        "INTEL-SA-00203",
        "INTEL-SA-00220",
        "INTEL-SA-00233",
        "INTEL-SA-00270",
        "INTEL-SA-00293",
        "INTEL-SA-00320",
        "INTEL-SA-00329",
        "INTEL-SA-00381",
        "INTEL-SA-00389",
        "INTEL-SA-00477",
        "INTEL-SA-00837",
        "INTEL-SA-01036",
        "INTEL-SA-01079",
        "INTEL-SA-01099",
        "INTEL-SA-01103",
        "INTEL-SA-01111",
        "INTEL-SA-01192",
        "INTEL-SA-01245",
        "INTEL-SA-01312",
        "INTEL-SA-01313"
    ]
}</pre>
