\hypertarget{union__hw__sim__scgc1}{}\section{\+\_\+hw\+\_\+sim\+\_\+scgc1 Union Reference}
\label{union__hw__sim__scgc1}\index{\+\_\+hw\+\_\+sim\+\_\+scgc1@{\+\_\+hw\+\_\+sim\+\_\+scgc1}}


H\+W\+\_\+\+S\+I\+M\+\_\+\+S\+C\+G\+C1 -\/ System Clock Gating Control Register 1 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sim.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields}{\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sim__scgc1_a70e1e96b22ae55017d178991ceb7dacc}{}\label{union__hw__sim__scgc1_a70e1e96b22ae55017d178991ceb7dacc}

\item 
struct \hyperlink{struct__hw__sim__scgc1_1_1__hw__sim__scgc1__bitfields}{\+\_\+hw\+\_\+sim\+\_\+scgc1\+::\+\_\+hw\+\_\+sim\+\_\+scgc1\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sim__scgc1_a86c87cf4e56ae2d357498e007dafa2e9}{}\label{union__hw__sim__scgc1_a86c87cf4e56ae2d357498e007dafa2e9}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+I\+M\+\_\+\+S\+C\+G\+C1 -\/ System Clock Gating Control Register 1 (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
