<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1842</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:17px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:19px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1842-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f14811842.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:483px;white-space:nowrap" class="ft00">VRCP14SS—Compute Approximate Reciprocal&#160;of Scalar Float32 Value</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INSTRUCTION SET REFERENCE, V-Z</p>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">5-456&#160;Vol. 2C</p>
<p style="position:absolute;top:98px;left:68px;white-space:nowrap" class="ft02">VRCP14SS—Compute Approximate Reciprocal of&#160;Scalar Float32 Value</p>
<p style="position:absolute;top:291px;left:353px;white-space:nowrap" class="ft03">Instruction&#160;Operand&#160;Encoding</p>
<p style="position:absolute;top:376px;left:68px;white-space:nowrap" class="ft01">Description</p>
<p style="position:absolute;top:399px;left:68px;white-space:nowrap" class="ft06">This instruction&#160;performs&#160;a SIMD computation of the&#160;approximate reciprocal of&#160;the&#160;low single-precision&#160;floating-<br/>point value&#160;in the second source operand&#160;(the&#160;third operand) and stores the result in&#160;the low quadword element&#160;of&#160;<br/>the destination operand (the first operand) according to the writemask k1. Bits (127:32) of the&#160;XMM&#160;register desti-<br/>nation&#160;are copied&#160;from corresponding&#160;bits in the first source operand (the second&#160;operand). The maximum relative&#160;<br/>error&#160;for&#160;this approximation is&#160;less than&#160;2</p>
<p style="position:absolute;top:462px;left:345px;white-space:nowrap" class="ft05">-14</p>
<p style="position:absolute;top:465px;left:363px;white-space:nowrap" class="ft04">. The source operand&#160;can be an XMM&#160;register or&#160;a 32-bit memory loca-</p>
<p style="position:absolute;top:481px;left:68px;white-space:nowrap" class="ft06">tion.&#160;The destination operand&#160;is an&#160;XMM register.<br/>The VRCP14SS&#160;instruction is&#160;not affected by&#160;the rounding&#160;control bits in&#160;the MXCSR register.&#160;When&#160;a source&#160;value&#160;<br/>is a 0.0,&#160;an&#160;∞&#160;with the sign of the source value is returned. A denormal source value will be treated as zero only in&#160;</p>
<p style="position:absolute;top:537px;left:68px;white-space:nowrap" class="ft07">case of DAZ bit set&#160;in&#160;MXCSR.&#160;Otherwise it&#160;is treated&#160;correctly (i.e. not as&#160;a 0.0). Underflow results&#160;are flushed to&#160;<br/>zero only in case of FTZ bit set&#160;in MXCSR. Otherwise&#160;it&#160;will be treated&#160;correctly (i.e. correct&#160;underflow&#160;result is&#160;<br/>written) with&#160;the sign of the&#160;operand.&#160;When a&#160;source value&#160;is a&#160;SNaN&#160;or QNaN, the&#160;SNaN&#160;is converted to&#160;a QNaN or&#160;<br/>the source&#160;QNaN is&#160;returned.&#160;See&#160;<a href="o_b5573232dd8f1481-1840.html">Table&#160;5-16</a>&#160;for special-case&#160;input values.<br/>MXCSR exception&#160;flags are&#160;not affected&#160;by this instruction and&#160;floating-point exceptions&#160;are not reported.<br/><a href="https://software.intel.com/en-us/articles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2">A&#160;numerically&#160;exact implementation&#160;of VRCP14xx&#160;can be found at&#160;</a></p>
<p style="position:absolute;top:631px;left:514px;white-space:nowrap" class="ft01">https://software.intel.com/en-us/articles/refer-</p>
<p style="position:absolute;top:648px;left:68px;white-space:nowrap" class="ft01">ence-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2</p>
<p style="position:absolute;top:648px;left:729px;white-space:nowrap" class="ft04">.</p>
<p style="position:absolute;top:682px;left:68px;white-space:nowrap" class="ft01">Operation</p>
<p style="position:absolute;top:705px;left:68px;white-space:nowrap" class="ft08">VRCP14SS (EVEX version)<br/>IF k1[0] OR *no writemask*</p>
<p style="position:absolute;top:741px;left:115px;white-space:nowrap" class="ft04">THEN DEST[31:0]&#160;&#160;APPROXIMATE(1.0/SRC2[31:0]);</p>
<p style="position:absolute;top:759px;left:88px;white-space:nowrap" class="ft04">ELSE&#160;</p>
<p style="position:absolute;top:777px;left:115px;white-space:nowrap" class="ft04">IF&#160;*merging-masking*</p>
<p style="position:absolute;top:777px;left:331px;white-space:nowrap" class="ft04">;&#160;merging-masking</p>
<p style="position:absolute;top:795px;left:142px;white-space:nowrap" class="ft08">THEN&#160;*DEST[31:0] remains unchanged*<br/>ELSE&#160;;&#160;</p>
<p style="position:absolute;top:813px;left:337px;white-space:nowrap" class="ft04">zeroing-masking</p>
<p style="position:absolute;top:831px;left:169px;white-space:nowrap" class="ft04">DEST[31:0]&#160;&#160;0</p>
<p style="position:absolute;top:849px;left:115px;white-space:nowrap" class="ft04">FI;</p>
<p style="position:absolute;top:867px;left:68px;white-space:nowrap" class="ft08">FI;<br/>DEST[127:32]&#160;&#160;SRC1[127:32]<br/>DEST[MAX_VL-1:128]&#160;&#160;0</p>
<p style="position:absolute;top:937px;left:68px;white-space:nowrap" class="ft01">Intel&#160;C/C++ Compiler Intrinsic&#160;Equivalent</p>
<p style="position:absolute;top:960px;left:68px;white-space:nowrap" class="ft09">VRCP14SS __m128 _mm_rcp14_ss( __m128&#160;a, __m128&#160;b);<br/>VRCP14SS __m128 _mm_mask_rcp14_ss(__m128&#160;s, __mmask8&#160;k, __m128&#160;a, __m128&#160;b);<br/>VRCP14SS __m128 _mm_maskz_rcp14_ss( __mmask8&#160;k, __m128&#160;a, __m128&#160;b);</p>
<p style="position:absolute;top:1033px;left:68px;white-space:nowrap" class="ft01">SIMD Floating-Point&#160;Exceptions</p>
<p style="position:absolute;top:1060px;left:68px;white-space:nowrap" class="ft04">None</p>
<p style="position:absolute;top:123px;left:77px;white-space:nowrap" class="ft04">Opcode/</p>
<p style="position:absolute;top:137px;left:77px;white-space:nowrap" class="ft04">Instruction</p>
<p style="position:absolute;top:123px;left:295px;white-space:nowrap" class="ft04">Op /&#160;</p>
<p style="position:absolute;top:137px;left:295px;white-space:nowrap" class="ft04">En</p>
<p style="position:absolute;top:123px;left:337px;white-space:nowrap" class="ft04">64/32&#160;</p>
<p style="position:absolute;top:137px;left:337px;white-space:nowrap" class="ft04">bit Mode&#160;</p>
<p style="position:absolute;top:152px;left:337px;white-space:nowrap" class="ft04">Support</p>
<p style="position:absolute;top:123px;left:411px;white-space:nowrap" class="ft04">CPUID&#160;</p>
<p style="position:absolute;top:137px;left:411px;white-space:nowrap" class="ft04">Feature&#160;</p>
<p style="position:absolute;top:152px;left:411px;white-space:nowrap" class="ft04">Flag</p>
<p style="position:absolute;top:123px;left:486px;white-space:nowrap" class="ft04">Description</p>
<p style="position:absolute;top:172px;left:77px;white-space:nowrap" class="ft04">EVEX.NDS.LIG.66.0F38.W0 4D /r</p>
<p style="position:absolute;top:172px;left:295px;white-space:nowrap" class="ft04">T1S</p>
<p style="position:absolute;top:172px;left:338px;white-space:nowrap" class="ft04">V/V</p>
<p style="position:absolute;top:172px;left:411px;white-space:nowrap" class="ft04">AVX512F</p>
<p style="position:absolute;top:172px;left:486px;white-space:nowrap" class="ft04">Computes&#160;the approximate&#160;reciprocal of&#160;the scalar&#160;single-</p>
<p style="position:absolute;top:188px;left:486px;white-space:nowrap" class="ft04">precision&#160;floating-point&#160;value&#160;in&#160;xmm3/m32&#160;and&#160;stores&#160;the&#160;</p>
<p style="position:absolute;top:205px;left:486px;white-space:nowrap" class="ft04">results&#160;in&#160;xmm1&#160;using writemask&#160;k1. Also,&#160;upper double-</p>
<p style="position:absolute;top:222px;left:486px;white-space:nowrap" class="ft04">precision floating-point&#160;value (bits[127:32]) from xmm2&#160;is&#160;</p>
<p style="position:absolute;top:238px;left:486px;white-space:nowrap" class="ft04">copied&#160;to&#160;xmm1[127:32].&#160;</p>
<p style="position:absolute;top:191px;left:77px;white-space:nowrap" class="ft04">VRCP14SS xmm1 {k1}{z}, xmm2,&#160;</p>
<p style="position:absolute;top:208px;left:77px;white-space:nowrap" class="ft04">xmm3/m32</p>
<p style="position:absolute;top:314px;left:111px;white-space:nowrap" class="ft04">Op/En</p>
<p style="position:absolute;top:314px;left:235px;white-space:nowrap" class="ft04">Operand&#160;1</p>
<p style="position:absolute;top:314px;left:395px;white-space:nowrap" class="ft04">Operand&#160;2</p>
<p style="position:absolute;top:314px;left:559px;white-space:nowrap" class="ft04">Operand&#160;3</p>
<p style="position:absolute;top:314px;left:723px;white-space:nowrap" class="ft04">Operand&#160;4</p>
<p style="position:absolute;top:339px;left:117px;white-space:nowrap" class="ft04">T1S</p>
<p style="position:absolute;top:339px;left:223px;white-space:nowrap" class="ft04">ModRM:reg (w)</p>
<p style="position:absolute;top:339px;left:386px;white-space:nowrap" class="ft04">EVEX.vvvv (r)</p>
<p style="position:absolute;top:339px;left:548px;white-space:nowrap" class="ft04">ModRM:r/m (r)</p>
<p style="position:absolute;top:339px;left:744px;white-space:nowrap" class="ft04">NA</p>
</div>
</body>
</html>
