// Seed: 366306099
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout uwire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_4;
  wire id_5;
  assign id_4 = 1;
  assign module_1.id_3 = 0;
  wire id_6;
  wire id_7;
  logic [^  -1 'd0 : !  1] id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd89,
    parameter id_6 = 32'd40
) (
    output supply1 id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri _id_4,
    input wor id_5,
    input supply1 _id_6,
    input uwire id_7
);
  parameter id_9 = 1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire [-1 : id_6] id_10;
  wire id_11;
  logic [-1 'b0 : id_4] id_12;
  ;
endmodule
