// Seed: 2428164500
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7,
    input logic id_8,
    output reg id_9,
    input id_10,
    output logic id_11
);
  always @(1 or posedge id_5) begin
    id_9 <= id_6;
  end
endmodule
