set_max_delay 4.0 -from clk1 -through pin2 -to * -ignore_clock_latency -probe -reset_path
