// Seed: 3571020690
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input wand id_2,
    input supply1 id_3,
    output supply0 id_4
);
  wire id_6;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    output uwire id_3,
    input supply0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input uwire id_7,
    output wor id_8,
    output tri0 id_9,
    output uwire id_10,
    input supply1 id_11,
    output wand id_12,
    output tri1 id_13,
    input tri1 id_14,
    input tri id_15,
    output wand id_16,
    input wand id_17
    , id_28,
    input tri id_18,
    output supply0 id_19,
    output supply1 id_20,
    input tri id_21,
    output tri id_22,
    output wor id_23,
    input wor id_24,
    output tri0 id_25,
    input wor id_26
);
  assign id_13 = id_15;
  assign {1}   = "";
  assign id_23 = id_17;
  assign id_28 = ~1'b0;
  module_0 modCall_1 (
      id_14,
      id_26,
      id_4,
      id_1,
      id_9
  );
  assign modCall_1.id_4 = 0;
  assign id_16 = id_7 && 1 && 1;
  assign id_25 = id_5;
endmodule
