

================================================================
== Vitis HLS Report for 'mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5'
================================================================
* Date:           Sun Sep 15 04:39:36 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        python_hlsc_fcnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.058 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     1280|  20.000 ns|  12.800 us|    2|  1280|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_35_4_VITIS_LOOP_36_5  |        0|     1278|        10|          1|          1|  0 ~ 1270|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|    747|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |       16|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      -|     72|    -|
|Register         |        -|   -|    522|     96|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       16|   1|    522|    915|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       16|   1|      1|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+----+---+----+-----+
    |           Instance          |          Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+--------------------------+---------+----+---+----+-----+
    |fpext_32ns_64_2_no_dsp_1_U7  |fpext_32ns_64_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +-----------------------------+--------------------------+---------+----+---+----+-----+
    |Total                        |                          |        0|   0|  0|   0|    0|
    +-----------------------------+--------------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+---------------------------------+--------------+
    |              Instance              |              Module             |  Expression  |
    +------------------------------------+---------------------------------+--------------+
    |mac_muladd_4ns_10ns_10ns_13_4_1_U8  |mac_muladd_4ns_10ns_10ns_13_4_1  |  i0 * i1 + i2|
    +------------------------------------+---------------------------------+--------------+

    * Memory: 
    +-----------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                                    Module                                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |weights_U  |mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5_weights_ROM_AUTO_1R  |       16|  0|   0|    0|  7840|   32|     1|       250880|
    +-----------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                                              |       16|  0|   0|    0|  7840|   32|     1|       250880|
    +-----------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln35_2_fu_192_p2     |         +|   0|  0|   21|          14|           1|
    |add_ln35_fu_201_p2       |         +|   0|  0|   13|           4|           1|
    |add_ln36_1_fu_227_p2     |         +|   0|  0|   14|           7|           1|
    |add_ln36_fu_251_p2       |         +|   0|  0|   17|          10|          10|
    |add_ln38_1_fu_502_p2     |         +|   0|  0|   17|          10|          10|
    |add_ln38_fu_338_p2       |         +|   0|  0|   19|          12|           5|
    |sub_ln38_1_fu_326_p2     |         -|   0|  0|   19|          11|          12|
    |sub_ln38_2_fu_344_p2     |         -|   0|  0|   19|           4|          12|
    |sub_ln38_fu_308_p2       |         -|   0|  0|   61|           1|          54|
    |and_ln38_1_fu_482_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln38_fu_460_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln38_fu_396_p2      |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln35_fu_186_p2      |      icmp|   0|  0|   21|          14|          14|
    |icmp_ln36_fu_180_p2      |      icmp|   0|  0|   17|          10|          10|
    |icmp_ln38_1_fu_332_p2    |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln38_2_fu_358_p2    |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln38_3_fu_387_p2    |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln38_4_fu_378_p2    |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln38_fu_321_p2      |      icmp|   0|  0|   70|          63|           1|
    |or_ln38_fu_472_p2        |        or|   0|  0|    2|           1|           1|
    |select_ln35_1_fu_215_p3  |    select|   0|  0|    4|           1|           4|
    |select_ln35_fu_207_p3    |    select|   0|  0|    7|           1|           1|
    |select_ln38_1_fu_350_p3  |    select|   0|  0|   12|           1|          12|
    |select_ln38_2_fu_424_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln38_3_fu_441_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln38_4_fu_448_p3  |    select|   0|  0|   16|           1|           1|
    |select_ln38_5_fu_465_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln38_6_fu_487_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln38_7_fu_416_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln38_fu_314_p3    |    select|   0|  0|   54|           1|          54|
    |shl_ln38_fu_436_p2       |       shl|   0|  0|   35|          16|          16|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln38_1_fu_476_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln38_fu_455_p2       |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|  747|         290|         363|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j_1                  |   9|          2|    7|         14|
    |i_fu_100                              |   9|          2|    4|          8|
    |indvar_flatten_fu_104                 |   9|          2|   14|         28|
    |j_fu_96                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   52|        104|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |i_fu_100                           |   4|   0|    4|          0|
    |icmp_ln38_1_reg_619                |   1|   0|    1|          0|
    |icmp_ln38_2_reg_630                |   1|   0|    1|          0|
    |icmp_ln38_4_reg_642                |   1|   0|    1|          0|
    |icmp_ln38_reg_612                  |   1|   0|    1|          0|
    |indvar_flatten_fu_104              |  14|   0|   14|          0|
    |j_fu_96                            |   7|   0|    7|          0|
    |select_ln35_1_reg_556              |   4|   0|    4|          0|
    |select_ln35_reg_551                |   7|   0|    7|          0|
    |select_ln35_reg_551_pp0_iter1_reg  |   7|   0|    7|          0|
    |select_ln38_1_reg_624              |  12|   0|   12|          0|
    |select_ln38_6_reg_647              |  16|   0|   16|          0|
    |select_ln38_reg_607                |  54|   0|   54|          0|
    |tmp_1_reg_597                      |  11|   0|   11|          0|
    |tmp_reg_592                        |   1|   0|    1|          0|
    |trunc_ln38_1_reg_602               |  52|   0|   52|          0|
    |trunc_ln38_2_reg_636               |  16|   0|   16|          0|
    |trunc_ln38_reg_587                 |  63|   0|   63|          0|
    |weights_load_reg_581               |  32|   0|   32|          0|
    |zext_ln38_2_reg_566                |   7|   0|   10|          3|
    |select_ln35_1_reg_556              |  64|  32|    4|          0|
    |weights_load_reg_581               |  64|  32|   32|          0|
    |zext_ln38_2_reg_566                |  64|  32|   10|          3|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 522|  96|  379|          6|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_35_4_VITIS_LOOP_36_5|  return value|
|select_ln27           |   in|   10|     ap_none|                                               select_ln27|        scalar|
|add_ln35_1            |   in|   14|     ap_none|                                                add_ln35_1|        scalar|
|weight_tile_address0  |  out|   10|   ap_memory|                                               weight_tile|         array|
|weight_tile_ce0       |  out|    1|   ap_memory|                                               weight_tile|         array|
|weight_tile_we0       |  out|    1|   ap_memory|                                               weight_tile|         array|
|weight_tile_d0        |  out|   16|   ap_memory|                                               weight_tile|         array|
|tile                  |   in|   10|     ap_none|                                                      tile|        scalar|
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+

