head	1.5;
access;
symbols
	binutils-2_24-branch:1.5.0.32
	binutils-2_24-branchpoint:1.5
	binutils-2_21_1:1.5
	binutils-2_23_2:1.5
	binutils-2_23_1:1.5
	binutils-2_23:1.5
	binutils-2_23-branch:1.5.0.30
	binutils-2_23-branchpoint:1.5
	binutils-2_22_branch:1.5.0.28
	binutils-2_22:1.5
	binutils-2_22-branch:1.5.0.26
	binutils-2_22-branchpoint:1.5
	binutils-2_21:1.5
	binutils-2_21-branch:1.5.0.24
	binutils-2_21-branchpoint:1.5
	binutils-2_20_1:1.5
	binutils-2_20:1.5
	binutils-arc-20081103-branch:1.5.0.22
	binutils-arc-20081103-branchpoint:1.5
	binutils-2_20-branch:1.5.0.20
	binutils-2_20-branchpoint:1.5
	dje-cgen-play1-branch:1.5.0.18
	dje-cgen-play1-branchpoint:1.5
	arc-20081103-branch:1.5.0.16
	arc-20081103-branchpoint:1.5
	binutils-2_19_1:1.5
	binutils-2_19:1.5
	binutils-2_19-branch:1.5.0.14
	binutils-2_19-branchpoint:1.5
	binutils-2_18:1.5
	binutils-2_18-branch:1.5.0.12
	binutils-2_18-branchpoint:1.5
	binutils-csl-coldfire-4_1-32:1.5
	binutils-csl-sourcerygxx-4_1-32:1.5
	binutils-csl-innovasic-fido-3_4_4-33:1.5
	binutils-csl-sourcerygxx-3_4_4-32:1.5
	binutils-csl-coldfire-4_1-30:1.5
	binutils-csl-sourcerygxx-4_1-30:1.5
	binutils-csl-coldfire-4_1-28:1.5
	binutils-csl-sourcerygxx-4_1-29:1.5
	binutils-csl-sourcerygxx-4_1-28:1.5
	binutils-csl-arm-2006q3-27:1.5
	binutils-csl-sourcerygxx-4_1-27:1.5
	binutils-csl-arm-2006q3-26:1.5
	binutils-csl-sourcerygxx-4_1-26:1.5
	binutils-csl-sourcerygxx-4_1-25:1.5
	binutils-csl-sourcerygxx-4_1-24:1.5
	binutils-csl-sourcerygxx-4_1-23:1.5
	binutils-csl-sourcerygxx-4_1-21:1.5
	binutils-csl-arm-2006q3-21:1.5
	binutils-csl-sourcerygxx-4_1-22:1.5
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.5
	binutils-csl-sourcerygxx-4_1-20:1.5
	binutils-csl-arm-2006q3-19:1.5
	binutils-csl-sourcerygxx-4_1-19:1.5
	binutils-csl-sourcerygxx-4_1-18:1.5
	binutils-csl-renesas-4_1-9:1.5
	binutils-csl-sourcerygxx-3_4_4-25:1.5
	binutils-csl-renesas-4_1-8:1.5
	binutils-csl-renesas-4_1-7:1.5
	binutils-csl-renesas-4_1-6:1.5
	binutils-csl-sourcerygxx-4_1-17:1.5
	binutils-csl-sourcerygxx-4_1-14:1.5
	binutils-csl-sourcerygxx-4_1-15:1.5
	binutils-csl-sourcerygxx-4_1-13:1.5
	binutils-2_17:1.5
	binutils-csl-sourcerygxx-4_1-12:1.5
	binutils-csl-sourcerygxx-3_4_4-21:1.5
	binutils-csl-wrs-linux-3_4_4-24:1.5
	binutils-csl-wrs-linux-3_4_4-23:1.5
	binutils-csl-sourcerygxx-4_1-9:1.5
	binutils-csl-sourcerygxx-4_1-8:1.5
	binutils-csl-sourcerygxx-4_1-7:1.5
	binutils-csl-arm-2006q1-6:1.5
	binutils-csl-sourcerygxx-4_1-6:1.5
	binutils-csl-wrs-linux-3_4_4-22:1.5
	binutils-csl-coldfire-4_1-11:1.5
	binutils-csl-sourcerygxx-3_4_4-19:1.5
	binutils-csl-coldfire-4_1-10:1.5
	binutils-csl-sourcerygxx-4_1-5:1.5
	binutils-csl-sourcerygxx-4_1-4:1.5
	binutils-csl-wrs-linux-3_4_4-21:1.5
	binutils-csl-morpho-4_1-4:1.5
	binutils-csl-sourcerygxx-3_4_4-17:1.5
	binutils-csl-wrs-linux-3_4_4-20:1.5
	binutils-2_17-branch:1.5.0.10
	binutils-2_17-branchpoint:1.5
	binutils-csl-2_17-branch:1.5.0.8
	binutils-csl-2_17-branchpoint:1.5
	binutils-csl-gxxpro-3_4-branch:1.5.0.6
	binutils-csl-gxxpro-3_4-branchpoint:1.5
	binutils-2_16_1:1.5
	binutils-csl-arm-2005q1b:1.5
	binutils-2_16:1.5
	binutils-csl-arm-2005q1a:1.5
	binutils-csl-arm-2005q1-branch:1.5.0.4
	binutils-csl-arm-2005q1-branchpoint:1.5
	binutils-2_16-branch:1.5.0.2
	binutils-2_16-branchpoint:1.5
	binutils_latest_snapshot:1.5;
locks; strict;
comment	@# @;


1.5
date	2004.12.21.16.25.05;	author tomerl;	state Exp;
branches;
next	1.4;

1.4
date	2004.10.28.10.18.11;	author tomerl;	state Exp;
branches;
next	1.3;

1.3
date	2004.10.27.10.32.51;	author tomerl;	state Exp;
branches;
next	1.2;

1.2
date	2004.10.25.09.36.06;	author tomerl;	state Exp;
branches;
next	1.1;

1.1
date	2004.10.07.14.18.15;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.5
log
@2004-12-21  Tomer Levi  <Tomer.Levi@@nsc.com>

	* gas/crx/beq_insn.d: Update reference file according to disassembler printing method.
	* gas/crx/bit_insn.d: Likewise.
	* gas/crx/br_insn.d: Likewise.
	* gas/crx/cmpbr_insn.d: Likewise.
	* gas/crx/cop_insn.d: Likewise.
	* gas/crx/load_stor_insn.d: Likewise.
@
text
@#as:
#objdump: -dr
#name: cop_insn

.*: +file format .*

Disassembly of section .text:

00000000 <cpi>:
   0:	12 30 34 12 	cpi	\$0x2, \$0x1234
   4:	13 31 65 87 	cpi	\$0x3, \$0x4321, \$0x8765
   8:	21 43 

0000000a <mtcr>:
   a:	1f 30 1e 30 	mtcr	\$0xf, r1, c14

0000000e <mfcr>:
   e:	13 30 72 31 	mfcr	\$0x3, c7, r2

00000012 <mtcsr>:
  12:	12 30 51 32 	mtcsr	\$0x2, r5, cs1

00000016 <mfcsr>:
  16:	11 30 ce 33 	mfcsr	\$0x1, cs12, r14

0000001a <ldcr>:
  1a:	11 30 38 34 	ldcr	\$0x1, r3, c8

0000001e <stcr>:
  1e:	12 30 4b 35 	stcr	\$0x2, c11, r4

00000022 <ldcsr>:
  22:	14 30 6c 36 	ldcsr	\$0x4, r6, cs12

00000026 <stcsr>:
  26:	17 30 da 37 	stcsr	\$0x7, cs10, r13

0000002a <loadmcr>:
  2a:	13 31 01 30 	loadmcr	\$0x3, r1, {c0,c12,c13}
  2e:	2c 00 

00000030 <stormcr>:
  30:	1f 31 1e 30 	stormcr	\$0xf, r14, {c1,c2,c3,c4,c12,c13}
  34:	90 06 

00000036 <loadmcsr>:
  36:	1c 31 28 30 	loadmcsr	\$0xc, r8, {cs3,cs5,cs12,cs13}
  3a:	80 0f 

0000003c <stormcsr>:
  3c:	19 31 39 30 	stormcsr	\$0x9, r9, {cs0,cs3,cs4,cs5,cs12,cs13}
  40:	90 04 

00000042 <bcop>:
  42:	13 30 48 77 	bcop	\$0x7, \$0x3, 0x[0-9a-f]* [-_<>+0-9a-z]*
  46:	1c 31 fa 76 	bcop	\$0x6, \$0xc, 0x[0-9a-f]* [-_<>+0-9a-z]*
  4a:	01 19 

0000004c <cpdop>:
  4c:	13 30 45 b2 	cpdop	\$0x3, \$0x2, r4, r5
  50:	17 31 12 ba 	cpdop	\$0x7, \$0xa, r1, r2, \$0xba12
  54:	34 12 

00000056 <mtpr>:
  56:	09 30 10 00 	mtpr	r0, hi

0000005a <mfpr>:
  5a:	0a 30 05 11 	mfpr	lo, r5
  5e:	0a 30 0a 90 	mfpr	uhi, r10

00000062 <cinv>:
  62:	10 30 0f 00 	cinv	\[b,d,i,u\]
@


1.4
log
@2004-10-28  Tomer Levi  <Tomer.Levi@@nsc.com>

* gas/crx/cop_insn.d: Regenerate (after a bug fix in Assembler).
@
text
@d55 2
a56 2
  42:	13 30 48 77 	bcop	\$0x7, \$0x3, \*\+0x90
  46:	1c 31 fa 76 	bcop	\$0x6, \$0xc, \*\-0xbcdfe
@


1.3
log
@* gas/crx/cop_insn.s: Test new Co-Processor instruction 'cpi'.
@
text
@d15 1
a15 1
   a:	1f 30 10 30 	mtcr	\$0xf, r1, c0
d18 1
a18 1
   e:	13 30 02 31 	mfcr	\$0x3, c0, r2
d21 1
a21 1
  12:	12 30 50 32 	mtcsr	\$0x2, r5, cs0
d24 1
a24 1
  16:	11 30 0e 33 	mfcsr	\$0x1, cs0, r14
d27 1
a27 1
  1a:	11 30 30 34 	ldcr	\$0x1, r3, c0
d30 1
a30 1
  1e:	12 30 04 35 	stcr	\$0x2, c0, r4
d33 1
a33 1
  22:	14 30 60 36 	ldcsr	\$0x4, r6, cs0
d36 1
a36 1
  26:	17 30 0d 37 	stcsr	\$0x7, cs0, r13
@


1.2
log
@Reverse operands order in store co-processor instructions.
@
text
@d9 4
a12 2
00000000 <mtcr>:
   0:	1f 30 1e 30 	mtcr	\$0xf, r1, c14
d14 2
a15 2
00000004 <mfcr>:
   4:	13 30 72 31 	mfcr	\$0x3, c7, r2
d17 2
a18 2
00000008 <mtcsr>:
   8:	12 30 51 32 	mtcsr	\$0x2, r5, cs1
d20 2
a21 2
0000000c <mfcsr>:
   c:	11 30 ce 33 	mfcsr	\$0x1, cs12, r14
d23 2
a24 2
00000010 <ldcr>:
  10:	11 30 38 34 	ldcr	\$0x1, r3, c8
d26 2
a27 2
00000014 <stcr>:
  14:	12 30 b4 35 	stcr	\$0x2, c11, r4
d29 2
a30 2
00000018 <ldcsr>:
  18:	14 30 6c 36 	ldcsr	\$0x4, r6, cs12
d32 2
a33 2
0000001c <stcsr>:
  1c:	17 30 ad 37 	stcsr	\$0x7, cs10, r13
d35 2
a36 3
00000020 <loadmcr>:
  20:	13 31 01 30 	loadmcr	\$0x3, r1, {c2,c3,c5}
  24:	2c 00 
d38 3
a40 3
00000026 <stormcr>:
  26:	1f 31 1e 30 	stormcr	\$0xf, r14, {c4,c7,c9,c10}
  2a:	90 06 
d42 3
a44 3
0000002c <loadmcsr>:
  2c:	1c 31 28 30 	loadmcsr	\$0xc, r8, {cs7,cs8,cs9,cs10,cs11}
  30:	80 0f 
d46 3
a48 3
00000032 <stormcsr>:
  32:	19 31 39 30 	stormcsr	\$0x9, r9, {cs4,cs7,cs10}
  36:	90 04 
d50 3
a52 4
00000038 <bcop>:
  38:	13 30 48 77 	bcop	\$0x7, \$0x3, \*\+0x90
  3c:	1c 31 fa 76 	bcop	\$0x6, \$0xc, \*\-0xbcdfe
  40:	01 19 
d54 4
a57 4
00000042 <cpdop>:
  42:	13 30 45 b2 	cpdop	\$0x3, \$0x2, r4, r5
  46:	17 31 12 ba 	cpdop	\$0x7, \$0xa, r1, r2, \$0x1234
  4a:	34 12 
d59 4
a62 2
0000004c <mtpr>:
  4c:	09 30 10 00 	mtpr	r0, hi
d64 2
a65 3
00000050 <mfpr>:
  50:	0a 30 05 11 	mfpr	lo, r5
  54:	0a 30 0a 90 	mfpr	uhi, r10
d67 6
a72 2
00000058 <cinv>:
  58:	10 30 0f 00 	cinv	\[b,d,i,u\]
@


1.1
log
@Add support for CRX co-processor opcodes
@
text
@d25 1
a25 1
  14:	12 30 4b 35 	stcr	\$0x2, r4, c11
d31 1
a31 1
  1c:	17 30 dd 37 	stcsr	\$0x7, r13, cs13
@

