<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>ADD, ADDS (SP plus immediate) -- AArch32</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">ADD, ADDS (SP plus immediate)</h2><p id="desc">
      <p class="aml">Add to SP (immediate) adds an immediate value to the SP value, and writes the result to the destination register.</p>
      <p class="aml">If the destination register is not the PC, the ADDS variant of the instruction updates the condition flags based on the result.</p>
      <p class="aml">The field descriptions for &lt;Rd&gt; identify the encodings where the PC is permitted as the destination register. However, when the destination register is the PC:</p>
      <ul>
        <li>The ADD variant of the instruction is an interworking branch, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Pseudocode description of operations on the AArch32 general-purpose registers and the PC</a>.</li>
        <li>The ADDS variant of the instruction performs an exception return without the use of the stack. Arm deprecates use of this instruction. However, in this case:<ul><li>The PE branches to the address written to the PC, and restores <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a> from SPSR_&lt;current_mode&gt;.</li><li>The PE checks SPSR_&lt;current_mode&gt; for an illegal return event. See <a class="armarm-xref" title="Reference to Armv8 ARM section">Illegal return events from AArch32 state</a>.</li><li>The instruction is <span class="arm-defined-word">undefined</span> in Hyp mode.</li><li>The instruction is <span class="arm-defined-word">constrained unpredictable</span> in User mode and System mode.</li></ul></li>
      </ul>
    </p>
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      , 
      <a href="#t2">T2</a>
      , 
      <a href="#t3">T3</a>
       and 
      <a href="#t4">T4</a>
      )
      .
    </p>
    <h3 class="classheading"><a name="a1" id="a1"></a>A1</h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td colspan="4" class="lr">Rd</td><td colspan="12" class="lr">imm12</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="4"></td><td colspan="12"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">ADD<span class="bitdiff"> (S == 0)</span></h4><p class="asm-code"><a name="ADD_SP_i_A1" id="ADD_SP_i_A1"></a>ADD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} {<a href="#rd_2" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>,} SP, #<a href="#const_1" title="An immediate value">&lt;const&gt;</a></p></div><div class="encoding"><h4 class="encoding">ADDS<span class="bitdiff"> (S == 1)</span></h4><p class="asm-code"><a name="ADDS_SP_i_A1" id="ADDS_SP_i_A1"></a>ADDS{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} {<a href="#rd_2" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>,} SP, #<a href="#const_1" title="An immediate value">&lt;const&gt;</a></p></div><p class="pseudocode">d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);  setflags = (S == '1');  imm32 = <a href="shared_pseudocode.html#impl-aarch32.A32ExpandImm.1" title="function: bits(32) A32ExpandImm(bits(12) imm12)">A32ExpandImm</a>(imm12);</p>
    <h3 class="classheading"><a name="t1" id="t1"></a>T1</h3><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">1</td><td colspan="3" class="lr">Rd</td><td colspan="8" class="lr">imm8</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T1</h4><p class="asm-code"><a name="ADD_SP_i_T1" id="ADD_SP_i_T1"></a>ADD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rd" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>, SP, #<a href="#imm8" title="Unsigned immediate, multiple of 4 [0-1020] (field &quot;imm8&quot;)">&lt;imm8&gt;</a></p></div><p class="pseudocode">d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);  setflags = FALSE;  imm32 = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm8:'00', 32);</p>
    <h3 class="classheading"><a name="t2" id="t2"></a>T2</h3><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td colspan="7" class="lr">imm7</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T2</h4><p class="asm-code"><a name="ADD_SP_i_T2" id="ADD_SP_i_T2"></a>ADD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#sp" title="Stack pointer">{SP,}</a> SP, #<a href="#imm7" title="Unsigned immediate, multiple of 4 [0-508] (field &quot;imm7&quot;)">&lt;imm7&gt;</a></p></div><p class="pseudocode">d = 13;  setflags = FALSE;  imm32 = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm7:'00', 32);</p>
    <h3 class="classheading"><a name="t3" id="t3"></a>T3</h3><p class="desc"></p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">i</td><td class="lr">0</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td colspan="3" class="lr">imm3</td><td colspan="4" class="lr">Rd</td><td colspan="8" class="lr">imm8</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">ADD<span class="bitdiff"> (S == 0)</span></h4><p class="asm-code"><a name="ADD_SP_i_T3" id="ADD_SP_i_T3"></a>ADD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}.W {<a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>,} SP, #<a href="#const" title="An immediate value">&lt;const&gt;</a>
        //
      
        (&lt;Rd&gt;, &lt;const&gt; can be represented in T1 or T2)
      </p><p class="asm-code"><a name="ADD_SP_i_T3" id="ADD_SP_i_T3"></a>ADD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} {<a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>,} SP, #<a href="#const" title="An immediate value">&lt;const&gt;</a></p></div><div class="encoding"><h4 class="encoding">ADDS<span class="bitdiff"> (S == 1 &amp;&amp; Rd != 1111)</span></h4><p class="asm-code"><a name="ADDS_SP_i_T3" id="ADDS_SP_i_T3"></a>ADDS{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} {<a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>,} SP, #<a href="#const" title="An immediate value">&lt;const&gt;</a></p></div><p class="pseudocode">if Rd == '1111' &amp;&amp; S == '1' then SEE "CMN (immediate)";
d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);  setflags = (S == '1');  imm32 = <a href="shared_pseudocode.html#impl-aarch32.T32ExpandImm.1" title="function: bits(32) T32ExpandImm(bits(12) imm12)">T32ExpandImm</a>(i:imm3:imm8);
if d == 15 &amp;&amp; !setflags then UNPREDICTABLE;</p>
    <h3 class="classheading"><a name="t4" id="t4"></a>T4</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">i</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">0</td><td colspan="3" class="lr">imm3</td><td colspan="4" class="lr">Rd</td><td colspan="8" class="lr">imm8</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T4</h4><p class="asm-code"><a name="ADD_SP_i_T4" id="ADD_SP_i_T4"></a>ADD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} {<a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>,} SP, #<a href="#imm12" title="12-bit unsigned immediate [0-4095] (field &quot;i:imm3:imm8&quot;)">&lt;imm12&gt;</a>
        //
      
        (&lt;imm12&gt; cannot be represented in T1, T2, or T3)
      </p><p class="asm-code"><a name="ADD_SP_i_T4" id="ADD_SP_i_T4"></a>ADDW{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} {<a href="#rd_1" title="General-purpose destination register (field &quot;Rd&quot;)">&lt;Rd&gt;</a>,} SP, #<a href="#imm12" title="12-bit unsigned immediate [0-4095] (field &quot;i:imm3:imm8&quot;)">&lt;imm12&gt;</a>
        //
      
        (&lt;imm12&gt; can be represented in T1, T2, or T3)
      </p></div><p class="pseudocode">d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);  setflags = FALSE;  imm32 = <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(i:imm3:imm8, 32);
if d == 15 then UNPREDICTABLE;</p>
  <p class="encoding-notes">
      <p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>.</p>
    </p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;c&gt;</td><td><a name="c" id="c"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;q&gt;</td><td><a name="q" id="q"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>SP,</td><td><a name="sp" id="sp"></a>
        
          <p class="aml">Is the stack pointer.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;imm7&gt;</td><td><a name="imm7" id="imm7"></a>
        
          <p class="aml">Is the unsigned immediate, a multiple of 4, in the range 0 to 508, encoded in the "imm7" field as &lt;imm7&gt;/4.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rd&gt;</td><td><a name="rd_2" id="rd_2"></a>
        
          
          
          
        
        
          <p class="aml">For encoding A1: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the SP. Arm deprecates using the PC as the destination register, but if the PC is used:</p>
          <ul>
            <li>For the ADD variant, the instruction is a branch to the address calculated by the operation. This is an interworking branch, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Pseudocode description of operations on the AArch32 general-purpose registers and the PC</a>.</li>
            <li>For the ADDS variant, the instruction performs an exception return, that restores <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a> from SPSR_&lt;current_mode&gt;.</li>
          </ul>
        
      </td></tr><tr><td></td><td><a name="rd" id="rd"></a>
        
          
          
          
        
        
          <p class="aml">For encoding T1: is the general-purpose destination register, encoded in the "Rd" field.</p>
        
      </td></tr><tr><td></td><td><a name="rd_1" id="rd_1"></a>
        
          
        
        
          <p class="aml">For encoding T3 and T4: is the general-purpose destination register, encoded in the "Rd" field. If omitted, this register is the SP.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;imm8&gt;</td><td><a name="imm8" id="imm8"></a>
        
          <p class="aml">Is an unsigned immediate, a multiple of 4, in the range 0 to 1020, encoded in the "imm8" field as &lt;imm8&gt;/4.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;imm12&gt;</td><td><a name="imm12" id="imm12"></a>
        
          <p class="aml">Is a 12-bit unsigned immediate, in the range 0 to 4095, encoded in the "i:imm3:imm8" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;const&gt;</td><td><a name="const_1" id="const_1"></a>
        
          
          
        
        
          <p class="aml">For encoding A1: an immediate value. See <a class="armarm-xref" title="Reference to Armv8 ARM section">Modified immediate constants in A32 instructions</a> for the range of values.</p>
        
      </td></tr><tr><td></td><td><a name="const" id="const"></a>
        
          
          
        
        
          <p class="aml">For encoding T3: an immediate value. See <a class="armarm-xref" title="Reference to Armv8 ARM section">Modified immediate constants in T32 instructions</a> for the range of values.</p>
        
      </td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();
    (result, nzcv) = <a href="shared_pseudocode.html#impl-shared.AddWithCarry.3" title="function: (bits(N), bits(4)) AddWithCarry(bits(N) x, bits(N) y, bit carry_in)">AddWithCarry</a>(SP, imm32, '0');
    if d == 15 then          // Can only occur for A32 encoding
        if setflags then
            <a href="shared_pseudocode.html#impl-aarch32.ALUExceptionReturn.1" title="function: ALUExceptionReturn(bits(32) address)">ALUExceptionReturn</a>(result);
        else
            <a href="shared_pseudocode.html#impl-aarch32.ALUWritePC.1" title="function: ALUWritePC(bits(32) address)">ALUWritePC</a>(result);
    else
        <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[d] = result;
        if setflags then
            PSTATE.&lt;N,Z,C,V&gt; = nzcv;</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v00_88, pseudocode v85-xml-00bet9_rc1_1
      ; Build timestamp: 2018-12-12T12:33
    </p><p class="copyconf">
      Copyright Â© 2010-2018 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
