# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_26.srcs/sources_1/new/mux41.v" \
"../../../../project_26.srcs/sources_1/new/MUX21.v" \
"../../../../project_26.ip_user_files/bd/design_2/ip/design_2_mux41_0_0/sim/design_2_mux41_0_0.v" \
"../../../../project_26.ip_user_files/bd/design_2/ip/design_2_mux41_0_3/sim/design_2_mux41_0_3.v" \
"../../../../project_26.ip_user_files/bd/design_2/ip/design_2_MUX21_0_0/sim/design_2_MUX21_0_0.v" \
"../../../../project_26.ip_user_files/bd/design_2/ip/design_2_xlslice_0_0/sim/design_2_xlslice_0_0.v" \
"../../../../project_26.ip_user_files/bd/design_2/ip/design_2_xlslice_0_1/sim/design_2_xlslice_0_1.v" \
"../../../../project_26.ip_user_files/bd/design_2/ip/design_2_xlslice_0_2/sim/design_2_xlslice_0_2.v" \
"../../../../project_26.ip_user_files/bd/design_2/ip/design_2_xlslice_0_3/sim/design_2_xlslice_0_3.v" \
"../../../../project_26.ip_user_files/bd/design_2/ip/design_2_xlslice_0_4/sim/design_2_xlslice_0_4.v" \
"../../../../project_26.ip_user_files/bd/design_2/ip/design_2_xlslice_0_5/sim/design_2_xlslice_0_5.v" \
"../../../../project_26.ip_user_files/bd/design_2/ip/design_2_xlslice_0_6/sim/design_2_xlslice_0_6.v" \
"../../../../project_26.ip_user_files/bd/design_2/ip/design_2_xlslice_0_7/sim/design_2_xlslice_0_7.v" \
"../../../../project_26.ip_user_files/bd/design_2/ip/design_2_xlslice_8_0/sim/design_2_xlslice_8_0.v" \
"../../../../project_26.ip_user_files/bd/design_2/ip/design_2_xlslice_8_1/sim/design_2_xlslice_8_1.v" \
"../../../../project_26.ip_user_files/bd/design_2/sim/design_2.v" \
"../../../../project_26.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
