#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fdbb340b8d0 .scope module, "EX_M" "EX_M" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "EX_MemtoReg"
    .port_info 3 /INPUT 1 "EX_RegWrite"
    .port_info 4 /INPUT 1 "EX_MemWrite"
    .port_info 5 /INPUT 1 "EX_lh"
    .port_info 6 /INPUT 1 "EX_sh"
    .port_info 7 /INPUT 1 "EX_ALU_PC"
    .port_info 8 /INPUT 32 "EX_ALU_result"
    .port_info 9 /INPUT 32 "EX_Rt_data"
    .port_info 10 /INPUT 18 "EX_PCplus8"
    .port_info 11 /INPUT 5 "EX_WR_out"
    .port_info 12 /OUTPUT 1 "M_MemtoReg"
    .port_info 13 /OUTPUT 1 "M_RegWrite"
    .port_info 14 /OUTPUT 1 "M_MemWrite"
    .port_info 15 /OUTPUT 1 "M_lh"
    .port_info 16 /OUTPUT 1 "M_sh"
    .port_info 17 /OUTPUT 1 "M_ALU_PC"
    .port_info 18 /OUTPUT 32 "M_ALU_result"
    .port_info 19 /OUTPUT 32 "M_Rt_data"
    .port_info 20 /OUTPUT 18 "M_PCplus8"
    .port_info 21 /OUTPUT 5 "M_WR_out"
P_0x7fdbb3404560 .param/l "data_size" 0 2 42, +C4<00000000000000000000000000100000>;
P_0x7fdbb34045a0 .param/l "pc_size" 0 2 41, +C4<00000000000000000000000000010010>;
o0x10a1c8008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdbb340bdb0_0 .net "EX_ALU_PC", 0 0, o0x10a1c8008;  0 drivers
o0x10a1c8038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fdbb341b9f0_0 .net "EX_ALU_result", 31 0, o0x10a1c8038;  0 drivers
o0x10a1c8068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdbb341ba90_0 .net "EX_MemWrite", 0 0, o0x10a1c8068;  0 drivers
o0x10a1c8098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdbb341bb40_0 .net "EX_MemtoReg", 0 0, o0x10a1c8098;  0 drivers
o0x10a1c80c8 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fdbb341bbd0_0 .net "EX_PCplus8", 17 0, o0x10a1c80c8;  0 drivers
o0x10a1c80f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdbb341bcc0_0 .net "EX_RegWrite", 0 0, o0x10a1c80f8;  0 drivers
o0x10a1c8128 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fdbb341bd60_0 .net "EX_Rt_data", 31 0, o0x10a1c8128;  0 drivers
o0x10a1c8158 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fdbb341be10_0 .net "EX_WR_out", 4 0, o0x10a1c8158;  0 drivers
o0x10a1c8188 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdbb341bec0_0 .net "EX_lh", 0 0, o0x10a1c8188;  0 drivers
o0x10a1c81b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdbb341bfd0_0 .net "EX_sh", 0 0, o0x10a1c81b8;  0 drivers
v0x7fdbb341c060_0 .var "M_ALU_PC", 0 0;
v0x7fdbb341c100_0 .var "M_ALU_result", 31 0;
v0x7fdbb341c1b0_0 .var "M_MemWrite", 0 0;
v0x7fdbb341c250_0 .var "M_MemtoReg", 0 0;
v0x7fdbb341c2f0_0 .var "M_PCplus8", 17 0;
v0x7fdbb341c3a0_0 .var "M_RegWrite", 0 0;
v0x7fdbb341c440_0 .var "M_Rt_data", 31 0;
v0x7fdbb341c5d0_0 .var "M_WR_out", 4 0;
v0x7fdbb341c660_0 .var "M_lh", 0 0;
v0x7fdbb341c700_0 .var "M_sh", 0 0;
o0x10a1c83c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdbb341c7a0_0 .net "clk", 0 0, o0x10a1c83c8;  0 drivers
o0x10a1c83f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdbb341c840_0 .net "rst", 0 0, o0x10a1c83f8;  0 drivers
E_0x7fdbb34054f0/0 .event negedge, v0x7fdbb341c840_0;
E_0x7fdbb34054f0/1 .event posedge, v0x7fdbb341c7a0_0;
E_0x7fdbb34054f0 .event/or E_0x7fdbb34054f0/0, E_0x7fdbb34054f0/1;
    .scope S_0x7fdbb340b8d0;
T_0 ;
    %wait E_0x7fdbb34054f0;
    %load/vec4 v0x7fdbb341bb40_0;
    %assign/vec4 v0x7fdbb341c250_0, 0;
    %load/vec4 v0x7fdbb341bcc0_0;
    %assign/vec4 v0x7fdbb341c3a0_0, 0;
    %load/vec4 v0x7fdbb341ba90_0;
    %assign/vec4 v0x7fdbb341c1b0_0, 0;
    %load/vec4 v0x7fdbb341bfd0_0;
    %assign/vec4 v0x7fdbb341c700_0, 0;
    %load/vec4 v0x7fdbb341bec0_0;
    %assign/vec4 v0x7fdbb341c660_0, 0;
    %load/vec4 v0x7fdbb340bdb0_0;
    %assign/vec4 v0x7fdbb341c060_0, 0;
    %load/vec4 v0x7fdbb341b9f0_0;
    %assign/vec4 v0x7fdbb341c100_0, 0;
    %load/vec4 v0x7fdbb341bd60_0;
    %assign/vec4 v0x7fdbb341c440_0, 0;
    %load/vec4 v0x7fdbb341bbd0_0;
    %assign/vec4 v0x7fdbb341c2f0_0, 0;
    %load/vec4 v0x7fdbb341be10_0;
    %assign/vec4 v0x7fdbb341c5d0_0, 0;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "EX_M.v";
