extern "/home/cys36/.calyx/primitives/memories/comb.sv" {
  primitive comb_mem_d1[WIDTH, SIZE, IDX_SIZE](@read_together addr0: IDX_SIZE, @write_together @data write_data: WIDTH, @write_together @interval @go write_en: 1, @clk clk: 1, @reset reset: 1) -> (@read_together read_data: WIDTH, @done done: 1);
  primitive comb_mem_d2[WIDTH, D0_SIZE, D1_SIZE, D0_IDX_SIZE, D1_IDX_SIZE](@read_together @write_together(2) addr0: D0_IDX_SIZE, @read_together @write_together(2) addr1: D1_IDX_SIZE, @write_together @data write_data: WIDTH, @write_together @interval @go write_en: 1, @clk clk: 1, @reset reset: 1) -> (@read_together read_data: WIDTH, @done done: 1);
  primitive comb_mem_d3[WIDTH, D0_SIZE, D1_SIZE, D2_SIZE, D0_IDX_SIZE, D1_IDX_SIZE, D2_IDX_SIZE](@read_together @write_together(2) addr0: D0_IDX_SIZE, @read_together @write_together(2) addr1: D1_IDX_SIZE, @read_together @write_together(2) addr2: D2_IDX_SIZE, @write_together @data write_data: WIDTH, @write_together @interval @go write_en: 1, @clk clk: 1, @reset reset: 1) -> (@read_together read_data: WIDTH, @done done: 1);
  primitive comb_mem_d4[WIDTH, D0_SIZE, D1_SIZE, D2_SIZE, D3_SIZE, D0_IDX_SIZE, D1_IDX_SIZE, D2_IDX_SIZE, D3_IDX_SIZE](@read_together @write_together(2) addr0: D0_IDX_SIZE, @read_together @write_together(2) addr1: D1_IDX_SIZE, @read_together @write_together(2) addr2: D2_IDX_SIZE, @read_together @write_together(2) addr3: D3_IDX_SIZE, @write_together @data write_data: WIDTH, @write_together @interval @go write_en: 1, @clk clk: 1, @reset reset: 1) -> (@read_together read_data: WIDTH, @done done: 1);
}
extern "/home/cys36/.calyx/primitives/core.sv" {
  comb primitive std_slice<"share"=1>[IN_WIDTH, OUT_WIDTH](@data in: IN_WIDTH) -> (out: OUT_WIDTH);
  comb primitive std_pad<"share"=1>[IN_WIDTH, OUT_WIDTH](@data in: IN_WIDTH) -> (out: OUT_WIDTH);
  comb primitive std_cat<"share"=1>[LEFT_WIDTH, RIGHT_WIDTH, OUT_WIDTH](@data left: LEFT_WIDTH, @data right: RIGHT_WIDTH) -> (out: OUT_WIDTH);
  comb primitive std_bit_slice<"share"=1>[IN_WIDTH, START_IDX, END_IDX, OUT_WIDTH](@data in: IN_WIDTH) -> (out: OUT_WIDTH);
  comb primitive std_not<"share"=1>[WIDTH](@data in: WIDTH) -> (out: WIDTH);
  comb primitive std_and<"share"=1>[WIDTH](@data left: WIDTH, @data right: WIDTH) -> (out: WIDTH);
  comb primitive std_or<"share"=1>[WIDTH](@data left: WIDTH, @data right: WIDTH) -> (out: WIDTH);
  comb primitive std_xor<"share"=1>[WIDTH](@data left: WIDTH, @data right: WIDTH) -> (out: WIDTH);
  comb primitive std_sub<"share"=1>[WIDTH](@data left: WIDTH, @data right: WIDTH) -> (out: WIDTH);
  comb primitive std_gt<"share"=1>[WIDTH](@data left: WIDTH, @data right: WIDTH) -> (out: 1);
  comb primitive std_lt<"share"=1>[WIDTH](@data left: WIDTH, @data right: WIDTH) -> (out: 1);
  comb primitive std_eq<"share"=1>[WIDTH](@data left: WIDTH, @data right: WIDTH) -> (out: 1);
  comb primitive std_neq<"share"=1>[WIDTH](@data left: WIDTH, @data right: WIDTH) -> (out: 1);
  comb primitive std_ge<"share"=1>[WIDTH](@data left: WIDTH, @data right: WIDTH) -> (out: 1);
  comb primitive std_le<"share"=1>[WIDTH](@data left: WIDTH, @data right: WIDTH) -> (out: 1);
  comb primitive std_rsh<"share"=1>[WIDTH](@data left: WIDTH, @data right: WIDTH) -> (out: WIDTH);
  comb primitive std_mux<"share"=1>[WIDTH](@data cond: 1, @data tru: WIDTH, @data fal: WIDTH) -> (out: WIDTH);
  primitive std_skid_buffer<"share"=1>[WIDTH](@data in: WIDTH, i_valid: 1, i_ready: 1, @clk clk: 1, @reset reset: 1) -> (@stable out: WIDTH, o_valid: 1, o_ready: 1);
  primitive std_bypass_reg<"share"=1>[WIDTH](@data in: WIDTH, @go write_en: 1, @clk clk: 1, @reset reset: 1) -> (@stable out: WIDTH, @done done: 1);
}
primitive undef<"share"=1>[WIDTH]() -> (out: WIDTH) {
  assign out = 'x;
}
comb primitive std_const<"share"=1>[WIDTH, VALUE]() -> (out: WIDTH) {
  assign out = VALUE;
}
comb primitive std_wire<"share"=1>[WIDTH](@data in: WIDTH) -> (out: WIDTH) {
  assign out = in;
}
comb primitive std_add<"share"=1>[WIDTH](@data left: WIDTH, @data right: WIDTH) -> (out: WIDTH) {
  assign out = left + right;
}
comb primitive std_lsh<"share"=1>[WIDTH](@data left: WIDTH, @data right: WIDTH) -> (out: WIDTH) {
  assign out = left << right;
}
primitive std_reg<"state_share"=1>[WIDTH](@write_together @data in: WIDTH, @write_together @interval @go write_en: 1, @clk clk: 1, @reset reset: 1) -> (@stable out: WIDTH, @done done: 1) {
  always_ff @(posedge clk) begin
    if (reset) begin
       out <= 0;
       done <= 0;
    end else if (write_en) begin
      out <= in;
      done <= 1'd1;
    end else done <= 1'd0;
  end
}
primitive init_one_reg<"state_share"=1>[WIDTH](@write_together @data in: WIDTH, @write_together @interval @go write_en: 1, @clk clk: 1, @reset reset: 1) -> (@stable out: WIDTH, @done done: 1) {
  always_ff @(posedge clk) begin
    if (reset) begin
       out <= 1;
       done <= 0;
    end else if (write_en) begin
      out <= in;
      done <= 1'd1;
    end else done <= 1'd0;
  end
}
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    @data r1 = std_reg(2);
    @data r2 = std_reg(2);
    @data r3 = std_reg(2);
    @data r4 = std_reg(2);
    @data r5 = std_reg(2);
    @data r6 = std_reg(2);
    @data add1 = std_add(2);
    @data add2 = std_add(2);
    @data add3 = std_add(2);
    @data add4 = std_add(2);
    @data add5 = std_add(2);
    @data add6 = std_add(2);
    @data sum1 = std_reg(2);
    @data summer1 = std_add(2);
    @data sum2 = std_reg(2);
    @data summer2 = std_add(2);
    @data sum3 = std_reg(2);
    @data summer3 = std_add(2);
    @external @data m = comb_mem_d1(2, 3, 2);
    @generated fsm_0 = std_wire(1);
    @generated group_counter = std_reg(7);
    @generated const99_7_ = std_wire(7);
    @generated adder = std_add(7);
    @generated fsm0_0 = std_wire(1);
    @generated fsm0_1 = std_wire(1);
    @generated fsm0_2 = std_wire(1);
    @generated fsm0_3 = std_wire(1);
    @generated fsm0_4 = std_wire(1);
    @generated group_counter0 = std_reg(14);
    @generated const10399_14_ = std_wire(14);
    @generated adder0 = std_add(14);
    @generated fsm1_0 = std_wire(1);
    @generated fsm1_1 = std_wire(1);
    @generated group_counter1 = std_reg(17);
    @generated const104009_17_ = std_wire(17);
    @generated adder1 = std_add(17);
    @generated fsm2_0 = std_wire(1);
    @generated fsm2_1 = std_wire(1);
    @generated fsm2_2 = std_wire(1);
    @generated fsm2_3 = std_wire(1);
    @generated fsm2_4 = std_wire(1);
    @generated fsm2_5 = std_wire(1);
    @generated fsm2_6 = std_wire(1);
    @generated fsm2_7 = std_wire(1);
    @generated fsm2_8 = std_wire(1);
    @generated fsm2_9 = std_wire(1);
    @generated fsm2_10 = std_wire(1);
    @generated fsm2_11 = std_wire(1);
    @generated fsm2_12 = std_wire(1);
    @generated fsm2_13 = std_wire(1);
    @generated fsm2_14 = std_wire(1);
    @generated fsm2_15 = std_wire(1);
    @generated fsm2_16 = std_wire(1);
    @generated fsm2_17 = std_wire(1);
    @generated fsm2_18 = std_wire(1);
    @generated fsm2_19 = std_wire(1);
    @generated fsm2_20 = std_wire(1);
    @generated fsm2_21 = std_wire(1);
    @generated fsm2_22 = std_wire(1);
    @generated fsm2_23 = std_wire(1);
    @generated fsm2_24 = std_wire(1);
    @generated @fsm_control looped_once = std_reg(1);
  }
  wires {
    fsm fsm {
      0 : {
        fsm_0.in = fsm[start] ? 1'd1;
      } => {
        fsm[start] -> 0,
        default -> 0,
      },
    }
    fsm fsm0 {
      0 : {
        fsm0_0.in = fsm0[start] ? 1'd1;
      } => {
        fsm0[start] -> 1,
        default -> 0,
      },
      1 : {
        fsm0_1.in = 1'd1;
      } => 2,
      2 : {
        fsm0_2.in = 1'd1;
      } => 3,
      3 : {
        fsm0_3.in = 1'd1;
      } => 4,
      4 : {
        fsm0_4.in = 1'd1;
      } => {
        group_counter.out == const99_7_.out -> 0,
        default -> 4,
      },
    }
    fsm fsm1 {
      0 : {
        fsm1_0.in = fsm1[start] ? 1'd1;
      } => {
        fsm1[start] -> 1,
        default -> 0,
      },
      1 : {
        fsm1_1.in = 1'd1;
      } => {
        group_counter0.out == const10399_14_.out -> 0,
        default -> 1,
      },
    }
    fsm fsm2 {
      0 : {
        fsm2_0.in = fsm2[start] ? 1'd1;
        looped_once.in = fsm2[start] & group_counter1.out == const104009_17_.out ? 1'd1;
        looped_once.write_en = 1'd1;
        fsm2[done] = looped_once.out;
      } => {
        group_counter1.out == const104009_17_.out & fsm2[start] -> 1,
        default -> 0,
      },
      1 : {
        fsm2_1.in = 1'd1;
      } => 2,
      2 : {
        fsm2_2.in = 1'd1;
      } => 3,
      3 : {
        fsm2_3.in = 1'd1;
      } => 4,
      4 : {
        fsm2_4.in = 1'd1;
      } => 5,
      5 : {
        fsm2_5.in = 1'd1;
      } => 6,
      6 : {
        fsm2_6.in = 1'd1;
      } => 7,
      7 : {
        fsm2_7.in = 1'd1;
      } => 8,
      8 : {
        fsm2_8.in = 1'd1;
      } => 9,
      9 : {
        fsm2_9.in = 1'd1;
      } => 10,
      10 : {
        fsm2_10.in = 1'd1;
      } => 11,
      11 : {
        fsm2_11.in = 1'd1;
      } => 12,
      12 : {
        fsm2_12.in = 1'd1;
      } => 13,
      13 : {
        fsm2_13.in = 1'd1;
      } => 14,
      14 : {
        fsm2_14.in = 1'd1;
      } => 15,
      15 : {
        fsm2_15.in = 1'd1;
      } => 16,
      16 : {
        fsm2_16.in = 1'd1;
      } => 17,
      17 : {
        fsm2_17.in = 1'd1;
      } => 18,
      18 : {
        fsm2_18.in = 1'd1;
      } => 19,
      19 : {
        fsm2_19.in = 1'd1;
      } => 20,
      20 : {
        fsm2_20.in = 1'd1;
      } => 21,
      21 : {
        fsm2_21.in = 1'd1;
      } => 22,
      22 : {
        fsm2_22.in = 1'd1;
      } => 23,
      23 : {
        fsm2_23.in = 1'd1;
      } => 24,
      24 : {
        fsm2_24.in = 1'd1;
      } => 0,
    }
    r5.write_en = fsm0_3.out ? 1'd1;
    r5.in = fsm0_3.out ? add1.out;
    adder1.left = fsm2_0.out ? group_counter1.out;
    adder1.right = fsm2_0.out ? 17'd1;
    add1.left = fsm2_11.out | fsm2_12.out | fsm2_9.out | fsm2_10.out ? r5.out;
    add1.left = fsm2_2.out | fsm2_1.out | fsm2_3.out | fsm2_4.out ? r1.out;
    add1.left = fsm_0.out | fsm0_1.out | fsm0_0.out | fsm0_2.out | fsm0_3.out | fsm1_0.out ? 2'd0;
    add1.left = fsm2_5.out | fsm2_8.out | fsm2_7.out | fsm2_6.out ? r3.out;
    add1.right = fsm_0.out | fsm0_1.out | fsm0_0.out | fsm0_2.out | fsm0_3.out | fsm1_0.out ? 2'd1;
    add1.right = fsm2_5.out | fsm2_8.out | fsm2_7.out | fsm2_6.out ? r4.out;
    add1.right = fsm2_2.out | fsm2_1.out | fsm2_3.out | fsm2_4.out ? r2.out;
    add1.right = fsm2_11.out | fsm2_12.out | fsm2_9.out | fsm2_10.out ? r6.out;
    sum1.write_en = fsm2_2.out | fsm2_1.out | fsm2_3.out | fsm2_4.out ? 1'd1;
    sum1.in = fsm2_2.out | fsm2_1.out | fsm2_3.out | fsm2_4.out ? add1.out;
    fsm[start] = fsm0_4.out ? 1'd1;
    adder.left = fsm0_4.out ? group_counter.out;
    adder.right = fsm0_4.out ? 7'd1;
    group_counter0.write_en = fsm1_1.out ? 1'd1;
    group_counter0.in = group_counter0.out == const10399_14_.out & fsm1_1.out ? 14'd0;
    group_counter0.in = group_counter0.out != const10399_14_.out & fsm1_1.out ? adder0.out;
    const104009_17_.in = fsm2_0.out ? 17'd104009;
    m.write_en = fsm2_14.out | fsm2_19.out | fsm2_21.out | fsm2_20.out | fsm2_24.out | fsm2_22.out | fsm2_23.out | fsm2_13.out | fsm2_16.out | fsm2_18.out | fsm2_17.out | fsm2_15.out ? 1'd1;
    m.addr0 = fsm2_19.out | fsm2_20.out | fsm2_18.out | fsm2_17.out ? 2'd1;
    m.addr0 = fsm2_14.out | fsm2_13.out | fsm2_16.out | fsm2_15.out ? 2'd0;
    m.addr0 = fsm2_21.out | fsm2_24.out | fsm2_22.out | fsm2_23.out ? 2'd2;
    m.write_data = fsm2_14.out | fsm2_13.out | fsm2_16.out | fsm2_15.out ? sum1.out;
    m.write_data = fsm2_19.out | fsm2_20.out | fsm2_18.out | fsm2_17.out ? r1.out;
    m.write_data = fsm2_21.out | fsm2_24.out | fsm2_22.out | fsm2_23.out ? r2.out;
    const99_7_.in = fsm0_4.out ? 7'd99;
    fsm1[start] = fsm2_0.out ? 1'd1;
    r1.write_en = fsm1_0.out | fsm2_5.out | fsm2_8.out | fsm2_7.out | fsm2_6.out ? 1'd1;
    r1.in = fsm1_0.out | fsm2_5.out | fsm2_8.out | fsm2_7.out | fsm2_6.out ? add1.out;
    r4.write_en = fsm0_2.out ? 1'd1;
    r4.in = fsm0_2.out ? add1.out;
    fsm0[start] = fsm1_1.out ? 1'd1;
    r2.write_en = fsm0_0.out | fsm2_11.out | fsm2_12.out | fsm2_9.out | fsm2_10.out ? 1'd1;
    r2.in = fsm0_0.out | fsm2_11.out | fsm2_12.out | fsm2_9.out | fsm2_10.out ? add1.out;
    group_counter.write_en = fsm0_4.out ? 1'd1;
    group_counter.in = group_counter.out != const99_7_.out & fsm0_4.out ? adder.out;
    group_counter.in = group_counter.out == const99_7_.out & fsm0_4.out ? 7'd0;
    adder0.left = fsm1_1.out ? group_counter0.out;
    adder0.right = fsm1_1.out ? 14'd1;
    group_counter1.write_en = fsm2_0.out ? 1'd1;
    group_counter1.in = group_counter1.out != const104009_17_.out & fsm2_0.out ? adder1.out;
    group_counter1.in = group_counter1.out == const104009_17_.out & fsm2_0.out ? 17'd0;
    r3.write_en = fsm0_1.out ? 1'd1;
    r3.in = fsm0_1.out ? add1.out;
    r6.write_en = fsm_0.out ? 1'd1;
    r6.in = fsm_0.out ? add1.out;
    const10399_14_.in = fsm1_1.out ? 14'd10399;
  }
  control {
    fsm2;
  }
}
