Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jan  8 17:26:01 2024
| Host         : LAPTOP-RQPNV6GP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_sprites_top_timing_summary_routed.rpt -pb vga_sprites_top_timing_summary_routed.pb -rpx vga_sprites_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_sprites_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   139         
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (139)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (467)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (139)
--------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: MCLK (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: U1/tmp1_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: U1/tmp2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (467)
--------------------------------------------------
 There are 467 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  481          inf        0.000                      0                  481           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           481 Endpoints
Min Delay           481 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.477ns  (logic 5.075ns (44.221%)  route 6.402ns (55.779%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1                     0.000     0.000 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     0.882 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.234     3.116    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[5].ram.ram_douta[4]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124     3.240 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.240    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_1_n_0
    SLICE_X8Y10          MUXF7 (Prop_muxf7_I0_O)      0.241     3.481 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.632     5.113    U6/dout_ball[7]
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.298     5.411 r  U6/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.536     7.947    GREEN_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.477 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.477    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.998ns  (logic 5.044ns (45.865%)  route 5.954ns (54.135%))
  Logic Levels:           5  (LUT4=1 LUT5=1 MUXF7=1 OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1                     0.000     0.000 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     0.882 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.106     2.988    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[7].ram.ram_douta[5]
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.124     3.112 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.112    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_2_n_0
    SLICE_X9Y13          MUXF7 (Prop_muxf7_I1_O)      0.245     3.357 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           1.793     5.151    U6/dout_ball[8]
    SLICE_X9Y31          LUT4 (Prop_lut4_I1_O)        0.298     5.449 r  U6/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.054     7.503    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    10.998 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.998    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.909ns  (logic 5.080ns (46.566%)  route 5.829ns (53.434%))
  Logic Levels:           5  (LUT4=1 LUT5=1 MUXF7=1 OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1                     0.000     0.000 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     0.882 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.151     3.033    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[7].ram.ram_douta[3]
    SLICE_X8Y13          LUT5 (Prop_lut5_I4_O)        0.124     3.157 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.157    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X8Y13          MUXF7 (Prop_muxf7_I1_O)      0.247     3.404 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.567     4.971    U6/dout_ball[6]
    SLICE_X8Y32          LUT4 (Prop_lut4_I1_O)        0.298     5.269 r  U6/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.111     7.380    GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.909 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.909    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.583ns  (logic 5.022ns (47.456%)  route 5.561ns (52.544%))
  Logic Levels:           5  (LUT4=1 LUT5=1 MUXF7=1 OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1                     0.000     0.000 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     0.882 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.144     3.026    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[7].ram.ram_douta[2]
    SLICE_X8Y11          LUT5 (Prop_lut5_I4_O)        0.124     3.150 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.150    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X8Y11          MUXF7 (Prop_muxf7_I1_O)      0.214     3.364 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.225     4.589    U6/dout_ball[5]
    SLICE_X8Y30          LUT4 (Prop_lut4_I1_O)        0.297     4.886 r  U6/GREEN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.192     7.078    GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.583 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.583    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.543ns  (logic 5.042ns (47.819%)  route 5.502ns (52.181%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1                     0.000     0.000 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     0.882 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.055     2.937    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[5].ram.ram_douta[8]
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.124     3.061 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.061    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_1_n_0
    SLICE_X9Y13          MUXF7 (Prop_muxf7_I0_O)      0.212     3.273 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           1.465     4.738    U6/dout_ball[11]
    SLICE_X8Y32          LUT4 (Prop_lut4_I1_O)        0.299     5.037 r  U6/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.981     7.019    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.543 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.543    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.450ns  (logic 5.054ns (48.366%)  route 5.396ns (51.634%))
  Logic Levels:           5  (LUT4=1 LUT5=1 MUXF7=1 OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1                     0.000     0.000 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     0.882 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.878     2.760    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[7].ram.ram_douta[6]
    SLICE_X8Y11          LUT5 (Prop_lut5_I4_O)        0.124     2.884 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.884    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_2_n_0
    SLICE_X8Y11          MUXF7 (Prop_muxf7_I1_O)      0.247     3.131 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           1.453     4.584    U6/dout_ball[9]
    SLICE_X8Y32          LUT4 (Prop_lut4_I3_O)        0.298     4.882 r  U6/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.065     6.947    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.450 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.450    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/hcs_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.374ns  (logic 4.490ns (43.277%)  route 5.885ns (56.723%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE                         0.000     0.000 r  U6/hcs_reg[7]/C
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U6/hcs_reg[7]/Q
                         net (fo=8, routed)           0.927     1.346    U6/hor_count[7]
    SLICE_X1Y33          LUT4 (Prop_lut4_I1_O)        0.299     1.645 f  U6/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           1.070     2.715    U6/RED_OBUF[3]_inst_i_6_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.124     2.839 r  U6/RED_OBUF[3]_inst_i_3/O
                         net (fo=27, routed)          1.537     4.376    U6/cat_counter0
    SLICE_X8Y27          LUT4 (Prop_lut4_I2_O)        0.124     4.500 r  U6/RED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.351     6.851    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.374 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.374    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.367ns  (logic 5.019ns (48.420%)  route 5.347ns (51.580%))
  Logic Levels:           5  (LUT4=1 LUT5=1 MUXF7=1 OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1                     0.000     0.000 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     0.882 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.995     2.877    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[7].ram.ram_douta[0]
    SLICE_X8Y10          LUT5 (Prop_lut5_I4_O)        0.124     3.001 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.001    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2_n_0
    SLICE_X8Y10          MUXF7 (Prop_muxf7_I1_O)      0.214     3.215 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.437     4.652    U6/dout_ball[3]
    SLICE_X9Y30          LUT4 (Prop_lut4_I1_O)        0.297     4.949 r  U6/RED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.916     6.864    RED_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.367 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.367    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.195ns  (logic 5.038ns (49.413%)  route 5.157ns (50.587%))
  Logic Levels:           5  (LUT4=1 LUT5=1 MUXF7=1 OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1                     0.000     0.000 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     0.882 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.802     2.684    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[7].ram.ram_douta[1]
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124     2.808 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.808    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X8Y12          MUXF7 (Prop_muxf7_I1_O)      0.214     3.022 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.242     4.265    U6/dout_ball[4]
    SLICE_X8Y31          LUT4 (Prop_lut4_I1_O)        0.297     4.562 r  U6/GREEN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.113     6.674    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.195 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.195    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.039ns  (logic 5.036ns (50.162%)  route 5.003ns (49.838%))
  Logic Levels:           5  (LUT4=1 LUT5=1 MUXF7=1 OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1                     0.000     0.000 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     0.882 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.129     3.011    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[7].ram.ram_douta[7]
    SLICE_X8Y13          LUT5 (Prop_lut5_I4_O)        0.124     3.135 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.135    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_2_n_0
    SLICE_X8Y13          MUXF7 (Prop_muxf7_I1_O)      0.214     3.349 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.939     4.287    U6/dout_ball[10]
    SLICE_X8Y32          LUT4 (Prop_lut4_I1_O)        0.297     4.584 r  U6/BLUE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.936     6.520    BLUE_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.039 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.039    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U6/vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/vcs_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.871%)  route 0.142ns (50.129%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE                         0.000     0.000 r  U6/vsenable_reg/C
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U6/vsenable_reg/Q
                         net (fo=11, routed)          0.142     0.283    U6/vsenable
    SLICE_X2Y31          FDCE                                         r  U6/vcs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/vcs_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.871%)  route 0.142ns (50.129%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE                         0.000     0.000 r  U6/vsenable_reg/C
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U6/vsenable_reg/Q
                         net (fo=11, routed)          0.142     0.283    U6/vsenable
    SLICE_X3Y31          FDCE                                         r  U6/vcs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/vcs_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.871%)  route 0.142ns (50.129%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE                         0.000     0.000 r  U6/vsenable_reg/C
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U6/vsenable_reg/Q
                         net (fo=11, routed)          0.142     0.283    U6/vsenable
    SLICE_X2Y31          FDCE                                         r  U6/vcs_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/vcs_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.871%)  route 0.142ns (50.129%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE                         0.000     0.000 r  U6/vsenable_reg/C
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U6/vsenable_reg/Q
                         net (fo=11, routed)          0.142     0.283    U6/vsenable
    SLICE_X2Y31          FDCE                                         r  U6/vcs_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/cat64x128_i/cat64x128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/cat64x128_i/cat64x128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE                         0.000     0.000 r  U3/cat64x128_i/cat64x128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U3/cat64x128_i/cat64x128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.122     0.286    U3/cat64x128_i/cat64x128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y30          FDRE                                         r  U3/cat64x128_i/cat64x128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.710%)  route 0.174ns (55.290%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE                         0.000     0.000 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.174     0.315    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X10Y14         FDRE                                         r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/delay2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/delay3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.181ns (57.250%)  route 0.135ns (42.750%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDCE                         0.000     0.000 r  U2/delay2_reg/C
    SLICE_X13Y20         FDCE (Prop_fdce_C_Q)         0.181     0.181 r  U2/delay2_reg/Q
                         net (fo=2, routed)           0.135     0.316    U2/delay2
    SLICE_X13Y20         FDCE                                         r  U2/delay3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE                         0.000     0.000 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176     0.317    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X10Y14         FDRE                                         r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDRE                         0.000     0.000 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X11Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.176     0.317    U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X10Y14         FDRE                                         r  U4/ball64x448_i/ball64x448/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U6/vsenable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/vcs_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (42.014%)  route 0.195ns (57.986%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE                         0.000     0.000 r  U6/vsenable_reg/C
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U6/vsenable_reg/Q
                         net (fo=11, routed)          0.195     0.336    U6/vsenable
    SLICE_X3Y30          FDCE                                         r  U6/vcs_reg[2]/CE
  -------------------------------------------------------------------    -------------------





