# DLD_Codes
<h3>Semester 3rd DLD VHDL Codes</h3>
 
# Instructions
<strong>To use the code in vivado, remove (FROM TESTBENCH CODES)</strong>

$dumpfile("dump.vcd");<br>
$dumpvars(1);

<h3>Happy? :)</h3>

# Warnings

<h4>Screenshots attached are not in order/ i.e output and input are not in order of being arranged in the form of binary representation</h4>
