Info: Generated random seed: 7307169981230386366
Info: constrained 'clk_100p0' to bel 'X17/Y33/io0'
Info: constrained 'ICE_39' to bel 'X18/Y33/io1'
Info: constrained 'ICE_40' to bel 'X13/Y33/io0'
Info: constrained 'ICE_41' to bel 'X11/Y33/io0'
Info: constrained 'ICE_25' to bel 'X0/Y14/io0'
Info: constrained 'ICE_27' to bel 'X0/Y13/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      155 LCs used as LUT4 only
Info:      124 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       29 LCs used as DFF only
Info: Packing carries..
Info:       70 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:       10 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll_inst.uut' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:   PLL 'pll_inst.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll_inst.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting pll_clk (fanout 153)
Info: promoting pipelinec_inst.global_to_module[38] [reset] (fanout 32)
Info: promoting pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_6684.bin_op_eq_uart_mac_h_l55_c6_1701.left_SB_DFFESS_Q_S [reset] (fanout 18)
Info: promoting pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O [cen] (fanout 39)
Info: promoting pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_6684.o_bit_stream_mux_uart_mac_h_l85_c5_f855.iftrue.data_SB_LUT4_I2_O [cen] (fanout 16)
Info: Constraining chains...
Info:       23 LCs used to legalise carry chains.
Info: Checksum: 0x109ad563

Info: Device utilisation:
Info: 	         ICESTORM_LC:     394/   7680     5%
Info: 	        ICESTORM_RAM:       0/     32     0%
Info: 	               SB_IO:       6/    256     2%
Info: 	               SB_GB:       5/      8    62%
Info: 	        ICESTORM_PLL:       1/      2    50%
Info: 	         SB_WARMBOOT:       0/      1     0%

Info: Placed 8 cells based on constraints.
Info: Creating initial analytic placement for 201 cells, random placement wirelen = 8124.
Info:     at initial placer iter 0, wirelen = 258
Info:     at initial placer iter 1, wirelen = 234
Info:     at initial placer iter 2, wirelen = 222
Info:     at initial placer iter 3, wirelen = 253
Info: Running main analytical placer, max placement attempts per cell = 20604.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 243, spread = 1613, legal = 1727; time = 0.01s
Info:     at iteration #1, type SB_GB: wirelen solved = 1705, spread = 1757, legal = 1775; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 277, spread = 1596, legal = 1678; time = 0.01s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 344, spread = 1478, legal = 1556; time = 0.01s
Info:     at iteration #2, type SB_GB: wirelen solved = 1514, spread = 1556, legal = 1556; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 267, spread = 1138, legal = 1277; time = 0.01s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 327, spread = 1237, legal = 1366; time = 0.01s
Info:     at iteration #3, type SB_GB: wirelen solved = 1323, spread = 1368, legal = 1366; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 240, spread = 1054, legal = 1358; time = 0.01s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 316, spread = 1059, legal = 1223; time = 0.01s
Info:     at iteration #4, type SB_GB: wirelen solved = 1177, spread = 1223, legal = 1240; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 259, spread = 1052, legal = 1250; time = 0.01s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 329, spread = 1109, legal = 1237; time = 0.01s
Info:     at iteration #5, type SB_GB: wirelen solved = 1187, spread = 1233, legal = 1237; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 240, spread = 997, legal = 1197; time = 0.01s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 336, spread = 1049, legal = 1283; time = 0.01s
Info:     at iteration #6, type SB_GB: wirelen solved = 1236, spread = 1278, legal = 1283; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 252, spread = 1016, legal = 1288; time = 0.01s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 348, spread = 1073, legal = 1214; time = 0.01s
Info:     at iteration #7, type SB_GB: wirelen solved = 1166, spread = 1214, legal = 1214; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 273, spread = 1084, legal = 1217; time = 0.01s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 321, spread = 1110, legal = 1234; time = 0.01s
Info:     at iteration #8, type SB_GB: wirelen solved = 1185, spread = 1231, legal = 1235; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 260, spread = 1030, legal = 1263; time = 0.01s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 320, spread = 1240, legal = 1367; time = 0.01s
Info:     at iteration #9, type SB_GB: wirelen solved = 1317, spread = 1361, legal = 1366; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 264, spread = 1032, legal = 1238; time = 0.01s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 346, spread = 1013, legal = 1143; time = 0.01s
Info:     at iteration #10, type SB_GB: wirelen solved = 1099, spread = 1137, legal = 1154; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 297, spread = 1132, legal = 1285; time = 0.01s
Info: HeAP Placer Time: 0.26s
Info:   of which solving equations: 0.19s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.02s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 79, wirelen = 1197
Info:   at iteration #5: temp = 0.000000, timing cost = 62, wirelen = 937
Info:   at iteration #10: temp = 0.000000, timing cost = 58, wirelen = 824
Info:   at iteration #15: temp = 0.000000, timing cost = 61, wirelen = 772
Info:   at iteration #20: temp = 0.000000, timing cost = 62, wirelen = 756
Info:   at iteration #20: temp = 0.000000, timing cost = 61, wirelen = 755 
Info: SA placement time 0.24s

Info: Max frequency for clock 'pll_clk_$glb_clk': 75.77 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                  -> posedge pll_clk_$glb_clk: 1.75 ns
Info: Max delay posedge pll_clk_$glb_clk -> <async>                 : 2.70 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 70135,  70726) |*********************+
Info: [ 70726,  71317) |**********+
Info: [ 71317,  71908) |***************+
Info: [ 71908,  72499) |+
Info: [ 72499,  73090) |************** 
Info: [ 73090,  73681) |******** 
Info: [ 73681,  74272) |************+
Info: [ 74272,  74863) |**** 
Info: [ 74863,  75454) | 
Info: [ 75454,  76045) |************************+
Info: [ 76045,  76636) |***+
Info: [ 76636,  77227) |***+
Info: [ 77227,  77818) |********** 
Info: [ 77818,  78409) |************+
Info: [ 78409,  79000) |******************+
Info: [ 79000,  79591) |****************+
Info: [ 79591,  80182) |**********************************************+
Info: [ 80182,  80773) |******************************+
Info: [ 80773,  81364) |********************************** 
Info: [ 81364,  81955) |************************************************************ 
Info: Checksum: 0x7f84cef9

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1207 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       31        800 |   31   800 |       261|       1.01       1.01|
Info:       1284 |       51       1065 |   20   265 |         0|       0.95       1.96|
Info: Routing complete.
Info: Router1 time 1.96s
Info: Checksum: 0x5976799b

Info: Critical path report for clock 'pll_clk_$glb_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7ae4.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_341e.in_buffer_valid_mux_uart_mac_h_l196_c663_0b38.iffalse_SB_DFFESR_Q_DFFLC.O
Info:    routing  0.59  1.13 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7ae4_return_output[1] (2,13) -> (2,13)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.45  1.58 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:    routing  0.59  2.16 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] (2,13) -> (2,14)
Info:                          Sink $nextpnr_ICESTORM_LC_15.I1
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.26  2.42 Source $nextpnr_ICESTORM_LC_15.COUT
Info:    routing  0.00  2.42 Net $nextpnr_ICESTORM_LC_15$O (2,14) -> (2,14)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_LC.CIN
Info:      logic  0.13  2.55 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_LC.COUT
Info:    routing  0.00  2.55 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] (2,14) -> (2,14)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.13  2.67 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:    routing  0.00  2.67 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3] (2,14) -> (2,14)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_LC.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.13  2.80 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_LC.COUT
Info:    routing  0.00  2.80 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO (2,14) -> (2,14)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_LC.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.13  2.93 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I3_LC.COUT
Info:    routing  0.00  2.93 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO (2,14) -> (2,14)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.13  3.05 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_LUT4_I3_LC.COUT
Info:    routing  0.00  3.05 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI (2,14) -> (2,14)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_LC.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.13  3.18 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_LC.COUT
Info:    routing  0.00  3.18 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_CI (2,14) -> (2,14)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_LC.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.13  3.31 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_LC.COUT
Info:    routing  0.20  3.50 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I2[3] (2,14) -> (2,15)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.13  3.63 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.COUT
Info:    routing  0.00  3.63 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_6_D_SB_LUT4_O_I2[3] (2,15) -> (2,15)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.13  3.75 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.COUT
Info:    routing  0.00  3.75 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_CARRY_I1_CO (2,15) -> (2,15)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_LC.CIN
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.13  3.88 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_LC.COUT
Info:    routing  0.26  4.14 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3] (2,15) -> (2,15)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:      logic  0.31  4.45 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_LC.O
Info:    routing  0.59  5.04 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3] (2,15) -> (2,16)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  5.36 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:    routing  0.59  5.94 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3] (2,16) -> (1,16)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  6.26 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_LC.O
Info:    routing  0.59  6.85 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_I3[1] (1,16) -> (1,16)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  7.16 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_LC.O
Info:    routing  0.59  7.75 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1] (1,16) -> (1,16)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  8.06 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_LC.O
Info:    routing  0.59  8.65 Net pipelinec_inst.uart_main_0clk_f70fc97c.global_to_module.uart_tx_mac_in_ready_SB_LUT4_O_I2[3] (1,16) -> (1,15)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  8.97 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_LC.O
Info:    routing  0.59  9.56 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_12_D_SB_LUT4_O_I1[3] (1,15) -> (1,16)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  9.87 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_LC.O
Info:    routing  0.33  10.20 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O (1,16) -> (0,17)
Info:                          Sink $gbuf_pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:      logic  0.62  10.82 Source $gbuf_pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:    routing  0.60  11.42 Net pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_tx_1b_uart_mac_c_l72_c33_b0c2.clk_counter_mux_uart_mac_h_l131_c3_9d5a.iffalse_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O_$glb_ce (0,17) -> (2,9)
Info:                          Sink pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7ae4.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_341e.bin_op_eq_uart_mac_h_l196_c588_5073.left_SB_DFFESR_Q_10_D_SB_LUT4_O_LC.CEN
Info:      setup  0.10  11.52 Source pipelinec_inst.uart_tx_mac_0clk_494804b3.uart_serializer_uart_mac_c_l61_c29_7ae4.uart_serializer_serializer_in_to_out_uart_mac_h_l196_c1331_341e.bin_op_eq_uart_mac_h_l196_c588_5073.left_SB_DFFESR_Q_10_D_SB_LUT4_O_LC.CEN
Info: 5.43 ns logic, 6.09 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge pll_clk_$glb_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source ICE_27$sb_io.D_IN_0
Info:    routing  1.28  1.28 Net ICE_27$SB_IO_IN (0,13) -> (3,12)
Info:                          Sink pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_6684.o_bit_stream_mux_uart_mac_h_l85_c5_f855.iftrue.data_SB_DFF_Q_DFFLC.I0
Info:                          Defined in:
Info:                               top.sv:9.9-9.15
Info:      setup  0.47  1.75 Source pipelinec_inst.uart_rx_mac_0clk_6e5ceb01.uart_rx_1b_uart_mac_c_l24_c33_6684.o_bit_stream_mux_uart_mac_h_l85_c5_f855.iftrue.data_SB_DFF_Q_DFFLC.I0
Info: 0.47 ns logic, 1.28 ns routing

Info: Critical path report for cross-domain path 'posedge pll_clk_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source ICE_40_SB_DFF_Q_DFFLC.O
Info:    routing  2.39  2.93 Net ICE_41$SB_IO_OUT (11,18) -> (13,33)
Info:                          Sink ICE_40$sb_io.D_OUT_0
Info:                          Defined in:
Info:                               top.sv:6.10-6.16
Info: 0.54 ns logic, 2.39 ns routing

Info: Max frequency for clock 'pll_clk_$glb_clk': 86.81 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                  -> posedge pll_clk_$glb_clk: 1.75 ns
Info: Max delay posedge pll_clk_$glb_clk -> <async>                 : 2.93 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 71813,  72316) |*******************************+
Info: [ 72316,  72819) |*******************+
Info: [ 72819,  73322) |**********************+
Info: [ 73322,  73825) |***+
Info: [ 73825,  74328) |*+
Info: [ 74328,  74831) |+
Info: [ 74831,  75334) |+
Info: [ 75334,  75837) |*************+
Info: [ 75837,  76340) |***+
Info: [ 76340,  76843) |*+
Info: [ 76843,  77346) |******************+
Info: [ 77346,  77849) |*********+
Info: [ 77849,  78352) |*************************+
Info: [ 78352,  78855) |******************+
Info: [ 78855,  79358) |********************+
Info: [ 79358,  79861) |*****************************************+
Info: [ 79861,  80364) |*************************+
Info: [ 80364,  80867) |******************+
Info: [ 80867,  81370) |*****************************+
Info: [ 81370,  81873) |************************************************************ 

Info: Program finished normally.
