Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 15:59:01 2024
| Host         : DESKTOP-S7QFKVR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     75          
TIMING-18  Warning           Missing input or output delay   31          
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (148)
5. checking no_input_delay (11)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 75 register/latch pins with no clock driven by root clock pin: baudRateInst/baudClk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line91/rom1/rom_addr_next_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (148)
--------------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.896        0.000                      0                  309        0.193        0.000                      0                  309        4.500        0.000                       0                   256  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.896        0.000                      0                  309        0.193        0.000                      0                  309        4.500        0.000                       0                   256  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 2.128ns (26.942%)  route 5.771ns (73.058%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.638     5.159    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=113, routed)         1.830     7.445    nolabel_line91/vga_sync_unit/rom_addr[0]
    SLICE_X4Y63          LUT2 (Prop_lut2_I0_O)        0.124     7.569 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_718/O
                         net (fo=1, routed)           0.000     7.569    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_718_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.101 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_328/CO[3]
                         net (fo=1, routed)           0.000     8.101    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_328_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.372 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_108/CO[0]
                         net (fo=1, routed)           0.812     9.184    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_108_n_3
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.373     9.557 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_34/O
                         net (fo=11, routed)          1.275    10.832    nolabel_line91/vga_sync_unit/d[13]_13
    SLICE_X3Y50          LUT6 (Prop_lut6_I3_O)        0.124    10.956 r  nolabel_line91/vga_sync_unit/rom_addr_next[8]_i_6/O
                         net (fo=1, routed)           0.901    11.857    nolabel_line91/vga_sync_unit/rom_addr_next[8]_i_6_n_0
    SLICE_X3Y56          LUT5 (Prop_lut5_I3_O)        0.124    11.981 r  nolabel_line91/vga_sync_unit/rom_addr_next[8]_i_2/O
                         net (fo=1, routed)           0.953    12.934    nolabel_line91/vga_sync_unit/rom_addr_next[8]_i_2_n_0
    SLICE_X9Y56          LUT5 (Prop_lut5_I1_O)        0.124    13.058 r  nolabel_line91/vga_sync_unit/rom_addr_next[8]_i_1/O
                         net (fo=1, routed)           0.000    13.058    nolabel_line91/rom1/rom_addr[8]
    SLICE_X9Y56          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.440    14.781    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[8]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X9Y56          FDRE (Setup_fdre_C_D)        0.029    14.954    nolabel_line91/rom1/rom_addr_next_reg[8]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -13.058    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 2.327ns (29.682%)  route 5.513ns (70.318%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.638     5.159    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y45          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.478     5.637 f  nolabel_line91/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=111, routed)         1.391     7.028    nolabel_line91/vga_sync_unit/h_count_reg_reg[2]_0[1]
    SLICE_X7Y63          LUT2 (Prop_lut2_I1_O)        0.301     7.329 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_818/O
                         net (fo=1, routed)           0.000     7.329    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_818_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.861 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_459/CO[3]
                         net (fo=1, routed)           0.000     7.861    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_459_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.132 f  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_181/CO[0]
                         net (fo=1, routed)           0.951     9.083    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_181_n_3
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.373     9.456 f  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_58/O
                         net (fo=9, routed)           1.188    10.644    nolabel_line91/vga_sync_unit/d[23]_23
    SLICE_X15Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.768 r  nolabel_line91/vga_sync_unit/rom_addr_next[9]_i_9/O
                         net (fo=1, routed)           0.989    11.757    nolabel_line91/vga_sync_unit/rom_addr_next[9]_i_9_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I1_O)        0.124    11.881 r  nolabel_line91/vga_sync_unit/rom_addr_next[9]_i_3/O
                         net (fo=1, routed)           0.994    12.875    nolabel_line91/vga_sync_unit/rom_addr_next[9]_i_3_n_0
    SLICE_X11Y53         LUT5 (Prop_lut5_I2_O)        0.124    12.999 r  nolabel_line91/vga_sync_unit/rom_addr_next[9]_i_1/O
                         net (fo=1, routed)           0.000    12.999    nolabel_line91/rom1/rom_addr[9]
    SLICE_X11Y53         FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.441    14.782    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X11Y53         FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[9]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X11Y53         FDRE (Setup_fdre_C_D)        0.029    14.955    nolabel_line91/rom1/rom_addr_next_reg[9]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -12.999    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 2.208ns (28.416%)  route 5.562ns (71.584%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.638     5.159    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y44          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDCE (Prop_fdce_C_Q)         0.518     5.677 f  nolabel_line91/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=112, routed)         1.607     7.284    nolabel_line91/vga_sync_unit/rom_addr[2]
    SLICE_X1Y61          LUT2 (Prop_lut2_I0_O)        0.124     7.408 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_399/O
                         net (fo=1, routed)           0.000     7.408    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_399_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.958 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_148/CO[3]
                         net (fo=1, routed)           0.000     7.958    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_148_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.229 f  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_48/CO[0]
                         net (fo=1, routed)           1.011     9.240    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_48_n_3
    SLICE_X3Y66          LUT4 (Prop_lut4_I0_O)        0.373     9.613 f  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_13/O
                         net (fo=10, routed)          0.944    10.557    nolabel_line91/vga_sync_unit/d[8]_8
    SLICE_X4Y56          LUT6 (Prop_lut6_I0_O)        0.124    10.681 f  nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_9/O
                         net (fo=8, routed)           1.175    11.856    nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_9_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I1_O)        0.124    11.980 r  nolabel_line91/vga_sync_unit/rom_addr_next[5]_i_2/O
                         net (fo=1, routed)           0.826    12.806    nolabel_line91/vga_sync_unit/rom_addr_next[5]_i_2_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I1_O)        0.124    12.930 r  nolabel_line91/vga_sync_unit/rom_addr_next[5]_i_1/O
                         net (fo=1, routed)           0.000    12.930    nolabel_line91/rom1/rom_addr[5]
    SLICE_X9Y58          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.439    14.780    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[5]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X9Y58          FDRE (Setup_fdre_C_D)        0.031    14.955    nolabel_line91/rom1/rom_addr_next_reg[5]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -12.930    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.679ns  (logic 2.128ns (27.712%)  route 5.551ns (72.288%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.638     5.159    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=113, routed)         1.830     7.445    nolabel_line91/vga_sync_unit/rom_addr[0]
    SLICE_X4Y63          LUT2 (Prop_lut2_I0_O)        0.124     7.569 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_718/O
                         net (fo=1, routed)           0.000     7.569    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_718_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.101 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_328/CO[3]
                         net (fo=1, routed)           0.000     8.101    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_328_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.372 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_108/CO[0]
                         net (fo=1, routed)           0.812     9.184    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_108_n_3
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.373     9.557 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_34/O
                         net (fo=11, routed)          1.141    10.698    nolabel_line91/vga_sync_unit/d[13]_13
    SLICE_X3Y50          LUT6 (Prop_lut6_I3_O)        0.124    10.822 r  nolabel_line91/vga_sync_unit/rom_addr_next[7]_i_6/O
                         net (fo=1, routed)           0.939    11.761    nolabel_line91/vga_sync_unit/rom_addr_next[7]_i_6_n_0
    SLICE_X3Y55          LUT5 (Prop_lut5_I3_O)        0.124    11.885 r  nolabel_line91/vga_sync_unit/rom_addr_next[7]_i_2/O
                         net (fo=1, routed)           0.829    12.714    nolabel_line91/vga_sync_unit/rom_addr_next[7]_i_2_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I1_O)        0.124    12.838 r  nolabel_line91/vga_sync_unit/rom_addr_next[7]_i_1/O
                         net (fo=1, routed)           0.000    12.838    nolabel_line91/rom1/rom_addr[7]
    SLICE_X9Y58          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.439    14.780    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[7]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X9Y58          FDRE (Setup_fdre_C_D)        0.032    14.956    nolabel_line91/rom1/rom_addr_next_reg[7]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 2.106ns (27.770%)  route 5.478ns (72.230%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.638     5.159    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y45          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  nolabel_line91/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=107, routed)         1.676     7.291    nolabel_line91/vga_sync_unit/h_count_reg_reg_n_0_[3]
    SLICE_X2Y63          LUT2 (Prop_lut2_I0_O)        0.124     7.415 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_706/O
                         net (fo=1, routed)           0.000     7.415    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_706_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.948 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_319/CO[3]
                         net (fo=1, routed)           0.000     7.948    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_319_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.202 f  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_105/CO[0]
                         net (fo=1, routed)           0.826     9.028    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_105_n_3
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.367     9.395 f  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_33/O
                         net (fo=11, routed)          1.025    10.420    nolabel_line91/vga_sync_unit/d[11]_11
    SLICE_X3Y55          LUT6 (Prop_lut6_I0_O)        0.124    10.544 f  nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_7/O
                         net (fo=8, routed)           1.144    11.688    nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_7_n_0
    SLICE_X5Y57          LUT5 (Prop_lut5_I2_O)        0.124    11.812 r  nolabel_line91/vga_sync_unit/rom_addr_next[6]_i_2/O
                         net (fo=1, routed)           0.807    12.619    nolabel_line91/vga_sync_unit/rom_addr_next[6]_i_2_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I1_O)        0.124    12.743 r  nolabel_line91/vga_sync_unit/rom_addr_next[6]_i_1/O
                         net (fo=1, routed)           0.000    12.743    nolabel_line91/rom1/rom_addr[6]
    SLICE_X9Y58          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.439    14.780    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[6]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X9Y58          FDRE (Setup_fdre_C_D)        0.031    14.955    nolabel_line91/rom1/rom_addr_next_reg[6]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -12.743    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.568ns  (logic 2.128ns (28.119%)  route 5.440ns (71.881%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.638     5.159    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X0Y44          FDCE                                         r  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 f  nolabel_line91/vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=113, routed)         1.616     7.231    nolabel_line91/vga_sync_unit/rom_addr[0]
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.355 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_605/O
                         net (fo=1, routed)           0.000     7.355    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_605_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.887 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_256/CO[3]
                         net (fo=1, routed)           0.000     7.887    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_256_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.158 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_84/CO[0]
                         net (fo=1, routed)           0.815     8.973    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_84_n_3
    SLICE_X11Y53         LUT4 (Prop_lut4_I0_O)        0.373     9.346 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_25/O
                         net (fo=10, routed)          0.960    10.306    nolabel_line91/vga_sync_unit/d[1]_1
    SLICE_X9Y56          LUT6 (Prop_lut6_I3_O)        0.124    10.430 r  nolabel_line91/vga_sync_unit/rom_addr_next[4]_i_11/O
                         net (fo=1, routed)           1.038    11.468    nolabel_line91/vga_sync_unit/rom_addr_next[4]_i_11_n_0
    SLICE_X7Y54          LUT5 (Prop_lut5_I0_O)        0.124    11.592 r  nolabel_line91/vga_sync_unit/rom_addr_next[4]_i_4/O
                         net (fo=1, routed)           1.011    12.603    nolabel_line91/vga_sync_unit/rom_addr_next[4]_i_4_n_0
    SLICE_X9Y57          LUT5 (Prop_lut5_I4_O)        0.124    12.727 r  nolabel_line91/vga_sync_unit/rom_addr_next[4]_i_1/O
                         net (fo=1, routed)           0.000    12.727    nolabel_line91/rom1/rom_addr[4]
    SLICE_X9Y57          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.439    14.780    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[4]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)        0.029    14.953    nolabel_line91/rom1/rom_addr_next_reg[4]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -12.727    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 nolabel_line91/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/rom1/rom_addr_next_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 2.106ns (28.294%)  route 5.337ns (71.706%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.638     5.159    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y45          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  nolabel_line91/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=107, routed)         1.676     7.291    nolabel_line91/vga_sync_unit/h_count_reg_reg_n_0_[3]
    SLICE_X2Y63          LUT2 (Prop_lut2_I0_O)        0.124     7.415 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_706/O
                         net (fo=1, routed)           0.000     7.415    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_706_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.948 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_319/CO[3]
                         net (fo=1, routed)           0.000     7.948    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_319_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.202 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_105/CO[0]
                         net (fo=1, routed)           0.826     9.028    nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_105_n_3
    SLICE_X5Y65          LUT4 (Prop_lut4_I1_O)        0.367     9.395 r  nolabel_line91/vga_sync_unit/rgb_OBUF[11]_inst_i_33/O
                         net (fo=11, routed)          1.025    10.420    nolabel_line91/vga_sync_unit/d[11]_11
    SLICE_X3Y55          LUT6 (Prop_lut6_I0_O)        0.124    10.544 r  nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_7/O
                         net (fo=8, routed)           0.688    11.232    nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_7_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I0_O)        0.124    11.356 r  nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_2/O
                         net (fo=7, routed)           1.123    12.478    nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_2_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I0_O)        0.124    12.602 r  nolabel_line91/vga_sync_unit/rom_addr_next[10]_i_1/O
                         net (fo=1, routed)           0.000    12.602    nolabel_line91/rom1/rom_addr[10]
    SLICE_X9Y58          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.439    14.780    nolabel_line91/rom1/clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  nolabel_line91/rom1/rom_addr_next_reg[10]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X9Y58          FDRE (Setup_fdre_C_D)        0.029    14.953    nolabel_line91/rom1/rom_addr_next_reg[10]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -12.602    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 2.367ns (43.210%)  route 3.111ns (56.790%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.561     5.082    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.186    baudRateInst/counter_reg[0]
    SLICE_X37Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.766 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.766    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.880    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.994    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.108    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.222    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.336    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.670 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.800     8.470    baudRateInst/p_0_in__0[26]
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.303     8.773 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.666     9.438    baudRateInst/counter[0]_i_3_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.562 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.998    10.560    baudRateInst/clear
    SLICE_X36Y43         FDRE                                         r  baudRateInst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.445    14.786    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  baudRateInst/counter_reg[24]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudRateInst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 2.367ns (43.210%)  route 3.111ns (56.790%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.561     5.082    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.186    baudRateInst/counter_reg[0]
    SLICE_X37Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.766 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.766    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.880    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.994    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.108    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.222    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.336    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.670 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.800     8.470    baudRateInst/p_0_in__0[26]
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.303     8.773 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.666     9.438    baudRateInst/counter[0]_i_3_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.562 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.998    10.560    baudRateInst/clear
    SLICE_X36Y43         FDRE                                         r  baudRateInst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.445    14.786    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  baudRateInst/counter_reg[25]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudRateInst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 baudRateInst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 2.367ns (43.210%)  route 3.111ns (56.790%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.561     5.082    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  baudRateInst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  baudRateInst/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.186    baudRateInst/counter_reg[0]
    SLICE_X37Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.766 r  baudRateInst/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.766    baudRateInst/counter_reg[0]_i_17_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  baudRateInst/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.880    baudRateInst/counter_reg[0]_i_13_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  baudRateInst/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.994    baudRateInst/counter_reg[0]_i_14_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  baudRateInst/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.108    baudRateInst/counter_reg[0]_i_16_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  baudRateInst/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.222    baudRateInst/counter_reg[0]_i_15_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.336 r  baudRateInst/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.336    baudRateInst/counter_reg[0]_i_10_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.670 f  baudRateInst/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.800     8.470    baudRateInst/p_0_in__0[26]
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.303     8.773 f  baudRateInst/counter[0]_i_3/O
                         net (fo=1, routed)           0.666     9.438    baudRateInst/counter[0]_i_3_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.562 r  baudRateInst/counter[0]_i_1/O
                         net (fo=33, routed)          0.998    10.560    baudRateInst/clear
    SLICE_X36Y43         FDRE                                         r  baudRateInst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.445    14.786    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  baudRateInst/counter_reg[26]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudRateInst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  4.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.799%)  route 0.141ns (43.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.595     1.478    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y45          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  nolabel_line91/vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=105, routed)         0.141     1.761    nolabel_line91/vga_sync_unit/h_count_reg_reg_n_0_[5]
    SLICE_X2Y45          LUT6 (Prop_lut6_I2_O)        0.045     1.806 r  nolabel_line91/vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.806    nolabel_line91/vga_sync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X2Y45          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.866     1.993    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y45          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y45          FDCE (Hold_fdce_C_D)         0.121     1.612    nolabel_line91/vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 nolabel_line91/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line91/vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.516%)  route 0.190ns (50.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.595     1.478    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y45          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  nolabel_line91/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=107, routed)         0.190     1.809    nolabel_line91/vga_sync_unit/h_count_reg_reg_n_0_[3]
    SLICE_X2Y45          LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  nolabel_line91/vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.854    nolabel_line91/vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X2Y45          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.866     1.993    nolabel_line91/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X2Y45          FDCE                                         r  nolabel_line91/vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y45          FDCE (Hold_fdce_C_D)         0.121     1.612    nolabel_line91/vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.562     1.445    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  baudRateInst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudRateInst/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.719    baudRateInst/counter_reg[14]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  baudRateInst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    baudRateInst/counter_reg[12]_i_1_n_5
    SLICE_X36Y40         FDRE                                         r  baudRateInst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.831     1.958    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  baudRateInst/counter_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    baudRateInst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.562     1.445    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  baudRateInst/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudRateInst/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.719    baudRateInst/counter_reg[18]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  baudRateInst/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    baudRateInst/counter_reg[16]_i_1_n_5
    SLICE_X36Y41         FDRE                                         r  baudRateInst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.831     1.958    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  baudRateInst/counter_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    baudRateInst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.562     1.445    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  baudRateInst/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudRateInst/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.719    baudRateInst/counter_reg[22]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  baudRateInst/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    baudRateInst/counter_reg[20]_i_1_n_5
    SLICE_X36Y42         FDRE                                         r  baudRateInst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.831     1.958    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  baudRateInst/counter_reg[22]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    baudRateInst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.563     1.446    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  baudRateInst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudRateInst/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.720    baudRateInst/counter_reg[26]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  baudRateInst/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    baudRateInst/counter_reg[24]_i_1_n_5
    SLICE_X36Y43         FDRE                                         r  baudRateInst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.832     1.959    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  baudRateInst/counter_reg[26]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    baudRateInst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.560     1.443    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  baudRateInst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  baudRateInst/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.717    baudRateInst/counter_reg[2]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  baudRateInst/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.828    baudRateInst/counter_reg[0]_i_2_n_5
    SLICE_X36Y37         FDRE                                         r  baudRateInst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.828     1.955    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  baudRateInst/counter_reg[2]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    baudRateInst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.563     1.446    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  baudRateInst/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudRateInst/counter_reg[30]/Q
                         net (fo=2, routed)           0.133     1.720    baudRateInst/counter_reg[30]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  baudRateInst/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    baudRateInst/counter_reg[28]_i_1_n_5
    SLICE_X36Y44         FDRE                                         r  baudRateInst/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.832     1.959    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  baudRateInst/counter_reg[30]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    baudRateInst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.561     1.444    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  baudRateInst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudRateInst/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.718    baudRateInst/counter_reg[10]
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  baudRateInst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    baudRateInst/counter_reg[8]_i_1_n_5
    SLICE_X36Y39         FDRE                                         r  baudRateInst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.830     1.957    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  baudRateInst/counter_reg[10]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    baudRateInst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.561     1.444    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  baudRateInst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudRateInst/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.718    baudRateInst/counter_reg[6]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  baudRateInst/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    baudRateInst/counter_reg[4]_i_1_n_5
    SLICE_X36Y38         FDRE                                         r  baudRateInst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.830     1.957    baudRateInst/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  baudRateInst/counter_reg[6]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    baudRateInst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y62   lastInput_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y63   lastInput_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y63    lastInput_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y65   lastInput_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y63   lastInput_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y63    lastInput_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y63   lastInput_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y63    lastInput_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y65   updateFromUART_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y62   lastInput_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y62   lastInput_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   lastInput_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   lastInput_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y63    lastInput_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y63    lastInput_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y65   lastInput_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y65   lastInput_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   lastInput_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   lastInput_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y62   lastInput_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y62   lastInput_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   lastInput_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   lastInput_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y63    lastInput_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y63    lastInput_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y65   lastInput_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y65   lastInput_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   lastInput_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y63   lastInput_reg[4]/C



