INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pllima0909/Documents/Git/INF01175-Digital-Systems/P06_-_Button_FSM/P06_-_Button_FSM.sim/sim_1/impl/timing/xsim/tb_Button_FSM_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Button_FSM
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pllima0909/Documents/Git/INF01175-Digital-Systems/P06_-_Button_FSM/P06_-_Button_FSM.srcs/sim_1/new/tb_Button_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Button_FSM'
