                 PCA9509A
                 Low power level translating I2C-bus/SMBus repeater
                 Rev. 3 ‚Äî 17 May 2018                                               Product data sheet
1. General description
             The PCA9509A is a level translating I2C-bus/SMBus repeater with two voltage supplies
             that enables processor low voltage 2-wire serial bus to interface with standard I2C-bus or
             SMBus I/O. While retaining all the operating modes and features of the I2C-bus system
             during the level shifts, it also permits extension of the I2C-bus by providing bidirectional
             buffering for both the data (SDA) and the clock (SCL) lines, thus enabling the I2C-bus or
             SMBus maximum capacitance of 400 pF on the higher voltage side. Port A allows a
             voltage range from 0.8 V to 2.0 V and requires no external pull-up resistors due to the
             internal current source. Port B allows a voltage range from 2.3 V to 5.5 V and is
             overvoltage tolerant. Both port A and port B SDA and SCL pins are high-impedance when
             the PCA9509A is unpowered.
             The bus port B drivers are compliant with SMBus I/O levels, while port A uses an offset
             LOW which prevents bus lock-up and allows the bidirectional nature of the device. Port A
             uses a current source for pull-up and an offset pull-down driver. This results in a LOW on
             the port A accommodating smaller voltage swings. The output pull-down on the port A
             internal buffer LOW is set for approximately 0.2VCC(A), while the input threshold of the
             internal buffer is set about 50 mV lower than that of the output voltage LOW. When the
             port A I/O is driven LOW internally, the LOW is not recognized as a LOW by the input.
             This prevents a lock-up condition from occurring. The output pull-down on the port B
             drives a hard LOW and the input level is set at 30 % of SMBus or I2C-bus voltage level
             which enables port B to connect to any other I2C-bus devices or buffer.
             The PCA9509A drivers are not enabled unless VCC(A) is above 0.7 V and VCC(B) is above
             1.7 V. The enable (EN) pin can also be used to turn on and turn off the drivers under
             system control. Caution should be observed to change only the state of the EN pin when
             the bus is idle.
             The PCA9509A is similar to the PCA9509 but offers lower A port voltage range to 0.8 V to
             accommodate lower voltage processors and disables the current mirrors when disabled to
             reduce standby power.


NXP Semiconductors                                                                                                                 PCA9509A
                                                                                Low power level translating I2C-bus/SMBus repeater
                   1.1 Selection recommendations
                       The PCA9509A is recommended for all applications except in the following cases:
                         ‚Ä¢ PCA9509P should be used if an external A-port pull-up resistor is required to adjust
                            current for noise margin considerations or to reduce operating current consumption
                            even more.
                         ‚Ä¢ The PCA9509 should be used if instant on from disable is required with A Port voltage
                            greater than 1.0 V and larger standby current is not a concern.
                       Table 1.      Device selection recommendation
                        Concern                                       Recommended device
                                                                      PCA9509                                         PCA9509A     PCA9509P
                        A-port ‚Äî lowest voltage                       0.95 V with limitations                         0.80 V       0.80 V
                        A-port ‚Äî current    source[1]                 yes ‚Äî 1 mA                                      yes ‚Äî 270 ÔÅ≠A no ‚Äî external pull-up
                        operating current[2]                          < 6.1 mA                                        < 1.9 mA     < 0.95 mA
                        standby current EN = LOW                       < 2 mA                                         < 10 ÔÅ≠A max. < 10 ÔÅ≠A max.
                       [1]  The PCA9509 current mirrors do not shut down when the device is disabled allowing instant turn-on, but at
                            the cost of the higher standby current. The PCA9509A and PCA9509P current mirrors are turned off when
                            disabled for lowest standby power consumption, but sufficient delay (10 ÔÅ≠s) after enable is needed before
                            resuming operation.
                       [2]  Operating currents do not include the current consumed by the external pull-ups on B-port or the external
                            pull-ups on the A-port of the PCA9509P.
2. Features and benefits
                       ÔÅÆ   Bidirectional buffer isolates capacitance and allows 400 pF on port B of the device
                       ÔÅÆ   Voltage level translation from port A (0.8 V to 2.0 V) to port B (2.3 V to 5.5 V)
                       ÔÅÆ   Requires no external pull-up resistors on lower voltage port A
                       ÔÅÆ   Active HIGH repeater enable input disables current mirrors and current source to
                           reduce standby power
                       ÔÅÆ   Open-drain port B inputs/outputs
                       ÔÅÆ   Lock-up free operation
                       ÔÅÆ   Supports arbitration and clock stretching across the repeater
                       ÔÅÆ   Accommodates Standard-mode and Fast-mode I2C-bus devices and multiple masters
                       ÔÅÆ   Powered-off high-impedance I2C-bus pins
                       ÔÅÆ   Operating supply voltage range of 0.8 V to 2.0 V on port A, 2.3 V to 5.5 V on port B
                       ÔÅÆ   All pins are 5 V tolerant with respect to ground pin
                       ÔÅÆ   0 Hz to 400 kHz clock frequency
                           Remark: The maximum system operating frequency may be less than 400 kHz
                           because of the delays added by the repeater.
                       ÔÅÆ   ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per
                           JESD22-C101
                       ÔÅÆ   Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
                       ÔÅÆ   Packages offered: TSSOP8, XQFN8
PCA9509A                                   All information provided in this document is subject to legal disclaimers.                  ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                           Rev. 3 ‚Äî 17 May 2018                                                                                2 of 25


NXP Semiconductors                                                                                                                       PCA9509A
                                                                                   Low power level translating I2C-bus/SMBus repeater
3. Ordering information
Table 2.        Ordering information
 Type number          Topside      Package
                      mark         Name            Description                                                                                              Version
 PCA9509ADP           9509A        TSSOP8          plastic thin shrink small outline package; 8 leads; body width                                           SOT505-1
                                                   3 mm
 PCA9509AGM           9AX[1]       XQFN8           plastic, extremely thin quad flat package; no leads; 8 terminals;                                        SOT902-2
                                                   body 1.6 ÔÇ¥ 1.6 ÔÇ¥ 0.5 mm
[1]   ‚ÄòX‚Äô will change based on date code.
                       3.1 Ordering options
Table 3.        Ordering options
 Type number            Orderable             Package                    Packing method                                  Minimum          Temperature
                        part number                                                                                      order quantity
 PCA9509ADP             PCA9509ADP,118        TSSOP8                     Reel 13‚Äù Q1/T1                                  2500             Tamb = ÔÄ≠40 ÔÇ∞ to +85 ÔÇ∞C
                                                                         *standard mark SMD
 PCA9509AGM             PCA9509AGM,125        XQFN8                      Reel 7‚Äù Q3/T4                                   4000             Tamb = ÔÄ≠40 ÔÇ∞ to +85 ÔÇ∞C
                                                                         *standard mark
4. Functional diagram
                                                                                    VCC(A)                  VCC(B)
                                                        PCA9509A                VCC(A)
                                                                                         i
                                            A1                                                                                                      B1
                                                                                VCC(A)
                                                                                         i
                                            A2                                                                                                      B2
                                           EN
                                                                                                                                      002aaf969
                                                                                                            GND
                               Fig 1.   Functional diagram of PCA9509A
PCA9509A                                      All information provided in this document is subject to legal disclaimers.                        ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                              Rev. 3 ‚Äî 17 May 2018                                                                                      3 of 25


NXP Semiconductors                                                                                                                           PCA9509A
                                                                                   Low power level translating I2C-bus/SMBus repeater
5. Pinning information
                     5.1 Pinning
                                                                                                                                         PCA9509AGM
                                                                                                                      terminal 1
                                                                                                                      index area              VCC(B)
                                                                                                                            VCC(A)   1        8
                                                                                                                                                             7        B1
                                                                                                                               A1    2                       6        B2
                                  VCC(A)   1                                  8    VCC(B)
                                     A1    2                                  7    B1                                          A2    3        4              5        EN
                                                   PCA9509ADP
                                     A2    3                                  6    B2
                                    GND    4                                  5    EN                                                         GND                   002aaf972
                                                              002aaf970                                                              Transparent top view
                           Fig 2.    Pin configuration for TSSOP8                                             Fig 3.           Pin configuration for XQFN8
                     5.2 Pin description
                         Table 4.      Pin description
                         Symbol                Pin                        Description
                         VCC(A)                1                          port A power supply
                         A1[1]                 2                          port A (lower voltage side)
                         A2[1]                 3                          port A (lower voltage side)
                         GND                   4                          ground (0 V)
                         EN                    5                          enable input (active HIGH)
                         B2[1]                 6                          port B (SMBus/I2C-bus side)
                         B1[1]                 7                          port B (SMBus/I2C-bus side)
                         VCC(B)                8                          port B power supply
                         [1]   Port A and port B can be used for either SCL or SDA.
PCA9509A                                       All information provided in this document is subject to legal disclaimers.                              ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                              Rev. 3 ‚Äî 17 May 2018                                                                                            4 of 25


NXP Semiconductors                                                                                                  PCA9509A
                                                                              Low power level translating I2C-bus/SMBus repeater
6. Functional description
                       Refer to Figure 1 ‚ÄúFunctional diagram of PCA9509A‚Äù.
                       The PCA9509A enables I2C-bus or SMBus translation down to VCC(A) as low as 0.8 V
                       without degradation of system performance. The PCA9509A contains 2 bidirectional
                       open-drain buffers specifically designed to support up-translation/down-translation
                       between the low voltage and 3.3 V SMBus or 5 V I2C-bus. The port A and port B I/Os are
                       overvoltage tolerant to 5.5 V even when the device is unpowered. Due to the current
                       source on port A the voltage on the pins should not be above VCC(A) when the device is
                       powered.
                       The PCA9509A includes a power-up circuit that keeps the output drivers turned off until
                       VCC(B) is above 1.7 V and the VCC(A) is above 0.7 V. VCC(B) and VCC(A) can be applied in
                       any sequence at power-up. After power-up and with the EN pin HIGH, a LOW level on
                       port A (below approximately 0.15VCC(A)) turns on the corresponding port B driver (either
                       SDA or SCL) and drives port B down to about 0 V. When port A rises above approximately
                       0.15VCC(A), the port B pull-down driver is turned off and the external pull-up resistor pulls
                       the pin HIGH. When port B falls first and goes below 0.3VCC(B), the port A driver is turned
                       on and port A pulls down to 0.2VCC(A) (typical). The port B pull-down is not enabled unless
                       the port A voltage goes below VIL. If the port A low voltage goes below VIL, the port B
                       pull-down driver is enabled until port A rises above approximately 0.15VCC(A) (VIL), then
                       port B, if not externally driven LOW, will continue to rise being pulled up by the external
                       pull-up resistor.
                       Remark: Ground offset between the PCA9509A ground and the ground of devices on
                       port A of the PCA9509A must be avoided.
                       The reason for this cautionary remark is that a CMOS/NMOS open-drain capable of
                       sinking 3 mA of current at 0.4 V has an output resistance of 133 ÔÅó or less (R = E / I). Such
                       a driver shares enough current with the port A output pull-down of the PCA9509A to be
                       seen as a LOW as long as the ground offset is zero. If the ground offset is greater than
                       0 V, then the driver resistance must be less. Since VIL can be as low as 80 mV at cold
                       temperatures and the low end of the current distribution, the maximum ground offset
                       should not exceed 40 mV.
                       Bus repeaters that use an output offset are not interoperable with the port A of the
                       PCA9509A as their output LOW levels are not recognized by the PCA9509A as a LOW. If
                       the PCA9509A is placed in an application where the VIL of port A of the PCA9509A does
                       not go below its VIL, the port B does not go LOW.
                       Port B provides normal I2C-bus voltage levels and is interoperable with all I2C-bus slaves,
                       masters and repeaters.
                   6.1 Enable
                       The EN pin is active HIGH and allows the user to select when the repeater is active. This
                       can be used to isolate a badly behaved slave on power-up until after the system power-up
                       reset. It should never change state during an I2C-bus operation because disabling during
                       a bus operation hangs the bus and enabling part way through a bus cycle could confuse
                       the I2C-bus parts being enabled. The EN also puts the PCA9509A in a standby condition
                       to reduce power consumption.
PCA9509A                                 All information provided in this document is subject to legal disclaimers.  ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                         Rev. 3 ‚Äî 17 May 2018                                                                5 of 25


NXP Semiconductors                                                                                                  PCA9509A
                                                                              Low power level translating I2C-bus/SMBus repeater
                       The enable pin should only change state when the bus and the repeater port are in an idle
                       state to prevent system failures.
                       Because the enable pin (EN) can put the PCA9509A in Standby mode, and when in
                       standby the current sources and current mirrors are turned OFF to save power, the
                       recovery from the disabled/standby state is slow so that the current sources and current
                       mirrors can return to full current before the channels are enabled.
                       Remark: The system design should allow sufficient time after STOP before disabling the
                       PCA9509A so that both sides of the SDA and SCL channels are HIGH. It should also
                       allow sufficient time before the START such that the channel is disabled before the SDA
                       goes LOW. The PCA9509A should only be enabled during a bus idle state and there also
                       must be sufficient time allowed before the START such that the PCA9509A is fully active
                       before the falling edge of the SDA that defines a START.
                   6.2 I2C-bus systems
                       As with the standard I2C-bus system, pull-up resistors are required to provide the logic
                       HIGH levels on the buffered bus (standard open-collector configuration of the I2C-bus).
                       The size of these pull-up resistors depends on the system. Each of the port A I/Os has an
                       internal pull-up current source and does not require the external pull-up resistor. Port B is
                       designed to work with Standard-mode and Fast-mode I2C-bus devices in addition to
                       SMBus devices. Standard-mode I2C-bus devices only specify 3 mA output drive; this
                       limits the termination current to 3 mA in a generic I2C-bus system where Standard-mode
                       devices and multiple masters are possible. Under certain conditions higher termination
                       currents can be used.
                   6.3 Edge rate control
                       The PCA9509A includes circuitry that slows down the falling edge of both the A side and
                       B side open-drain output pull-downs. This slowdown reduces system noise and
                       undershoot when the signal reflects off of the end of the bus. The slew rate control circuit
                       limits the maximum slew rate, and is relatively insensitive to the load capacitance, the bus
                       high voltage and to the pull-up value. The rising edge slew rate on the A side is controlled
                       by the pull-up current source and the load capacitance. The rising edge slew rate on the
                       B side is controlled by RC time constant of the bus pull-up resistor and the bus
                       capacitance, which are system level considerations and not under the control of the
                       PCA9509A. The B side pull-up resistor should be chosen based on the total B side bus
                       capacitance to result in a reasonable rising edge transition time that is less than the
                       maximum allowed rise time, and slow enough not to make system level noise problems.
                   6.4 Bus pull-up resistor selection
                       The AC test load for the B side of the PCA9509A is 1.35 kÔÅó and 50 pF total capacitance.
                       This results in a rise time of approximately 60 ns. The 1.35 kÔÅó resistor is chosen to
                       provide a little less than 3 mA in a 3.3 V application so it is compatible with
                       Standard-mode I2C-bus devices as well as Fast-mode devices. The B side output
                       pull-down is a strong driver and is capable of sinking Fast-mode Plus (Fm+) currents,
                       however the pull-up must be sized for the weakest part in the system, so if Standard-mode
                       I2C-bus parts are present on the B side, the pull-up must be limited to less than 3 mA. If
                       only Fm+ parts are used on the B side, the maximum pull-up current may be up to 30 mA.
                       The pull-up resistor should always be sized to provide less than the rated pull-up current
                       for the weakest part on the bus under the maximum bus voltage expected in the system.
PCA9509A                                 All information provided in this document is subject to legal disclaimers.  ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                         Rev. 3 ‚Äî 17 May 2018                                                                6 of 25


NXP Semiconductors                                                                                                                 PCA9509A
                                                                         Low power level translating I2C-bus/SMBus repeater
                   When the bus capacitance is high, the current should be set near the maximum current
                   drive for the weakest part. However, if the bus capacitance is low a lower current/higher
                   resistor value should be used to keep the rise time from getting so fast that it causes
                   problems. The A side does not need a pull-up resistor. If one is added, care must be taken
                   to keep the LOW-level voltage at the A side input below 0.1VCC(A).
7. Application design-in information
                   A typical application is shown in Figure 4. In this example, the CPU is running on a 0.9 V
                   I2C-bus while the slave is connected to a 3.3 V bus. Both buses run at 400 kHz. Master
                   devices can be placed on either bus.
                                                                 0.9 V                                                 3.3 V
                                                                                                               10 kŒ©       10 kŒ©
                                                                                   VCC(A)            VCC(B)
                                                  SDA                           A1                            B1                SDA
                                                  SCL                           A2                            B2                SCL
                                                                   0.9 V              PCA9509A
                                          MASTER                                                                                  SLAVE
                                             CPU            10 kŒ©                                                                400 kHz
                                                                                EN
                                                                bus A                                                bus B
                                                                                                                                   002aaf973
                     Fig 4.   Typical application
                   When port B of the PCA9509A is pulled LOW by a driver on the I2C-bus, a CMOS
                   hysteresis input detects the falling edge when it goes below 0.3VCC(B) and causes the
                   internal driver on port A to turn on, causing port A to pull down to about 0.2VCC(A). When
                   port A of the PCA9509A falls, a comparator detects the falling edge when it falls below
                   0.15VCC(A) and causes the internal driver on port B to turn on and pull the port B pin down
                   to ground. In order to illustrate what would be seen in a typical application, refer to
                   Figure 5 and Figure 6. If the bus master in Figure 4 were to write to the slave through the
                   PCA9509A, waveforms shown in Figure 5 would be observed on the B bus. This looks
                   like a normal I2C-bus transmission.
                   On the A bus side of the PCA9509A, the clock and data lines are driven by the master and
                   swing nearly to ground. After the eighth clock pulse, the slave replies with an ACK that
                   causes a LOW on the A side equal to the VOL of the PCA9509A, which the master
                   recognizes as a LOW. It is important to note that any arbitration or clock stretching events
                   require that the LOW level on the A bus side at the input of the PCA9509A (VIL) is below
                   0.1VCC(A) to be recognized by the PCA9509A and then transmitted to the B bus side.
PCA9509A                            All information provided in this document is subject to legal disclaimers.                           ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                    Rev. 3 ‚Äî 17 May 2018                                                                                         7 of 25


NXP Semiconductors                                                                                                     PCA9509A
                                                                             Low power level translating I2C-bus/SMBus repeater
                                                            WKFORFNSXOVH
                                               DFNQRZOHGJHIURPVODYHRQ%VLGH
                       6&/
                       6'$
                                                                                                                                               DDD
                      Fig 5.    Bus B SMBus/I2C-bus waveform
                                                            WKFORFNSXOVH
                                               DFNQRZOHGJHIURPVODYHRQ%VLGH
                       6&/
                       6'$
                                                                                                                     92/RI3&$$
                                                                           92/RIPDVWHU
                                                                                                                                              DDD
                      Fig 6.    Bus A lower voltage waveform
8. Limiting values
                   Table 5.       Limiting values
                   In accordance with the Absolute Maximum Rating System (IEC 60134).
                    Symbol       Parameter                                                Conditions                   Min          Max               Unit
                    VCC(B)       supply voltage port B                                                                 ÔÄ≠0.5         +6.0              V
                    VCC(A)       supply voltage port A                                                                 ÔÄ≠0.5         +6.0              V
                    VI/O         voltage on an input/output pin                           port A                   [1] ÔÄ≠0.5         +6.0              V
                                                                                          port B; enable pin (EN)  [1] ÔÄ≠0.5         +6.0              V
                    II/O         input/output current                                                                  -            ÔÇ±20               mA
                    IOL          LOW-level output current                                 A-side I/O active LOW        -            20                mA
                                                                                          B-side I/O active LOW        -            40                mA
                    II           input current                                                                         -            ÔÇ±20               mA
                    Ptot         total power dissipation                                                               -            100               mW
                    Tstg         storage temperature                                                                   ÔÄ≠65          +150              ÔÇ∞C
                    Tamb         ambient temperature                                      operating in free air        ÔÄ≠40          +85               ÔÇ∞C
                    Tj           junction temperature                                                                  -            +125              ÔÇ∞C
                    Tsp          solder point temperature                                 10 s max.                    -            300               ÔÇ∞C
                   [1]   With I/O pins OFF. If active, see IOL.
PCA9509A                                All information provided in this document is subject to legal disclaimers.           ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                        Rev. 3 ‚Äî 17 May 2018                                                                         8 of 25


NXP Semiconductors                                                                                                                          PCA9509A
                                                                                       Low power level translating I2C-bus/SMBus repeater
9. Static characteristics
Table 6.       Static characteristics
GND = 0 V; Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C; unless otherwise specified.
 Symbol       Parameter                                    Conditions                                                        Min       Typ[1]       Max                     Unit
 Supplies
 VCC(B)       supply voltage port B                        see Table note [2]                                                2.3[2]    -            5.5                     V
 VCC(A)       supply voltage port A                        see Table note [2]                                                0.8[3]    -            2.0[2]                  V
 ICC(A)       supply current port A                        all port A static HIGH or LOW                                     2         5            16                      ÔÅ≠A
 ICC(B)       supply current port B                        all port B static HIGH                                            200       500          850                     ÔÅ≠A
                                                           all port B static LOW                                             0.4       1.1          1.9                     mA
 ICC(B)stb    standby port B supply current                EN = LOW;                                                         0.5       1.5          10                      ÔÅ≠A
                                                           all port B static HIGH or LOW
 Input and output of port A (A1 to A2)
 VIH          HIGH-level input voltage                     port A                                                            0.2VCC(A) -            VCC(A)                  V
 VIL          LOW-level input voltage                                                                                        ÔÄ≠0.5      -            +0.1VCC(A) V
 VIK          input clamping voltage                       IL = ÔÄ≠18 mA                                                       ÔÄ≠1.5      -            ÔÄ≠0.5                    V
 ILI          input leakage current                        VI = VCC(A) + 0.1 V;                                              ÔÄ≠10       -            +10                     ÔÅ≠A
                                                           EN = HIGH; B1 = HIGH
                                                           EN = GND                                                          ÔÄ≠1        -            +1                      ÔÅ≠A
 IIL          LOW-level input current                      VI = 30 mV                                                  [4]   ÔÄ≠450      ÔÄ≠270         ÔÄ≠100                    ÔÅ≠A
 VOL          LOW-level output voltage                     VCC(A) = 0.8 V to                                           [5]   -         0.2VCC(A)    0.25VCC(A) V
                                                           (VCC(B) ÔÄ≠ 1 V); Iload = 100 ÔÅ≠A                              [6]
 VOLÔÄ≠VIL      difference between LOW-level                                                                             [7]   -         0.05VCC(A) -                         mV
              output and LOW-level input
              voltage
 Cio          input/output capacitance                     disabled                                                          -         7            -                       pF
 Input and output of port B (B1 to B2)
 VIH          HIGH-level input voltage                     port B                                                            0.7VCC(B) -            VCC(B)                  V
 VIL          LOW-level input voltage                      port B                                                            ÔÄ≠0.5      -            +0.3VCC(B) V
 VIK          input clamping voltage                       IL = ÔÄ≠18 mA                                                       ÔÄ≠1.5      -            ÔÄ≠0.5                    V
 ILI          input leakage current                        VI = 5.5 V with An input HIGH                                     ÔÄ≠1.0      -            +1.0                    ÔÅ≠A
 IIL          LOW-level input current                      VI = 200 mV; VCC(B) = 5.5 V;                                      ÔÄ≠10       -            +10                     ÔÅ≠A
                                                           VCC(A) = 1.5 V; port A = open
 VOL          LOW-level output voltage                     IOL = 6 mA                                                        -         0.1          0.2                     V
                                                           IOL = 30 mA at VCC(B) = 3.0 V                                     -         0.2          0.5                     V
 Cio          input/output capacitance                     disabled                                                          -         3            5                       pF
 Enable
 VIL          LOW-level input voltage                                                                                        ÔÄ≠0.5      -            +0.2VCC(A) V
 VIH          HIGH-level input voltage                                                                                       0.8VCC(A) -            VCC(B)                  V
 IIL(EN)      LOW-level input current on                   VI = 0.2 V; VCC(B) = 5.5 V;                                       ÔÄ≠10       -            +1                      ÔÅ≠A
              pin EN                                       VCC(A) = 1.5 V
 ILI          input leakage current                        VI = VCC(A)                                                       ÔÄ≠1        -            +1                      ÔÅ≠A
 Ci           input capacitance                            VI = 3.0 V                                                        -         2            3                       pF
[1]   Typical values with VCC(A) = 1.1 V, VCC(B) = 3.3 V.
PCA9509A                                          All information provided in this document is subject to legal disclaimers.                     ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                                  Rev. 3 ‚Äî 17 May 2018                                                                                   9 of 25


NXP Semiconductors                                                                                                                     PCA9509A
                                                                                       Low power level translating I2C-bus/SMBus repeater
[2]   VCC(A) must be ÔÇ£ VCC(B) ÔÄ≠ 1 V, that is, VCC(A) = 1.8 V and VCC(B) = 2.5 V is not a valid combination.
[3]   Care must be taken to minimize the resistance in series with the ground pin of the PCA9509A to the ground reference point of the VCC(A)
      supply because there is only 80 mV margin between the power good threshold and the 0.8 V minimum supply voltage at cold
      temperature (ÔÄ≠40 ÔÇ∞C). Because the B-side IOL of up to 30 mA flows through the resistance causing a voltage drop that effectively
      reduces the VCC(A) to chip ground voltage and when VCC(A) is less than the power good voltage ~0.72 V, the PCA9509A is disabled. For
      example, if the resistance is 1.4 ÔÅó, then 1.4 ÔÅó ÔÇ¥ 60 mA = 84 mV and 0.8 V ÔÄ≠ 0.084 V = 0.716 V, which is less than the power good
      threshold, so the PCA9509A disables when both outputs drive LOW.
[4]   The port A current source has a typical value of about 270 ÔÅ≠A, but varies with both VCC(A) and VCC(B).
[5]   As long as the chip ground is common with the input ground reference the driver resistance may be as large as 120 ÔÅó. However, ground
      offset rapidly decreases the maximum allowed driver resistance.
[6]   Current load is a requirement for ATE testing, not part operation.
[7]   Guaranteed by design.
10. Dynamic characteristics
Table 7.       Dynamic characteristics
VCC(A) = 0.8 V to 2.0 V; VCC(B) = 2.3 V to 5.5 V; GND = 0 V; Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C; unless otherwise specified.[1][2]
 Symbol        Parameter                                        Conditions                                                       Min   Typ[3]     Max             Unit
 tPLH          LOW to HIGH propagation delay                    port B to port A                                             [1] 76    146        451             ns
 tPHL          HIGH to LOW propagation delay                    port B to port A                                             [1] 106   162        259             ns
 SRr           rising slew rate                                 port A; 0.3VCC(A) to 0.7VCC(A)                               [1] 0.001 0.005      0.009           V/ns
 SRf           falling slew rate                                port A; 0.7VCC(A) to 0.3VCC(A)                               [1] 0.007 0.015      0.03            V/ns
 tPLH          LOW to HIGH propagation delay                    port A to port B                                             [1] ÔÄ≠79   ÔÄ≠144       ÔÄ≠269            ns
 tPLH2         LOW to HIGH propagation delay 2                  port A to port B;                                            [1] 54    147        356             ns
                                                                measured from 0.15VCC(A) on port A
                                                                to 0.5VCC(B) on port B
 tPHL          HIGH to LOW propagation delay                    port A to port B                                             [1] 56    96         494             ns
 SRf           falling slew rate                                port B; 0.7VCC(B) to 0.3VCC(B)                               [1] 0.02  0.05       0.11            V/ns
 ten           enable time                                      EN HIGH to enabled                                           [4] 10    -          -               ÔÅ≠s
 tdis          disable time                                     EN LOW to disabled                                           [4] 300   -          -               ns
[1]   Load capacitance = 50 pF; load resistance on port B = 1.35 kÔÅó. Port A = no pull-up, and an input falling slew rate of 0.05 V/ns.
[2]   VCC(A) + 1.0 V ÔÇ£ VCC(B).
[3]   Typical values were measured with VCC(A) = 1.1 V; VCC(B) = 3.3 V at Tamb = 25 ÔÇ∞C, unless otherwise noted.
[4]   Enable pin (EN) should only change state when the bus and the repeater port are in an idle state, that is, the ten should be considered
      the set-up time before START and tdis should be considered the hold time after STOP.
PCA9509A                                          All information provided in this document is subject to legal disclaimers.              ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                                  Rev. 3 ‚Äî 17 May 2018                                                                          10 of 25


NXP Semiconductors                                                                                                                         PCA9509A
                                                                                         Low power level translating I2C-bus/SMBus repeater
                    10.1 AC waveforms
                                                               VCC(B)                                                                                      VCC(A)
          input       0.5VCC(B)           0.5VCC(B)                                                   input               0.5VCC(A)      0.5VCC(A)
                                                               0.1 V
                     tPHL                 tPLH                                                                           tPHL            tPLH
                                                                    VCC(A)                                                                                     VCC(B)
                   70 %                             70 %                                                              70 %
         output            0.5VCC(A) 0.5VCC(A)                                                      output                     0.5VCC(B)      0.5VCC(B)
                            30 %        30 %                                                                                    30 %
                                                                    VOL
                             SRf                     SRr                                                                         SRf
                                                             002aag139                                                                                  002aag140
  Fig 7.      Propagation delay times and slew rate;                                       Fig 8.            Propagation delay times and slew rate;
              port B to port A                                                                               port A to port B
                                                                         tPLH
                                                                                      0.5VCC(A)
                                              input
                                             port A
                                                             0.15VCC(A)
                                             output                     0.5VCC(B)
                                             port B
                                                            tPLH2
                                                                                                                       002aaf976
  Fig 9.      Propagation delay from the port A external driver switching off to port B LOW-to-HIGH transition;
              port A to port B
PCA9509A                                            All information provided in this document is subject to legal disclaimers.                  ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                                    Rev. 3 ‚Äî 17 May 2018                                                                              11 of 25


NXP Semiconductors                                                                                                                      PCA9509A
                                                                                     Low power level translating I2C-bus/SMBus repeater
                     10.2 Performance curves
                                                  002aag143                                                                                    002aag144
          180                                                                                    160
     time                                                                                   time
     (ns)                                                                                   (ns)
          170                                                                                    140
                                                                                                                   tPLH2
                                    tPHL
          160                                                                                    120
          150                                                                                    100
                                    tPLH                                                                              tPHL
          140                                                                                      80
             ‚àí50   ‚àí25     0     25      50  75    100        125                                      ‚àí50        ‚àí25      0 25    50    75    100       125
                                                Tamb (¬∞C)                                                                                    Tamb (¬∞C)
              VCC(A) = 1.1 V; VCC(B) = 3.3 V                                                             VCC(A) = 1.1 V; VCC(B) = 3.3 V
  Fig 10. Typical port B to port A propagation delay                                   Fig 11. Typical port A to port B port propagation delay
              versus ambient temperature                                                                 versus ambient temperature
                                                  002aag145                                                                                    002aag146
        ‚àí130                                                                                    0.06
     tPLH                                                                                                    (1)
                                                                                               SR
     (ns)
                                                                                              (V/ns)
        ‚àí140
                                                                                                0.04
        ‚àí150
                                                                                                             (2)
                                                                                                0.02
                                                                                                             (3)
        ‚àí160
                                                                                                             (4)
        ‚àí170                                                                                          0
             ‚àí50   ‚àí25     0     25      50  75    100        125                                      ‚àí50        ‚àí25      0 25    50    75    100       125
                                                Tamb (¬∞C)                                                                                    Tamb (¬∞C)
              VCC(A) = 1.1 V; VCC(B) = 3.3 V                                                             VCC(A) = 1.1 V; VCC(B) = 3.3 V
                                                                                                (1) Slew rate of falling signal, port B
                                                                                                (2) Slew rate of rising signal, port B
                                                                                                (3) Slew rate of falling signal, port A
                                                                                                (4) Slew rate of rising signal, port A
  Fig 12. Typical port A to port B LOW to HIGH                                         Fig 13. Typical slew rate versus ambient temperature
              propagation delay versus ambient temperature
PCA9509A                                        All information provided in this document is subject to legal disclaimers.                  ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                                Rev. 3 ‚Äî 17 May 2018                                                                              12 of 25


NXP Semiconductors                                                                                                                       PCA9509A
                                                                                    Low power level translating I2C-bus/SMBus repeater
                                                 002aag147                                                                                       002aag148
          180                                                                                   150
    time                                                                                  time                       tPLH2
     (ns)                                                                                 (ns)
                            tPHL
          160                                                                                   130
                            tPLH
          140                                                                                    110
                                                                                                                            tPHL
          120                                                                                     90
             0.8   0.9   1.0     1.1   1.2 1.3     1.4       1.5                                      0.8         0.9     1.0    1.1 1.2  1.3     1.4      1.5
                                                    VCC(A) (V)                                                                                    VCC(A) (V)
              Tamb = 27 ÔÇ∞C; VCC(B) = 3.3 V                                                              Tamb = 27 ÔÇ∞C; VCC(B) = 3.3 V
  Fig 14. Typical port B to port A propagation delay                                  Fig 15. Typical port A to port B propagation delay
              versus port A supply voltage                                                              versus port A supply voltage
                                                 002aag149                                                                                       002aag150
        ‚àí120                                                                                   0.06
                                                                                                            (1)
    tPLH                                                                                   SR
     (ns)                                                                               (V/ns)
        ‚àí140                                                                                   0.04
                                                                                                            (2)
        ‚àí160                                                                                   0.02
                                                                                                            (3)
                                                                                                            (4)
        ‚àí180                                                                                         0
             0.8   0.9   1.0     1.1   1.2 1.3     1.4       1.5                                      0.8         0.9     1.0    1.1 1.2  1.3     1.4      1.5
                                                    VCC(A) (V)                                                                                    VCC(A) (V)
              Tamb = 27 ÔÇ∞C; VCC(B) = 3.3 V                                                              Tamb = 27 ÔÇ∞C; VCC(B) = 3.3 V
                                                                                               (1) Slew rate of falling signal, port B
                                                                                               (2) Slew rate of rising signal, port B
                                                                                               (3) Slew rate of falling signal, port A
                                                                                               (4) Slew rate of rising signal, port A
  Fig 16. Typical port A to port B LOW to HIGH                                        Fig 17. Typical slew rate versus port A supply voltage
              propagation delay versus port A supply
              voltage
PCA9509A                                       All information provided in this document is subject to legal disclaimers.                     ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                               Rev. 3 ‚Äî 17 May 2018                                                                                 13 of 25


NXP Semiconductors                                                                                                                     PCA9509A
                                                                                    Low power level translating I2C-bus/SMBus repeater
                                                 002aag151                                                                                    002aag152
          180                                                                                   150
                                                                                                                          tPLH2
    time                                                                                  time
     (ns)                                                                                 (ns)
                                   tPHL
          160                                                                                   130
                                   tPLH
          140                                                                                    110
                                                                                                                          tPHL
          120                                                                                     90
             1.7    2.3        3.3         4.5               5.5                                      1.7          2.3         3.3      4.5             5.5
                                               VCC(B) (V)                                                                                   VCC(B) (V)
              Tamb = 27 ÔÇ∞C; VCC(A) = 1.1 V                                                              Tamb = 27 ÔÇ∞C; VCC(A) = 1.1 V
  Fig 18. Typical port B to port A propagation delay                                  Fig 19. Typical port A to port B propagation delay
              versus port B supply voltage                                                              versus port B supply voltage
                                                 002aag153                                                                                    002aag154
        ‚àí120                                                                                   0.08
    tPLH                                                                                   SR
     (ns)                                                                               (V/ns)
                                                                                                                                   (1)
                                                                                               0.06
        ‚àí140
                                                                                               0.04
                                                                                                                                   (2)
        ‚àí160
                                                                                               0.02                                (3)
                                                                                                                                   (4)
        ‚àí180                                                                                         0
             1.7    2.3        3.3         4.5               5.5                                      1.7          2.3         3.3      4.5             5.5
                                               VCC(B) (V)                                                                                   VCC(B) (V)
              Tamb = 27 ÔÇ∞C; VCC(A) = 1.1 V                                                              Tamb = 27 ÔÇ∞C; VCC(A) = 1.1 V
                                                                                               (1) Slew rate of falling signal, port B
                                                                                               (2) Slew rate of rising signal, port B
                                                                                               (3) Slew rate of falling signal, port A
                                                                                               (4) Slew rate of rising signal, port A
  Fig 20. Typical port A to port B LOW to HIGH                                        Fig 21. Typical slew rate versus port B supply voltage
              propagation delay versus port B supply
              voltage
PCA9509A                                       All information provided in this document is subject to legal disclaimers.                  ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                               Rev. 3 ‚Äî 17 May 2018                                                                              14 of 25


NXP Semiconductors                                                                                                             PCA9509A
                                                                        Low power level translating I2C-bus/SMBus repeater
11. Test information
                                                                                                                                  VCC(B)
                                                                                                              VCC(A)  VCC(B)
                                                                                                                                     RL
                                                                                                      VI                     VO
                                            PULSE                       OPEN-DRAIN
                                                                                                               A   DUT   B
                                       GENERATOR                           BUFFER
                                                                    RT                                                                CL
                                                                                                                              002aag141
                           RL = load resistor; 1.35 kÔÅó on port B
                           CL = load capacitance includes jig and probe capacitance; 50 pF
                           RT = termination resistance should be equal to Zo of pulse generators
                   Fig 22. Test circuit for open-drain outputs A to B
                                                                                                VCC(B)
                                                                                                              VCC(B)  VCC(A)
                                                                                                     RL
                                                                                                        VI                   VO
                                            PULSE                       OPEN-DRAIN
                                                                                                               B   DUT   A
                                        GENERATOR                         BUFFER
                                                                    RT                                                                CL
                                                                                                                              002aag142
                           RL = load resistor; 1.35 kÔÅó on port B
                           CL = load capacitance includes jig and probe capacitance; 50 pF
                           RT = termination resistance should be equal to Zo of pulse generators
                   Fig 23. Test circuit for open-drain outputs B to A
PCA9509A                           All information provided in this document is subject to legal disclaimers.                        ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                   Rev. 3 ‚Äî 17 May 2018                                                                                    15 of 25


NXP Semiconductors                                                                                                                                         PCA9509A
                                                                                                Low power level translating I2C-bus/SMBus repeater
12. Package outline
   76623SODVWLFWKLQVKULQNVPDOORXWOLQHSDFNDJHOHDGVERG\ZLGWKPP                                                                                              627
                                               '                                                                            (                  $
                                                                                                                                                        ;
                                                                                          F
                                     \                                                                                     +(                            Y 0 $
                                          =
                                                        
                                                                                               $                                                $      $
                                                                                                   $
                                      SLQLQGH[
                                                                                                                                                        »ô
                                                                                                                                          /S
                                                                                                                                       /
                                                        
                                                                                                                                GHWDLO;
                                         H                         Z 0
                                                      ES
                                                                                                                      PP
                                                                                            VFDOH
      ',0(16,216 PPDUHWKHRULJLQDOGLPHQVLRQV 
                   $                                                  '
        81,7              $     $       $    ES      F                   (          H       +(          /         /S       Y    Z      \      =       »ô
                 PD[
                                                                                                                                ¬É
         PP                                                                                                                
                                                                                                                                ¬É
      1RWHV
      3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
      3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
             287/,1(                                                 5()(5(1&(6                                                             (8523($1
                                                                                                                                                                    ,668('$7(
             9(56,21                 ,(&                -('(&                         -(,7$                                            352-(&7,21
                                                                                                                                                                      
            627                                            
                                                                                                                                                                      
Fig 24. Package outline SOT505-1 (TSSOP8)
PCA9509A                                                   All information provided in this document is subject to legal disclaimers.                            ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                                           Rev. 3 ‚Äî 17 May 2018                                                                                        16 of 25


NXP Semiconductors                                                                                                                                   PCA9509A
                                                                                             Low power level translating I2C-bus/SMBus repeater
  ;4)1SODVWLFH[WUHPHO\WKLQTXDGIODWSDFNDJHQROHDGV
  WHUPLQDOVERG\[[PP                                                                                                                                627
                                   ;
                                                       '                             %       $
                            WHUPLQDO
                            LQGH[DUHD
                                                                                            (                      $
                                                                                                                          $
                                                                                                                                   GHWDLO;
                                                    H
                                                                                                                                                  &
                                                                         Y      & $ %
                                                   E
                                                                         Z      &                                            \ &                    \
                                                       
                                                                              
                                                                                            H
                                                                              
                                                                              
                            WHUPLQDO                 
                            LQGH[DUHD         /                      PHWDODUHD
                                                                      QRWIRUVROGHULQJ
                                            /
                                                                                                                      PP
     'LPHQVLRQV                                                                            VFDOH
         8QLW       $      $     E        '    (    H         H       /        /         Y       Z         \        \
             PD[                                     
      PP     QRP                                                       
              PLQ                                       
     1RWH
     3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG                                                                                 VRWBSR
           2XWOLQH                                                5HIHUHQFHV                                                              (XURSHDQ
                                                                                                                                                              ,VVXHGDWH
           YHUVLRQ                  ,(&               -('(&                          -(,7$                                                SURMHFWLRQ
                                                                                                                                                               
         627                                02                           
                                                                                                                                                               
Fig 25. Package outline SOT902-2 (XQFN8)
PCA9509A                                                All information provided in this document is subject to legal disclaimers.                     ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                                        Rev. 3 ‚Äî 17 May 2018                                                                                 17 of 25


NXP Semiconductors                                                                                                PCA9509A
                                                                            Low power level translating I2C-bus/SMBus repeater
13. Soldering of SMD packages
                     This text provides a very brief insight into a complex technology. A more in-depth account
                     of soldering ICs can be found in Application Note AN10365 ‚ÄúSurface mount reflow
                     soldering description‚Äù.
                13.1 Introduction to soldering
                     Soldering is one of the most common methods through which packages are attached to
                     Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both
                     the mechanical and the electrical connection. There is no single soldering method that is
                     ideal for all IC packages. Wave soldering is often preferred when through-hole and
                     Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not
                     suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high
                     densities that come with increased miniaturization.
                13.2 Wave and reflow soldering
                     Wave soldering is a joining technology in which the joints are made by solder coming from
                     a standing wave of liquid solder. The wave soldering process is suitable for the following:
                       ‚Ä¢ Through-hole components
                       ‚Ä¢ Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
                     Not all SMDs can be wave soldered. Packages with solder balls, and some leadless
                     packages which have solder lands underneath the body, cannot be wave soldered. Also,
                     leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered,
                     due to an increased probability of bridging.
                     The reflow soldering process involves applying solder paste to a board, followed by
                     component placement and exposure to a temperature profile. Leaded packages,
                     packages with solder balls, and leadless packages are all reflow solderable.
                     Key characteristics in both wave and reflow soldering are:
                       ‚Ä¢ Board specifications, including the board finish, solder masks and vias
                       ‚Ä¢ Package footprints, including solder thieves and orientation
                       ‚Ä¢ The moisture sensitivity level of the packages
                       ‚Ä¢ Package placement
                       ‚Ä¢ Inspection and repair
                       ‚Ä¢ Lead-free soldering versus SnPb soldering
                13.3 Wave soldering
                     Key characteristics in wave soldering are:
                       ‚Ä¢ Process issues, such as application of adhesive and flux, clinching of leads, board
                         transport, the solder wave parameters, and the time during which components are
                         exposed to the wave
                       ‚Ä¢ Solder bath specifications, including temperature and impurities
PCA9509A                               All information provided in this document is subject to legal disclaimers.  ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                       Rev. 3 ‚Äî 17 May 2018                                                              18 of 25


NXP Semiconductors                                                                                                        PCA9509A
                                                                           Low power level translating I2C-bus/SMBus repeater
                13.4 Reflow soldering
                     Key characteristics in reflow soldering are:
                       ‚Ä¢ Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
                          higher minimum peak temperatures (see Figure 26) than a SnPb process, thus
                          reducing the process window
                       ‚Ä¢ Solder paste printing issues including smearing, release, and adjusting the process
                          window for a mix of large and small components on one board
                       ‚Ä¢ Reflow temperature profile; this profile includes preheat, reflow (in which the board is
                          heated to the peak temperature) and cooling down. It is imperative that the peak
                          temperature is high enough for the solder to make reliable solder joints (a solder paste
                          characteristic). In addition, the peak temperature must be low enough that the
                          packages and/or boards are not damaged. The peak temperature of the package
                          depends on package thickness and volume and is classified in accordance with
                          Table 8 and 9
                     Table 8.    SnPb eutectic process (from J-STD-020D)
                      Package thickness (mm)                  Package reflow temperature (ÔÇ∞C)
                                                              Volume (mm3)
                                                              < 350                                                 ÔÇ≥ 350
                      < 2.5                                   235                                                   220
                      ÔÇ≥ 2.5                                   220                                                   220
                     Table 9.    Lead-free process (from J-STD-020D)
                      Package thickness (mm)                  Package reflow temperature (ÔÇ∞C)
                                                              Volume (mm3)
                                                              < 350                                       350 to 2000      > 2000
                      < 1.6                                   260                                         260              260
                      1.6 to 2.5                              260                                         250              245
                      > 2.5                                   250                                         245              245
                     Moisture sensitivity precautions, as indicated on the packing, must be respected at all
                     times.
                     Studies have shown that small packages reach higher temperatures during reflow
                     soldering, see Figure 26.
PCA9509A                              All information provided in this document is subject to legal disclaimers.             ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                      Rev. 3 ‚Äî 17 May 2018                                                                         19 of 25


NXP Semiconductors                                                                                                                    PCA9509A
                                                                            Low power level translating I2C-bus/SMBus repeater
                                                                   maximum peak temperature
                            temperature                                = MSL limit, damage level
                                                                    minimum peak temperature
                                                          = minimum soldering temperature
                                                                                                                                    peak
                                                                                                                                temperature
                                                                                                                                                      time
                                                                                                                                              001aac844
                              MSL: Moisture Sensitivity Level
                    Fig 26. Temperature profiles for large and small components
                   For further information on temperature profiles, refer to Application Note AN10365
                   ‚ÄúSurface mount reflow soldering description‚Äù.
14. Soldering: PCB footprints
                                                                                            
                                                                                            
                                                                                              
                                                                                                                        
                                                                                                                  
                                                           
                                                                                                         
                                                                                            
                             VROGHUODQGV                                  RFFXSLHGDUHD                          'LPHQVLRQVLQPP                      VRWBIU
                    Fig 27. PCB footprint for SOT505-1 (TSSOP8); reflow soldering
PCA9509A                               All information provided in this document is subject to legal disclaimers.                         ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                       Rev. 3 ‚Äî 17 May 2018                                                                                     20 of 25


NXP Semiconductors                                                                                                                              PCA9509A
                                                                                           Low power level translating I2C-bus/SMBus repeater
  )RRWSULQWLQIRUPDWLRQIRUUHIORZVROGHULQJRI;4)1SDFNDJH                                                                                                   627
                                                                                        +[
                                                                   '
                                                                                                            
                                                                 √Æ
                                                                                                                                          
                                                                                                                                    & √Æ
                                +\      $\     6/\                                                                            
                                                                                                                                    
                                                                                                                                          
                                                                                       6/[
                                                                                     
                        VROGHUODQG
                        VROGHUSDVWHGHSRVLW
                        VROGHUODQGSOXVVROGHUSDVWH
                        RFFXSLHGDUHD
     ',0(16,216LQPP
         $\     &      '      6/[      6/\      +[         +\
                                       
                  
     ,VVXHGDWH                                                                                                                                                VRWBIU
                  
  Fig 28. PCB footprint for SOT902-2 (XQFN8); reflow soldering
PCA9509A                                              All information provided in this document is subject to legal disclaimers.                 ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                                      Rev. 3 ‚Äî 17 May 2018                                                                             21 of 25


NXP Semiconductors                                                                                                       PCA9509A
                                                                                Low power level translating I2C-bus/SMBus repeater
15. Abbreviations
                         Table 10.   Abbreviations
                         Acronym                Description
                         ATE                    Automated Test Equipment
                         CDM                    Charged-Device Model
                         CMOS                   Complementary Metal-Oxide Semiconductor
                         CPU                    Central Processing Unit
                         ESD                    ElectroStatic Discharge
                         HBM                    Human Body Model
                         I/O                    Input/Output
                         I2C-bus                Inter-Integrated Circuit bus
                         NMOS                   Negative-channel Metal-Oxide Semiconductor
                         RC                     Resistor-Capacitor network
                         SMBus                  System Management Bus
16. Revision history
Table 11.    Revision history
 Document ID        Release date          Data sheet status                                           Change notice   Supersedes
 PCA9509A v.3       20180517              Product data sheet                                          201805026I      PCA9509A v.2
 Modifications:       ‚Ä¢  Table 6 ‚ÄúStatic characteristics‚Äù:
                         ‚Äì VCC(A) max increased from 1.5 V to 2.0 V
                         ‚Äì ICC(A) max increased from 12ÔÄ†ÔÅ≠A to 16 ÔÅ≠A
                      ‚Ä¢  Table 7 ‚ÄúDynamic characteristics‚Äù:
                         ‚Äì tPLH port B to port A max increased from 257 ns to 451 ns
                         ‚Äì tPLH port A to port B max increased from -228 ns to -269 ns
 PCA9509A v.2       20130717              Product data sheet                                          -               PCA9509A v.1
 Modifications:       ‚Ä¢  Added Section 3.1 ‚ÄúOrdering options‚Äù
                      ‚Ä¢  Section 7 ‚ÄúApplication design-in information‚Äù:
                         ‚Äì Third paragraph rewritten to describe timing events better
                         ‚Äì Figure 5 ‚ÄúBus B SMBus/I2C-bus waveform‚Äù modified: added phrase ‚Äúfrom slave on B side‚Äù
                         ‚Äì Figure 6 ‚ÄúBus A lower voltage waveform‚Äù modified: added phrase ‚Äúfrom slave on B side‚Äù and
                            adjusted SDA waveform
                      ‚Ä¢  Added Section 14 ‚ÄúSoldering: PCB footprints‚Äù
 PCA9509A v.1       20120229              Product data sheet                                          -               -
PCA9509A                                   All information provided in this document is subject to legal disclaimers.        ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                           Rev. 3 ‚Äî 17 May 2018                                                                    22 of 25


NXP Semiconductors                                                                                                                                          PCA9509A
                                                                                                        Low power level translating I2C-bus/SMBus repeater
17. Legal information
17.1 Data sheet status
 Document status[1][2]                   Product status[3]                    Definition
 Objective [short] data sheet            Development                          This document contains data from the objective specification for product development.
 Preliminary [short] data sheet          Qualification                        This document contains data from the preliminary specification.
 Product [short] data sheet              Production                           This document contains the product specification.
[1]    Please consult the most recently issued document before initiating or completing a design.
[2]    The term ‚Äòshort data sheet‚Äô is explained in section ‚ÄúDefinitions‚Äù.
[3]    The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
       information is available on the Internet at URL http://www.nxp.com.
17.2 Definitions                                                                                           Suitability for use ‚Äî NXP Semiconductors products are not designed,
                                                                                                           authorized or warranted to be suitable for use in life support, life-critical or
                                                                                                           safety-critical systems or equipment, nor in applications where failure or
Draft ‚Äî The document is a draft version only. The content is still under
                                                                                                           malfunction of an NXP Semiconductors product can reasonably be expected
internal review and subject to formal approval, which may result in
                                                                                                           to result in personal injury, death or severe property or environmental
modifications or additions. NXP Semiconductors does not give any
                                                                                                           damage. NXP Semiconductors and its suppliers accept no liability for
representations or warranties as to the accuracy or completeness of
                                                                                                           inclusion and/or use of NXP Semiconductors products in such equipment or
information included herein and shall have no liability for the consequences of
                                                                                                           applications and therefore such inclusion and/or use is at the customer‚Äôs own
use of such information.
                                                                                                           risk.
Short data sheet ‚Äî A short data sheet is an extract from a full data sheet
                                                                                                           Applications ‚Äî Applications that are described herein for any of these
with the same product type number(s) and title. A short data sheet is intended
                                                                                                           products are for illustrative purposes only. NXP Semiconductors makes no
for quick reference only and should not be relied upon to contain detailed and
                                                                                                           representation or warranty that such applications will be suitable for the
full information. For detailed and full information see the relevant full data
                                                                                                           specified use without further testing or modification.
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the                            Customers are responsible for the design and operation of their applications
full data sheet shall prevail.                                                                             and products using NXP Semiconductors products, and NXP Semiconductors
                                                                                                           accepts no liability for any assistance with applications or customer product
Product specification ‚Äî The information and data provided in a Product                                     design. It is customer‚Äôs sole responsibility to determine whether the NXP
data sheet shall define the specification of the product as agreed between                                 Semiconductors product is suitable and fit for the customer‚Äôs applications and
NXP Semiconductors and its customer, unless NXP Semiconductors and                                         products planned, as well as for the planned application and use of
customer have explicitly agreed otherwise in writing. In no event however,                                 customer‚Äôs third party customer(s). Customers should provide appropriate
shall an agreement be valid in which the NXP Semiconductors product is                                     design and operating safeguards to minimize the risks associated with their
deemed to offer functions and qualities beyond those described in the                                      applications and products.
Product data sheet.
                                                                                                           NXP Semiconductors does not accept any liability related to any default,
                                                                                                           damage, costs or problem which is based on any weakness or default in the
17.3 Disclaimers                                                                                           customer‚Äôs applications or products, or the application or use by customer‚Äôs
                                                                                                           third party customer(s). Customer is responsible for doing all necessary
                                                                                                           testing for the customer‚Äôs applications and products using NXP
Limited warranty and liability ‚Äî Information in this document is believed to
                                                                                                           Semiconductors products in order to avoid a default of the applications and
be accurate and reliable. However, NXP Semiconductors does not give any
                                                                                                           the products or of the application or use by customer‚Äôs third party
representations or warranties, expressed or implied, as to the accuracy or
                                                                                                           customer(s). NXP does not accept any liability in this respect.
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no                                       Limiting values ‚Äî Stress above one or more limiting values (as defined in
responsibility for the content in this document if provided by an information                              the Absolute Maximum Ratings System of IEC 60134) will cause permanent
source outside of NXP Semiconductors.                                                                      damage to the device. Limiting values are stress ratings only and (proper)
                                                                                                           operation of the device at these or any other conditions above those given in
In no event shall NXP Semiconductors be liable for any indirect, incidental,
                                                                                                           the Recommended operating conditions section (if present) or the
punitive, special or consequential damages (including - without limitation - lost
                                                                                                           Characteristics sections of this document is not warranted. Constant or
profits, lost savings, business interruption, costs related to the removal or
                                                                                                           repeated exposure to limiting values will permanently and irreversibly affect
replacement of any products or rework charges) whether or not such
                                                                                                           the quality and reliability of the device.
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.                                                                        Terms and conditions of commercial sale ‚Äî NXP Semiconductors
Notwithstanding any damages that customer might incur for any reason                                       products are sold subject to the general terms and conditions of commercial
whatsoever, NXP Semiconductors‚Äô aggregate and cumulative liability towards                                 sale, as published at http://www.nxp.com/profile/terms, unless otherwise
customer for the products described herein shall be limited in accordance                                  agreed in a valid written individual agreement. In case an individual
with the Terms and conditions of commercial sale of NXP Semiconductors.                                    agreement is concluded only the terms and conditions of the respective
                                                                                                           agreement shall apply. NXP Semiconductors hereby expressly objects to
Right to make changes ‚Äî NXP Semiconductors reserves the right to make                                      applying the customer‚Äôs general terms and conditions with regard to the
changes to information published in this document, including without                                       purchase of NXP Semiconductors products by customer.
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior                               No offer to sell or license ‚Äî Nothing in this document may be interpreted or
to the publication hereof.                                                                                 construed as an offer to sell products that is open for acceptance or the grant,
                                                                                                           conveyance or implication of any license under any copyrights, patents or
                                                                                                           other industrial or intellectual property rights.
PCA9509A                                                           All information provided in this document is subject to legal disclaimers.                    ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                                                   Rev. 3 ‚Äî 17 May 2018                                                                                23 of 25


NXP Semiconductors                                                                                                                                PCA9509A
                                                                                                Low power level translating I2C-bus/SMBus repeater
Export control ‚Äî This document as well as the item(s) described herein                             own risk, and (c) customer fully indemnifies NXP Semiconductors for any
may be subject to export control regulations. Export might require a prior                         liability, damages or failed product claims resulting from customer design and
authorization from competent authorities.                                                          use of the product for automotive applications beyond NXP Semiconductors‚Äô
                                                                                                   standard warranty and NXP Semiconductors‚Äô product specifications.
Non-automotive qualified products ‚Äî Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,                      Translations ‚Äî A non-English (translated) version of a document is for
the product is not suitable for automotive use. It is neither qualified nor tested                 reference only. The English version shall prevail in case of any discrepancy
in accordance with automotive testing or application requirements. NXP                             between the translated and English versions.
Semiconductors accepts no liability for inclusion and/or use of
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in                               17.4 Trademarks
automotive applications to automotive specifications and standards, customer
                                                                                                   Notice: All referenced brands, product names, service names and trademarks
(a) shall use the product without NXP Semiconductors‚Äô warranty of the
                                                                                                   are the property of their respective owners.
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond                              I2C-bus ‚Äî logo is a trademark of NXP B.V.
NXP Semiconductors‚Äô specifications such use shall be solely at customer‚Äôs
18. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
PCA9509A                                                   All information provided in this document is subject to legal disclaimers.                    ¬© NXP B.V. 2018. All rights reserved.
Product data sheet                                                           Rev. 3 ‚Äî 17 May 2018                                                                                24 of 25


NXP Semiconductors                                                                                                                   PCA9509A
                                                                               Low power level translating I2C-bus/SMBus repeater
19. Contents
1    General description . . . . . . . . . . . . . . . . . . . . . . 1
1.1    Selection recommendations . . . . . . . . . . . . . . . 2
2    Features and benefits . . . . . . . . . . . . . . . . . . . . 2
3    Ordering information . . . . . . . . . . . . . . . . . . . . . 3
3.1    Ordering options . . . . . . . . . . . . . . . . . . . . . . . . 3
4    Functional diagram . . . . . . . . . . . . . . . . . . . . . . 3
5    Pinning information . . . . . . . . . . . . . . . . . . . . . . 4
5.1    Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
5.2    Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4
6    Functional description . . . . . . . . . . . . . . . . . . . 5
6.1    Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
6.2    I2C-bus systems . . . . . . . . . . . . . . . . . . . . . . . . 6
6.3    Edge rate control . . . . . . . . . . . . . . . . . . . . . . . 6
6.4    Bus pull-up resistor selection . . . . . . . . . . . . . . 6
7    Application design-in information . . . . . . . . . . 7
8    Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 8
9    Static characteristics. . . . . . . . . . . . . . . . . . . . . 9
10   Dynamic characteristics . . . . . . . . . . . . . . . . . 10
10.1   AC waveforms . . . . . . . . . . . . . . . . . . . . . . . . 11
10.2   Performance curves . . . . . . . . . . . . . . . . . . . . 12
11   Test information . . . . . . . . . . . . . . . . . . . . . . . . 15
12   Package outline . . . . . . . . . . . . . . . . . . . . . . . . 16
13   Soldering of SMD packages . . . . . . . . . . . . . . 18
13.1   Introduction to soldering . . . . . . . . . . . . . . . . . 18
13.2   Wave and reflow soldering . . . . . . . . . . . . . . . 18
13.3   Wave soldering . . . . . . . . . . . . . . . . . . . . . . . . 18
13.4   Reflow soldering . . . . . . . . . . . . . . . . . . . . . . . 19
14   Soldering: PCB footprints. . . . . . . . . . . . . . . . 20
15   Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 22
16   Revision history . . . . . . . . . . . . . . . . . . . . . . . . 22
17   Legal information. . . . . . . . . . . . . . . . . . . . . . . 23
17.1   Data sheet status . . . . . . . . . . . . . . . . . . . . . . 23
17.2   Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
17.3   Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
17.4   Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 24
18   Contact information. . . . . . . . . . . . . . . . . . . . . 24
19   Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
                                                                                 Please be aware that important notices concerning this document and the product(s)
                                                                                 described herein, have been included in section ‚ÄòLegal information‚Äô.
                                                                                 ¬© NXP B.V. 2018.                                                All rights reserved.
                                                                                 For more information, please visit: http://www.nxp.com
                                                                                 For sales office addresses, please send an email to: salesaddresses@nxp.com
                                                                                                                                             Date of release: 17 May 2018
                                                                                                                                         Document identifier: PCA9509A


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
NXP:
 PCA9509ADP,118 PCA9509AGM,125
