{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 23:55:03 2018 " "Info: Processing started: Wed Jan 03 23:55:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab -c lab --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab -c lab --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register ModuleReg:IRregister\|OUT\[4\] register RamReg:RAM\|Q\[6\] 128.12 MHz 7.805 ns Internal " "Info: Clock \"clock\" has Internal fmax of 128.12 MHz between source register \"ModuleReg:IRregister\|OUT\[4\]\" and destination register \"RamReg:RAM\|Q\[6\]\" (period= 7.805 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.571 ns + Longest register register " "Info: + Longest register to register delay is 7.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ModuleReg:IRregister\|OUT\[4\] 1 REG LCFF_X36_Y19_N7 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y19_N7; Fanout = 19; REG Node = 'ModuleReg:IRregister\|OUT\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ModuleReg:IRregister|OUT[4] } "NODE_NAME" } } { "ModuleReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/ModuleReg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.544 ns) 0.923 ns address\[4\]~4 2 COMB LCCOMB_X36_Y19_N8 45 " "Info: 2: + IC(0.379 ns) + CELL(0.544 ns) = 0.923 ns; Loc. = LCCOMB_X36_Y19_N8; Fanout = 45; COMB Node = 'address\[4\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { ModuleReg:IRregister|OUT[4] address[4]~4 } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.544 ns) 2.514 ns RamReg:RAM\|Mux1~9 3 COMB LCCOMB_X37_Y16_N10 1 " "Info: 3: + IC(1.047 ns) + CELL(0.544 ns) = 2.514 ns; Loc. = LCCOMB_X37_Y16_N10; Fanout = 1; COMB Node = 'RamReg:RAM\|Mux1~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { address[4]~4 RamReg:RAM|Mux1~9 } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.178 ns) 3.489 ns RamReg:RAM\|Mux1~10 4 COMB LCCOMB_X36_Y16_N4 1 " "Info: 4: + IC(0.797 ns) + CELL(0.178 ns) = 3.489 ns; Loc. = LCCOMB_X36_Y16_N4; Fanout = 1; COMB Node = 'RamReg:RAM\|Mux1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { RamReg:RAM|Mux1~9 RamReg:RAM|Mux1~10 } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.178 ns) 4.245 ns RamReg:RAM\|Mux1~11 5 COMB LCCOMB_X35_Y16_N16 1 " "Info: 5: + IC(0.578 ns) + CELL(0.178 ns) = 4.245 ns; Loc. = LCCOMB_X35_Y16_N16; Fanout = 1; COMB Node = 'RamReg:RAM\|Mux1~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { RamReg:RAM|Mux1~10 RamReg:RAM|Mux1~11 } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.178 ns) 5.227 ns RamReg:RAM\|Mux1~12 6 COMB LCCOMB_X34_Y16_N2 1 " "Info: 6: + IC(0.804 ns) + CELL(0.178 ns) = 5.227 ns; Loc. = LCCOMB_X34_Y16_N2; Fanout = 1; COMB Node = 'RamReg:RAM\|Mux1~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { RamReg:RAM|Mux1~11 RamReg:RAM|Mux1~12 } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.544 ns) 6.324 ns RamReg:RAM\|Mux1~17 7 COMB LCCOMB_X33_Y16_N0 1 " "Info: 7: + IC(0.553 ns) + CELL(0.544 ns) = 6.324 ns; Loc. = LCCOMB_X33_Y16_N0; Fanout = 1; COMB Node = 'RamReg:RAM\|Mux1~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { RamReg:RAM|Mux1~12 RamReg:RAM|Mux1~17 } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.319 ns) 7.475 ns RamReg:RAM\|Mux1~18 8 COMB LCCOMB_X30_Y17_N26 1 " "Info: 8: + IC(0.832 ns) + CELL(0.319 ns) = 7.475 ns; Loc. = LCCOMB_X30_Y17_N26; Fanout = 1; COMB Node = 'RamReg:RAM\|Mux1~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { RamReg:RAM|Mux1~17 RamReg:RAM|Mux1~18 } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.571 ns RamReg:RAM\|Q\[6\] 9 REG LCFF_X30_Y17_N27 4 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 7.571 ns; Loc. = LCFF_X30_Y17_N27; Fanout = 4; REG Node = 'RamReg:RAM\|Q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { RamReg:RAM|Mux1~18 RamReg:RAM|Q[6] } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.581 ns ( 34.09 % ) " "Info: Total cell delay = 2.581 ns ( 34.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.990 ns ( 65.91 % ) " "Info: Total interconnect delay = 4.990 ns ( 65.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.571 ns" { ModuleReg:IRregister|OUT[4] address[4]~4 RamReg:RAM|Mux1~9 RamReg:RAM|Mux1~10 RamReg:RAM|Mux1~11 RamReg:RAM|Mux1~12 RamReg:RAM|Mux1~17 RamReg:RAM|Mux1~18 RamReg:RAM|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.571 ns" { ModuleReg:IRregister|OUT[4] {} address[4]~4 {} RamReg:RAM|Mux1~9 {} RamReg:RAM|Mux1~10 {} RamReg:RAM|Mux1~11 {} RamReg:RAM|Mux1~12 {} RamReg:RAM|Mux1~17 {} RamReg:RAM|Mux1~18 {} RamReg:RAM|Q[6] {} } { 0.000ns 0.379ns 1.047ns 0.797ns 0.578ns 0.804ns 0.553ns 0.832ns 0.000ns } { 0.000ns 0.544ns 0.544ns 0.178ns 0.178ns 0.178ns 0.544ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.854 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 237 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 237; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns RamReg:RAM\|Q\[6\] 3 REG LCFF_X30_Y17_N27 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X30_Y17_N27; Fanout = 4; REG Node = 'RamReg:RAM\|Q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl RamReg:RAM|Q[6] } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl RamReg:RAM|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} RamReg:RAM|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.849 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 237 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 237; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.849 ns ModuleReg:IRregister\|OUT\[4\] 3 REG LCFF_X36_Y19_N7 19 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.849 ns; Loc. = LCFF_X36_Y19_N7; Fanout = 19; REG Node = 'ModuleReg:IRregister\|OUT\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clock~clkctrl ModuleReg:IRregister|OUT[4] } "NODE_NAME" } } { "ModuleReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/ModuleReg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.14 % ) " "Info: Total cell delay = 1.628 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.221 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock clock~clkctrl ModuleReg:IRregister|OUT[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock {} clock~combout {} clock~clkctrl {} ModuleReg:IRregister|OUT[4] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl RamReg:RAM|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} RamReg:RAM|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock clock~clkctrl ModuleReg:IRregister|OUT[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock {} clock~combout {} clock~clkctrl {} ModuleReg:IRregister|OUT[4] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "ModuleReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/ModuleReg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.571 ns" { ModuleReg:IRregister|OUT[4] address[4]~4 RamReg:RAM|Mux1~9 RamReg:RAM|Mux1~10 RamReg:RAM|Mux1~11 RamReg:RAM|Mux1~12 RamReg:RAM|Mux1~17 RamReg:RAM|Mux1~18 RamReg:RAM|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.571 ns" { ModuleReg:IRregister|OUT[4] {} address[4]~4 {} RamReg:RAM|Mux1~9 {} RamReg:RAM|Mux1~10 {} RamReg:RAM|Mux1~11 {} RamReg:RAM|Mux1~12 {} RamReg:RAM|Mux1~17 {} RamReg:RAM|Mux1~18 {} RamReg:RAM|Q[6] {} } { 0.000ns 0.379ns 1.047ns 0.797ns 0.578ns 0.804ns 0.553ns 0.832ns 0.000ns } { 0.000ns 0.544ns 0.544ns 0.178ns 0.178ns 0.178ns 0.544ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl RamReg:RAM|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} RamReg:RAM|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock clock~clkctrl ModuleReg:IRregister|OUT[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock {} clock~combout {} clock~clkctrl {} ModuleReg:IRregister|OUT[4] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RamReg:RAM\|Q\[6\] Meminst clock 11.154 ns register " "Info: tsu for register \"RamReg:RAM\|Q\[6\]\" (data pin = \"Meminst\", clock pin = \"clock\") is 11.154 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.046 ns + Longest pin register " "Info: + Longest pin to register delay is 14.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns Meminst 1 PIN PIN_K20 24 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_K20; Fanout = 24; PIN Node = 'Meminst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Meminst } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.033 ns) + CELL(0.521 ns) 7.398 ns address\[4\]~4 2 COMB LCCOMB_X36_Y19_N8 45 " "Info: 2: + IC(6.033 ns) + CELL(0.521 ns) = 7.398 ns; Loc. = LCCOMB_X36_Y19_N8; Fanout = 45; COMB Node = 'address\[4\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.554 ns" { Meminst address[4]~4 } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.544 ns) 8.989 ns RamReg:RAM\|Mux1~9 3 COMB LCCOMB_X37_Y16_N10 1 " "Info: 3: + IC(1.047 ns) + CELL(0.544 ns) = 8.989 ns; Loc. = LCCOMB_X37_Y16_N10; Fanout = 1; COMB Node = 'RamReg:RAM\|Mux1~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { address[4]~4 RamReg:RAM|Mux1~9 } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.178 ns) 9.964 ns RamReg:RAM\|Mux1~10 4 COMB LCCOMB_X36_Y16_N4 1 " "Info: 4: + IC(0.797 ns) + CELL(0.178 ns) = 9.964 ns; Loc. = LCCOMB_X36_Y16_N4; Fanout = 1; COMB Node = 'RamReg:RAM\|Mux1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { RamReg:RAM|Mux1~9 RamReg:RAM|Mux1~10 } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.178 ns) 10.720 ns RamReg:RAM\|Mux1~11 5 COMB LCCOMB_X35_Y16_N16 1 " "Info: 5: + IC(0.578 ns) + CELL(0.178 ns) = 10.720 ns; Loc. = LCCOMB_X35_Y16_N16; Fanout = 1; COMB Node = 'RamReg:RAM\|Mux1~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { RamReg:RAM|Mux1~10 RamReg:RAM|Mux1~11 } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.178 ns) 11.702 ns RamReg:RAM\|Mux1~12 6 COMB LCCOMB_X34_Y16_N2 1 " "Info: 6: + IC(0.804 ns) + CELL(0.178 ns) = 11.702 ns; Loc. = LCCOMB_X34_Y16_N2; Fanout = 1; COMB Node = 'RamReg:RAM\|Mux1~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { RamReg:RAM|Mux1~11 RamReg:RAM|Mux1~12 } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.544 ns) 12.799 ns RamReg:RAM\|Mux1~17 7 COMB LCCOMB_X33_Y16_N0 1 " "Info: 7: + IC(0.553 ns) + CELL(0.544 ns) = 12.799 ns; Loc. = LCCOMB_X33_Y16_N0; Fanout = 1; COMB Node = 'RamReg:RAM\|Mux1~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { RamReg:RAM|Mux1~12 RamReg:RAM|Mux1~17 } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.319 ns) 13.950 ns RamReg:RAM\|Mux1~18 8 COMB LCCOMB_X30_Y17_N26 1 " "Info: 8: + IC(0.832 ns) + CELL(0.319 ns) = 13.950 ns; Loc. = LCCOMB_X30_Y17_N26; Fanout = 1; COMB Node = 'RamReg:RAM\|Mux1~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { RamReg:RAM|Mux1~17 RamReg:RAM|Mux1~18 } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 14.046 ns RamReg:RAM\|Q\[6\] 9 REG LCFF_X30_Y17_N27 4 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 14.046 ns; Loc. = LCFF_X30_Y17_N27; Fanout = 4; REG Node = 'RamReg:RAM\|Q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { RamReg:RAM|Mux1~18 RamReg:RAM|Q[6] } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.402 ns ( 24.22 % ) " "Info: Total cell delay = 3.402 ns ( 24.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.644 ns ( 75.78 % ) " "Info: Total interconnect delay = 10.644 ns ( 75.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.046 ns" { Meminst address[4]~4 RamReg:RAM|Mux1~9 RamReg:RAM|Mux1~10 RamReg:RAM|Mux1~11 RamReg:RAM|Mux1~12 RamReg:RAM|Mux1~17 RamReg:RAM|Mux1~18 RamReg:RAM|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.046 ns" { Meminst {} Meminst~combout {} address[4]~4 {} RamReg:RAM|Mux1~9 {} RamReg:RAM|Mux1~10 {} RamReg:RAM|Mux1~11 {} RamReg:RAM|Mux1~12 {} RamReg:RAM|Mux1~17 {} RamReg:RAM|Mux1~18 {} RamReg:RAM|Q[6] {} } { 0.000ns 0.000ns 6.033ns 1.047ns 0.797ns 0.578ns 0.804ns 0.553ns 0.832ns 0.000ns } { 0.000ns 0.844ns 0.521ns 0.544ns 0.178ns 0.178ns 0.178ns 0.544ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.854 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 237 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 237; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns RamReg:RAM\|Q\[6\] 3 REG LCFF_X30_Y17_N27 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X30_Y17_N27; Fanout = 4; REG Node = 'RamReg:RAM\|Q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl RamReg:RAM|Q[6] } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl RamReg:RAM|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} RamReg:RAM|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.046 ns" { Meminst address[4]~4 RamReg:RAM|Mux1~9 RamReg:RAM|Mux1~10 RamReg:RAM|Mux1~11 RamReg:RAM|Mux1~12 RamReg:RAM|Mux1~17 RamReg:RAM|Mux1~18 RamReg:RAM|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.046 ns" { Meminst {} Meminst~combout {} address[4]~4 {} RamReg:RAM|Mux1~9 {} RamReg:RAM|Mux1~10 {} RamReg:RAM|Mux1~11 {} RamReg:RAM|Mux1~12 {} RamReg:RAM|Mux1~17 {} RamReg:RAM|Mux1~18 {} RamReg:RAM|Q[6] {} } { 0.000ns 0.000ns 6.033ns 1.047ns 0.797ns 0.578ns 0.804ns 0.553ns 0.832ns 0.000ns } { 0.000ns 0.844ns 0.521ns 0.544ns 0.178ns 0.178ns 0.178ns 0.544ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl RamReg:RAM|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} RamReg:RAM|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock da70\[5\] RamReg:RAM\|Q\[0\] 13.923 ns register " "Info: tco from clock \"clock\" to destination pin \"da70\[5\]\" through register \"RamReg:RAM\|Q\[0\]\" is 13.923 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.854 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 237 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 237; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns RamReg:RAM\|Q\[0\] 3 REG LCFF_X30_Y17_N9 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X30_Y17_N9; Fanout = 4; REG Node = 'RamReg:RAM\|Q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl RamReg:RAM|Q[0] } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl RamReg:RAM|Q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} RamReg:RAM|Q[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.792 ns + Longest register pin " "Info: + Longest register to pin delay is 10.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RamReg:RAM\|Q\[0\] 1 REG LCFF_X30_Y17_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y17_N9; Fanout = 4; REG Node = 'RamReg:RAM\|Q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RamReg:RAM|Q[0] } "NODE_NAME" } } { "RamReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/RamReg.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.322 ns) 1.512 ns Add1~1 2 COMB LCCOMB_X32_Y16_N0 2 " "Info: 2: + IC(1.190 ns) + CELL(0.322 ns) = 1.512 ns; Loc. = LCCOMB_X32_Y16_N0; Fanout = 2; COMB Node = 'Add1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { RamReg:RAM|Q[0] Add1~1 } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.495 ns) 2.305 ns Add1~5 3 COMB LCCOMB_X32_Y16_N6 2 " "Info: 3: + IC(0.298 ns) + CELL(0.495 ns) = 2.305 ns; Loc. = LCCOMB_X32_Y16_N6; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { Add1~1 Add1~5 } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.385 ns Add1~8 4 COMB LCCOMB_X32_Y16_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.385 ns; Loc. = LCCOMB_X32_Y16_N8; Fanout = 2; COMB Node = 'Add1~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~5 Add1~8 } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.465 ns Add1~11 5 COMB LCCOMB_X32_Y16_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.465 ns; Loc. = LCCOMB_X32_Y16_N10; Fanout = 2; COMB Node = 'Add1~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~8 Add1~11 } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.545 ns Add1~14 6 COMB LCCOMB_X32_Y16_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.545 ns; Loc. = LCCOMB_X32_Y16_N12; Fanout = 2; COMB Node = 'Add1~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~11 Add1~14 } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.719 ns Add1~17 7 COMB LCCOMB_X32_Y16_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 2.719 ns; Loc. = LCCOMB_X32_Y16_N14; Fanout = 2; COMB Node = 'Add1~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add1~14 Add1~17 } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.177 ns Add1~19 8 COMB LCCOMB_X32_Y16_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 3.177 ns; Loc. = LCCOMB_X32_Y16_N16; Fanout = 1; COMB Node = 'Add1~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add1~17 Add1~19 } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.542 ns) 4.035 ns Mux2~0 9 COMB LCCOMB_X32_Y16_N2 1 " "Info: 9: + IC(0.316 ns) + CELL(0.542 ns) = 4.035 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { Add1~19 Mux2~0 } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.545 ns) 5.132 ns Mux2~1 10 COMB LCCOMB_X33_Y16_N20 2 " "Info: 10: + IC(0.552 ns) + CELL(0.545 ns) = 5.132 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 2; COMB Node = 'Mux2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { Mux2~0 Mux2~1 } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.850 ns) + CELL(2.810 ns) 10.792 ns da70\[5\] 11 PIN PIN_M6 0 " "Info: 11: + IC(2.850 ns) + CELL(2.810 ns) = 10.792 ns; Loc. = PIN_M6; Fanout = 0; PIN Node = 'da70\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.660 ns" { Mux2~1 da70[5] } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.586 ns ( 51.76 % ) " "Info: Total cell delay = 5.586 ns ( 51.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.206 ns ( 48.24 % ) " "Info: Total interconnect delay = 5.206 ns ( 48.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.792 ns" { RamReg:RAM|Q[0] Add1~1 Add1~5 Add1~8 Add1~11 Add1~14 Add1~17 Add1~19 Mux2~0 Mux2~1 da70[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.792 ns" { RamReg:RAM|Q[0] {} Add1~1 {} Add1~5 {} Add1~8 {} Add1~11 {} Add1~14 {} Add1~17 {} Add1~19 {} Mux2~0 {} Mux2~1 {} da70[5] {} } { 0.000ns 1.190ns 0.298ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.316ns 0.552ns 2.850ns } { 0.000ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.542ns 0.545ns 2.810ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl RamReg:RAM|Q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} RamReg:RAM|Q[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.792 ns" { RamReg:RAM|Q[0] Add1~1 Add1~5 Add1~8 Add1~11 Add1~14 Add1~17 Add1~19 Mux2~0 Mux2~1 da70[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.792 ns" { RamReg:RAM|Q[0] {} Add1~1 {} Add1~5 {} Add1~8 {} Add1~11 {} Add1~14 {} Add1~17 {} Add1~19 {} Mux2~0 {} Mux2~1 {} da70[5] {} } { 0.000ns 1.190ns 0.298ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.316ns 0.552ns 2.850ns } { 0.000ns 0.322ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.542ns 0.545ns 2.810ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Sub da70\[5\] 16.846 ns Longest " "Info: Longest tpd from source pin \"Sub\" to destination pin \"da70\[5\]\" is 16.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns Sub 1 PIN PIN_AA14 9 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AA14; Fanout = 9; PIN Node = 'Sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sub } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.121 ns) + CELL(0.322 ns) 7.306 ns Add1~15 2 COMB LCCOMB_X32_Y17_N0 2 " "Info: 2: + IC(6.121 ns) + CELL(0.322 ns) = 7.306 ns; Loc. = LCCOMB_X32_Y17_N0; Fanout = 2; COMB Node = 'Add1~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.443 ns" { Sub Add1~15 } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.596 ns) 8.773 ns Add1~17 3 COMB LCCOMB_X32_Y16_N14 2 " "Info: 3: + IC(0.871 ns) + CELL(0.596 ns) = 8.773 ns; Loc. = LCCOMB_X32_Y16_N14; Fanout = 2; COMB Node = 'Add1~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { Add1~15 Add1~17 } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.231 ns Add1~19 4 COMB LCCOMB_X32_Y16_N16 1 " "Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 9.231 ns; Loc. = LCCOMB_X32_Y16_N16; Fanout = 1; COMB Node = 'Add1~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add1~17 Add1~19 } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.542 ns) 10.089 ns Mux2~0 5 COMB LCCOMB_X32_Y16_N2 1 " "Info: 5: + IC(0.316 ns) + CELL(0.542 ns) = 10.089 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { Add1~19 Mux2~0 } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.545 ns) 11.186 ns Mux2~1 6 COMB LCCOMB_X33_Y16_N20 2 " "Info: 6: + IC(0.552 ns) + CELL(0.545 ns) = 11.186 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 2; COMB Node = 'Mux2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { Mux2~0 Mux2~1 } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.850 ns) + CELL(2.810 ns) 16.846 ns da70\[5\] 7 PIN PIN_M6 0 " "Info: 7: + IC(2.850 ns) + CELL(2.810 ns) = 16.846 ns; Loc. = PIN_M6; Fanout = 0; PIN Node = 'da70\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.660 ns" { Mux2~1 da70[5] } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.136 ns ( 36.42 % ) " "Info: Total cell delay = 6.136 ns ( 36.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.710 ns ( 63.58 % ) " "Info: Total interconnect delay = 10.710 ns ( 63.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.846 ns" { Sub Add1~15 Add1~17 Add1~19 Mux2~0 Mux2~1 da70[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.846 ns" { Sub {} Sub~combout {} Add1~15 {} Add1~17 {} Add1~19 {} Mux2~0 {} Mux2~1 {} da70[5] {} } { 0.000ns 0.000ns 6.121ns 0.871ns 0.000ns 0.316ns 0.552ns 2.850ns } { 0.000ns 0.863ns 0.322ns 0.596ns 0.458ns 0.542ns 0.545ns 2.810ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ModuleReg:Aregister\|OUT\[7\] Asel\[0\] clock -3.674 ns register " "Info: th for register \"ModuleReg:Aregister\|OUT\[7\]\" (data pin = \"Asel\[0\]\", clock pin = \"clock\") is -3.674 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.849 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 237 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 237; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.849 ns ModuleReg:Aregister\|OUT\[7\] 3 REG LCFF_X37_Y19_N17 30 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.849 ns; Loc. = LCFF_X37_Y19_N17; Fanout = 30; REG Node = 'ModuleReg:Aregister\|OUT\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clock~clkctrl ModuleReg:Aregister|OUT[7] } "NODE_NAME" } } { "ModuleReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/ModuleReg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.14 % ) " "Info: Total cell delay = 1.628 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.221 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock clock~clkctrl ModuleReg:Aregister|OUT[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock {} clock~combout {} clock~clkctrl {} ModuleReg:Aregister|OUT[7] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "ModuleReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/ModuleReg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.809 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns Asel\[0\] 1 PIN PIN_F21 16 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_F21; Fanout = 16; PIN Node = 'Asel\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Asel[0] } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.661 ns) + CELL(0.178 ns) 6.713 ns Mux0~1 2 COMB LCCOMB_X37_Y19_N16 2 " "Info: 2: + IC(5.661 ns) + CELL(0.178 ns) = 6.713 ns; Loc. = LCCOMB_X37_Y19_N16; Fanout = 2; COMB Node = 'Mux0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.839 ns" { Asel[0] Mux0~1 } "NODE_NAME" } } { "lab_dp_pro.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/lab_dp_pro.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.809 ns ModuleReg:Aregister\|OUT\[7\] 3 REG LCFF_X37_Y19_N17 30 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.809 ns; Loc. = LCFF_X37_Y19_N17; Fanout = 30; REG Node = 'ModuleReg:Aregister\|OUT\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Mux0~1 ModuleReg:Aregister|OUT[7] } "NODE_NAME" } } { "ModuleReg.v" "" { Text "C:/Users/ng_we/Desktop/BAME2044/ModuleReg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.148 ns ( 16.86 % ) " "Info: Total cell delay = 1.148 ns ( 16.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.661 ns ( 83.14 % ) " "Info: Total interconnect delay = 5.661 ns ( 83.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.809 ns" { Asel[0] Mux0~1 ModuleReg:Aregister|OUT[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.809 ns" { Asel[0] {} Asel[0]~combout {} Mux0~1 {} ModuleReg:Aregister|OUT[7] {} } { 0.000ns 0.000ns 5.661ns 0.000ns } { 0.000ns 0.874ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock clock~clkctrl ModuleReg:Aregister|OUT[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock {} clock~combout {} clock~clkctrl {} ModuleReg:Aregister|OUT[7] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.809 ns" { Asel[0] Mux0~1 ModuleReg:Aregister|OUT[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.809 ns" { Asel[0] {} Asel[0]~combout {} Mux0~1 {} ModuleReg:Aregister|OUT[7] {} } { 0.000ns 0.000ns 5.661ns 0.000ns } { 0.000ns 0.874ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 23:55:04 2018 " "Info: Processing ended: Wed Jan 03 23:55:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
