ARM GAS  /tmp/ccDE9ekK.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"swo.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.Debug_IsConnected,"ax",%progbits
  17              		.align	1
  18              		.global	Debug_IsConnected
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	Debug_IsConnected:
  26              	.LFB147:
  27              		.file 1 "Core/Src/swo.c"
   1:Core/Src/swo.c **** #include "swo.h"
   2:Core/Src/swo.c **** #include "stm32h7xx.h"
   3:Core/Src/swo.c **** #include <stdio.h>
   4:Core/Src/swo.c **** 
   5:Core/Src/swo.c **** bool Debug_IsConnected(void)
   6:Core/Src/swo.c **** {
  28              		.loc 1 6 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
   7:Core/Src/swo.c ****   return (CoreDebug->DHCSR & CoreDebug_DHCSR_C_DEBUGEN_Msk) != 0;
  33              		.loc 1 7 3 view .LVU1
  34              		.loc 1 7 20 is_stmt 0 view .LVU2
  35 0000 024B     		ldr	r3, .L2
  36 0002 D3F8F000 		ldr	r0, [r3, #240]
  37              		.loc 1 7 28 view .LVU3
  38 0006 00F00100 		and	r0, r0, #1
   8:Core/Src/swo.c **** }
  39              		.loc 1 8 1 view .LVU4
  40 000a 7047     		bx	lr
  41              	.L3:
  42              		.align	2
  43              	.L2:
  44 000c 00ED00E0 		.word	-536810240
  45              		.cfi_endproc
  46              	.LFE147:
  48              		.section	.text.SWO_Init,"ax",%progbits
  49              		.align	1
  50              		.global	SWO_Init
  51              		.syntax unified
ARM GAS  /tmp/ccDE9ekK.s 			page 2


  52              		.thumb
  53              		.thumb_func
  54              		.fpu fpv5-d16
  56              	SWO_Init:
  57              	.LVL0:
  58              	.LFB148:
   9:Core/Src/swo.c **** 
  10:Core/Src/swo.c **** void SWO_Init(uint32_t cpu_hz, uint32_t swo_baud)
  11:Core/Src/swo.c **** {
  59              		.loc 1 11 1 is_stmt 1 view -0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
  64              		.loc 1 11 1 is_stmt 0 view .LVU6
  65 0000 10B4     		push	{r4}
  66              	.LCFI0:
  67              		.cfi_def_cfa_offset 4
  68              		.cfi_offset 4, -4
  12:Core/Src/swo.c ****   CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
  69              		.loc 1 12 3 is_stmt 1 view .LVU7
  70              		.loc 1 12 20 is_stmt 0 view .LVU8
  71 0002 1A4A     		ldr	r2, .L7
  72 0004 D2F8FC30 		ldr	r3, [r2, #252]
  73 0008 43F08073 		orr	r3, r3, #16777216
  74 000c C2F8FC30 		str	r3, [r2, #252]
  13:Core/Src/swo.c **** 
  14:Core/Src/swo.c ****   ITM->LAR = 0xC5ACCE55;
  75              		.loc 1 14 3 is_stmt 1 view .LVU9
  76              		.loc 1 14 12 is_stmt 0 view .LVU10
  77 0010 4FF06043 		mov	r3, #-536870912
  78 0014 164A     		ldr	r2, .L7+4
  79 0016 C3F8B02F 		str	r2, [r3, #4016]
  15:Core/Src/swo.c ****   DWT->LAR = 0xC5ACCE55;
  80              		.loc 1 15 3 is_stmt 1 view .LVU11
  81              		.loc 1 15 12 is_stmt 0 view .LVU12
  82 001a 164C     		ldr	r4, .L7+8
  83 001c C4F8B02F 		str	r2, [r4, #4016]
  16:Core/Src/swo.c **** 
  17:Core/Src/swo.c ****   ITM->TCR = 0;
  84              		.loc 1 17 3 is_stmt 1 view .LVU13
  85              		.loc 1 17 12 is_stmt 0 view .LVU14
  86 0020 0022     		movs	r2, #0
  87 0022 C3F8802E 		str	r2, [r3, #3712]
  18:Core/Src/swo.c ****   ITM->TER = 0;
  88              		.loc 1 18 3 is_stmt 1 view .LVU15
  89              		.loc 1 18 12 is_stmt 0 view .LVU16
  90 0026 C3F8002E 		str	r2, [r3, #3584]
  19:Core/Src/swo.c **** 
  20:Core/Src/swo.c ****   uint32_t acpr = (swo_baud == 0U) ? 0U : ((cpu_hz / swo_baud) - 1U);
  91              		.loc 1 20 3 is_stmt 1 view .LVU17
  92              		.loc 1 20 41 is_stmt 0 view .LVU18
  93 002a 0A46     		mov	r2, r1
  94 002c 11B1     		cbz	r1, .L5
  95              		.loc 1 20 52 discriminator 1 view .LVU19
  96 002e B0FBF1F2 		udiv	r2, r0, r1
  97              		.loc 1 20 41 discriminator 1 view .LVU20
ARM GAS  /tmp/ccDE9ekK.s 			page 3


  98 0032 013A     		subs	r2, r2, #1
  99              	.L5:
 100              	.LVL1:
  21:Core/Src/swo.c ****   TPI->ACPR = acpr;
 101              		.loc 1 21 3 is_stmt 1 discriminator 4 view .LVU21
 102              		.loc 1 21 13 is_stmt 0 discriminator 4 view .LVU22
 103 0034 104B     		ldr	r3, .L7+12
 104 0036 1A61     		str	r2, [r3, #16]
  22:Core/Src/swo.c **** 
  23:Core/Src/swo.c ****   TPI->SPPR = 0x00000002U;
 105              		.loc 1 23 3 is_stmt 1 discriminator 4 view .LVU23
 106              		.loc 1 23 13 is_stmt 0 discriminator 4 view .LVU24
 107 0038 0222     		movs	r2, #2
 108              	.LVL2:
 109              		.loc 1 23 13 discriminator 4 view .LVU25
 110 003a C3F8F020 		str	r2, [r3, #240]
 111              	.LVL3:
  24:Core/Src/swo.c ****   TPI->FFCR = 0x00000100U;
 112              		.loc 1 24 3 is_stmt 1 discriminator 4 view .LVU26
 113              		.loc 1 24 13 is_stmt 0 discriminator 4 view .LVU27
 114 003e 4FF48072 		mov	r2, #256
 115 0042 C3F80423 		str	r2, [r3, #772]
  25:Core/Src/swo.c **** 
  26:Core/Src/swo.c ****   DWT->CTRL |= 1U;
 116              		.loc 1 26 3 is_stmt 1 discriminator 4 view .LVU28
 117              		.loc 1 26 13 is_stmt 0 discriminator 4 view .LVU29
 118 0046 0B4A     		ldr	r2, .L7+8
 119 0048 1368     		ldr	r3, [r2]
 120 004a 43F00103 		orr	r3, r3, #1
 121 004e 1360     		str	r3, [r2]
  27:Core/Src/swo.c **** 
  28:Core/Src/swo.c ****   ITM->TPR = 0U;
 122              		.loc 1 28 3 is_stmt 1 discriminator 4 view .LVU30
 123              		.loc 1 28 12 is_stmt 0 discriminator 4 view .LVU31
 124 0050 4FF06043 		mov	r3, #-536870912
 125 0054 0022     		movs	r2, #0
 126 0056 C3F8402E 		str	r2, [r3, #3648]
  29:Core/Src/swo.c ****   ITM->TCR = ITM_TCR_ITMENA_Msk |
 127              		.loc 1 29 3 is_stmt 1 discriminator 4 view .LVU32
 128              		.loc 1 29 12 is_stmt 0 discriminator 4 view .LVU33
 129 005a 084A     		ldr	r2, .L7+16
 130 005c C3F8802E 		str	r2, [r3, #3712]
  30:Core/Src/swo.c ****          ITM_TCR_TSENA_Msk  |
  31:Core/Src/swo.c ****          ITM_TCR_SWOENA_Msk |
  32:Core/Src/swo.c ****          ITM_TCR_SYNCENA_Msk |
  33:Core/Src/swo.c ****          (1U << ITM_TCR_TraceBusID_Pos);
  34:Core/Src/swo.c **** 
  35:Core/Src/swo.c ****   ITM->TER = 1U;
 131              		.loc 1 35 3 is_stmt 1 discriminator 4 view .LVU34
 132              		.loc 1 35 12 is_stmt 0 discriminator 4 view .LVU35
 133 0060 0122     		movs	r2, #1
 134 0062 C3F8002E 		str	r2, [r3, #3584]
  36:Core/Src/swo.c **** }
 135              		.loc 1 36 1 discriminator 4 view .LVU36
 136 0066 5DF8044B 		ldr	r4, [sp], #4
 137              	.LCFI1:
 138              		.cfi_restore 4
ARM GAS  /tmp/ccDE9ekK.s 			page 4


 139              		.cfi_def_cfa_offset 0
 140 006a 7047     		bx	lr
 141              	.L8:
 142              		.align	2
 143              	.L7:
 144 006c 00ED00E0 		.word	-536810240
 145 0070 55CEACC5 		.word	-978530731
 146 0074 001000E0 		.word	-536866816
 147 0078 000004E0 		.word	-536608768
 148 007c 17000100 		.word	65559
 149              		.cfi_endproc
 150              	.LFE148:
 152              		.section	.text.SWO_WriteChar,"ax",%progbits
 153              		.align	1
 154              		.global	SWO_WriteChar
 155              		.syntax unified
 156              		.thumb
 157              		.thumb_func
 158              		.fpu fpv5-d16
 160              	SWO_WriteChar:
 161              	.LVL4:
 162              	.LFB149:
  37:Core/Src/swo.c **** 
  38:Core/Src/swo.c **** int SWO_WriteChar(int ch)
  39:Core/Src/swo.c **** {
 163              		.loc 1 39 1 is_stmt 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167              		@ link register save eliminated.
  40:Core/Src/swo.c ****   if ((ITM->TCR & ITM_TCR_ITMENA_Msk) == 0U) return -1;
 168              		.loc 1 40 3 view .LVU38
 169              		.loc 1 40 11 is_stmt 0 view .LVU39
 170 0000 4FF06043 		mov	r3, #-536870912
 171 0004 D3F8803E 		ldr	r3, [r3, #3712]
 172              		.loc 1 40 6 view .LVU40
 173 0008 13F0010F 		tst	r3, #1
 174 000c 0BD0     		beq	.L11
  41:Core/Src/swo.c ****   if ((ITM->TER & 1U) == 0U) return -1;
 175              		.loc 1 41 3 is_stmt 1 view .LVU41
 176              		.loc 1 41 11 is_stmt 0 view .LVU42
 177 000e 4FF06043 		mov	r3, #-536870912
 178 0012 D3F8003E 		ldr	r3, [r3, #3584]
 179              		.loc 1 41 6 view .LVU43
 180 0016 13F0010F 		tst	r3, #1
 181 001a 07D0     		beq	.L12
  42:Core/Src/swo.c ****   ITM->PORT[0].u8 = (uint8_t)ch;
 182              		.loc 1 42 3 is_stmt 1 view .LVU44
 183              		.loc 1 42 21 is_stmt 0 view .LVU45
 184 001c C2B2     		uxtb	r2, r0
 185              		.loc 1 42 19 view .LVU46
 186 001e 4FF06043 		mov	r3, #-536870912
 187 0022 1A70     		strb	r2, [r3]
  43:Core/Src/swo.c ****   return ch;
 188              		.loc 1 43 3 is_stmt 1 view .LVU47
 189              		.loc 1 43 10 is_stmt 0 view .LVU48
 190 0024 7047     		bx	lr
ARM GAS  /tmp/ccDE9ekK.s 			page 5


 191              	.L11:
  40:Core/Src/swo.c ****   if ((ITM->TER & 1U) == 0U) return -1;
 192              		.loc 1 40 53 view .LVU49
 193 0026 4FF0FF30 		mov	r0, #-1
 194              	.LVL5:
  40:Core/Src/swo.c ****   if ((ITM->TER & 1U) == 0U) return -1;
 195              		.loc 1 40 53 view .LVU50
 196 002a 7047     		bx	lr
 197              	.LVL6:
 198              	.L12:
  41:Core/Src/swo.c ****   ITM->PORT[0].u8 = (uint8_t)ch;
 199              		.loc 1 41 37 view .LVU51
 200 002c 4FF0FF30 		mov	r0, #-1
 201              	.LVL7:
  44:Core/Src/swo.c **** }
 202              		.loc 1 44 1 view .LVU52
 203 0030 7047     		bx	lr
 204              		.cfi_endproc
 205              	.LFE149:
 207              		.section	.text.SWO_Print,"ax",%progbits
 208              		.align	1
 209              		.global	SWO_Print
 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 213              		.fpu fpv5-d16
 215              	SWO_Print:
 216              	.LVL8:
 217              	.LFB150:
  45:Core/Src/swo.c **** 
  46:Core/Src/swo.c **** void SWO_Print(const char *s)
  47:Core/Src/swo.c **** {
 218              		.loc 1 47 1 is_stmt 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222              		.loc 1 47 1 is_stmt 0 view .LVU54
 223 0000 10B5     		push	{r4, lr}
 224              	.LCFI2:
 225              		.cfi_def_cfa_offset 8
 226              		.cfi_offset 4, -8
 227              		.cfi_offset 14, -4
  48:Core/Src/swo.c ****   if (!s) return;
 228              		.loc 1 48 3 is_stmt 1 view .LVU55
 229              		.loc 1 48 6 is_stmt 0 view .LVU56
 230 0002 0446     		mov	r4, r0
 231 0004 18B9     		cbnz	r0, .L15
 232 0006 05E0     		b	.L13
 233              	.LVL9:
 234              	.L16:
  49:Core/Src/swo.c ****   while (*s) {
  50:Core/Src/swo.c ****     SWO_WriteChar((uint8_t)*s++);
 235              		.loc 1 50 5 is_stmt 1 view .LVU57
 236              		.loc 1 50 30 is_stmt 0 view .LVU58
 237 0008 0134     		adds	r4, r4, #1
 238              	.LVL10:
 239              		.loc 1 50 5 view .LVU59
ARM GAS  /tmp/ccDE9ekK.s 			page 6


 240 000a FFF7FEFF 		bl	SWO_WriteChar
 241              	.LVL11:
 242              	.L15:
  49:Core/Src/swo.c ****   while (*s) {
 243              		.loc 1 49 9 is_stmt 1 view .LVU60
  49:Core/Src/swo.c ****   while (*s) {
 244              		.loc 1 49 10 is_stmt 0 view .LVU61
 245 000e 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
  49:Core/Src/swo.c ****   while (*s) {
 246              		.loc 1 49 9 view .LVU62
 247 0010 0028     		cmp	r0, #0
 248 0012 F9D1     		bne	.L16
 249              	.L13:
  51:Core/Src/swo.c ****   }
  52:Core/Src/swo.c **** }
 250              		.loc 1 52 1 view .LVU63
 251 0014 10BD     		pop	{r4, pc}
 252              		.loc 1 52 1 view .LVU64
 253              		.cfi_endproc
 254              	.LFE150:
 256              		.section	.text.SWO_Printf,"ax",%progbits
 257              		.align	1
 258              		.global	SWO_Printf
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 262              		.fpu fpv5-d16
 264              	SWO_Printf:
 265              	.LVL12:
 266              	.LFB151:
  53:Core/Src/swo.c **** 
  54:Core/Src/swo.c **** int SWO_Printf(const char *fmt, ...)
  55:Core/Src/swo.c **** {
 267              		.loc 1 55 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 4, pretend = 16, frame = 264
 270              		@ frame_needed = 0, uses_anonymous_args = 1
 271              		.loc 1 55 1 is_stmt 0 view .LVU66
 272 0000 0FB4     		push	{r0, r1, r2, r3}
 273              	.LCFI3:
 274              		.cfi_def_cfa_offset 16
 275              		.cfi_offset 0, -16
 276              		.cfi_offset 1, -12
 277              		.cfi_offset 2, -8
 278              		.cfi_offset 3, -4
 279 0002 30B5     		push	{r4, r5, lr}
 280              	.LCFI4:
 281              		.cfi_def_cfa_offset 28
 282              		.cfi_offset 4, -28
 283              		.cfi_offset 5, -24
 284              		.cfi_offset 14, -20
 285 0004 C3B0     		sub	sp, sp, #268
 286              	.LCFI5:
 287              		.cfi_def_cfa_offset 296
 288 0006 46AB     		add	r3, sp, #280
 289 0008 53F8042B 		ldr	r2, [r3], #4
  56:Core/Src/swo.c ****   char buf[256];
ARM GAS  /tmp/ccDE9ekK.s 			page 7


 290              		.loc 1 56 3 is_stmt 1 view .LVU67
  57:Core/Src/swo.c ****   va_list ap;
 291              		.loc 1 57 3 view .LVU68
  58:Core/Src/swo.c ****   va_start(ap, fmt);
 292              		.loc 1 58 3 view .LVU69
 293 000c 0193     		str	r3, [sp, #4]
  59:Core/Src/swo.c ****   int n = vsnprintf(buf, sizeof(buf), fmt, ap);
 294              		.loc 1 59 3 view .LVU70
 295              		.loc 1 59 11 is_stmt 0 view .LVU71
 296 000e 4FF48071 		mov	r1, #256
 297 0012 02A8     		add	r0, sp, #8
 298 0014 FFF7FEFF 		bl	vsnprintf
 299              	.LVL13:
  60:Core/Src/swo.c ****   va_end(ap);
 300              		.loc 1 60 3 is_stmt 1 view .LVU72
  61:Core/Src/swo.c ****   if (n > 0) {
 301              		.loc 1 61 3 view .LVU73
 302              		.loc 1 61 6 is_stmt 0 view .LVU74
 303 0018 051E     		subs	r5, r0, #0
 304 001a 0DDD     		ble	.L18
  62:Core/Src/swo.c ****     if (n > (int)sizeof(buf)) {
 305              		.loc 1 62 5 is_stmt 1 view .LVU75
 306              		.loc 1 62 8 is_stmt 0 view .LVU76
 307 001c B5F5807F 		cmp	r5, #256
 308 0020 01DD     		ble	.L20
  63:Core/Src/swo.c ****       n = sizeof(buf);
 309              		.loc 1 63 9 view .LVU77
 310 0022 4FF48075 		mov	r5, #256
 311              	.L20:
 312              	.LVL14:
  64:Core/Src/swo.c ****     }
  65:Core/Src/swo.c ****     for (int i = 0; i < n; ++i) {
 313              		.loc 1 65 5 is_stmt 1 view .LVU78
 314              	.LBB2:
 315              		.loc 1 65 10 view .LVU79
 316              		.loc 1 65 14 is_stmt 0 view .LVU80
 317 0026 0024     		movs	r4, #0
 318              		.loc 1 65 5 view .LVU81
 319 0028 04E0     		b	.L21
 320              	.LVL15:
 321              	.L22:
  66:Core/Src/swo.c ****       SWO_WriteChar(buf[i]);
 322              		.loc 1 66 7 is_stmt 1 discriminator 3 view .LVU82
 323 002a 02AB     		add	r3, sp, #8
 324 002c 185D     		ldrb	r0, [r3, r4]	@ zero_extendqisi2
 325 002e FFF7FEFF 		bl	SWO_WriteChar
 326              	.LVL16:
  65:Core/Src/swo.c ****       SWO_WriteChar(buf[i]);
 327              		.loc 1 65 28 discriminator 3 view .LVU83
 328 0032 0134     		adds	r4, r4, #1
 329              	.LVL17:
 330              	.L21:
  65:Core/Src/swo.c ****       SWO_WriteChar(buf[i]);
 331              		.loc 1 65 21 discriminator 1 view .LVU84
  65:Core/Src/swo.c ****       SWO_WriteChar(buf[i]);
 332              		.loc 1 65 5 is_stmt 0 discriminator 1 view .LVU85
 333 0034 A542     		cmp	r5, r4
ARM GAS  /tmp/ccDE9ekK.s 			page 8


 334 0036 F8DC     		bgt	.L22
 335              	.LVL18:
 336              	.L18:
  65:Core/Src/swo.c ****       SWO_WriteChar(buf[i]);
 337              		.loc 1 65 5 discriminator 1 view .LVU86
 338              	.LBE2:
  67:Core/Src/swo.c ****     }
  68:Core/Src/swo.c ****   }
  69:Core/Src/swo.c ****   return n;
  70:Core/Src/swo.c **** }
 339              		.loc 1 70 1 view .LVU87
 340 0038 2846     		mov	r0, r5
 341 003a 43B0     		add	sp, sp, #268
 342              	.LCFI6:
 343              		.cfi_def_cfa_offset 28
 344              		@ sp needed
 345 003c BDE83040 		pop	{r4, r5, lr}
 346              	.LCFI7:
 347              		.cfi_restore 14
 348              		.cfi_restore 5
 349              		.cfi_restore 4
 350              		.cfi_def_cfa_offset 16
 351              	.LVL19:
 352              		.loc 1 70 1 view .LVU88
 353 0040 04B0     		add	sp, sp, #16
 354              	.LCFI8:
 355              		.cfi_restore 3
 356              		.cfi_restore 2
 357              		.cfi_restore 1
 358              		.cfi_restore 0
 359              		.cfi_def_cfa_offset 0
 360 0042 7047     		bx	lr
 361              		.cfi_endproc
 362              	.LFE151:
 364              		.section	.text.__io_putchar,"ax",%progbits
 365              		.align	1
 366              		.global	__io_putchar
 367              		.syntax unified
 368              		.thumb
 369              		.thumb_func
 370              		.fpu fpv5-d16
 372              	__io_putchar:
 373              	.LVL20:
 374              	.LFB152:
  71:Core/Src/swo.c **** 
  72:Core/Src/swo.c **** int __io_putchar(int ch)
  73:Core/Src/swo.c **** {
 375              		.loc 1 73 1 is_stmt 1 view -0
 376              		.cfi_startproc
 377              		@ args = 0, pretend = 0, frame = 0
 378              		@ frame_needed = 0, uses_anonymous_args = 0
 379              		.loc 1 73 1 is_stmt 0 view .LVU90
 380 0000 10B5     		push	{r4, lr}
 381              	.LCFI9:
 382              		.cfi_def_cfa_offset 8
 383              		.cfi_offset 4, -8
 384              		.cfi_offset 14, -4
ARM GAS  /tmp/ccDE9ekK.s 			page 9


 385 0002 0446     		mov	r4, r0
  74:Core/Src/swo.c ****   if (Debug_IsConnected()) {
 386              		.loc 1 74 3 is_stmt 1 view .LVU91
 387              		.loc 1 74 7 is_stmt 0 view .LVU92
 388 0004 FFF7FEFF 		bl	Debug_IsConnected
 389              	.LVL21:
 390              		.loc 1 74 6 view .LVU93
 391 0008 08B9     		cbnz	r0, .L28
 392              	.L26:
  75:Core/Src/swo.c ****     SWO_WriteChar(ch);
  76:Core/Src/swo.c ****   }
  77:Core/Src/swo.c ****   return ch;
 393              		.loc 1 77 3 is_stmt 1 view .LVU94
  78:Core/Src/swo.c **** }
 394              		.loc 1 78 1 is_stmt 0 view .LVU95
 395 000a 2046     		mov	r0, r4
 396 000c 10BD     		pop	{r4, pc}
 397              	.LVL22:
 398              	.L28:
  75:Core/Src/swo.c ****     SWO_WriteChar(ch);
 399              		.loc 1 75 5 is_stmt 1 view .LVU96
 400 000e 2046     		mov	r0, r4
 401 0010 FFF7FEFF 		bl	SWO_WriteChar
 402              	.LVL23:
 403 0014 F9E7     		b	.L26
 404              		.cfi_endproc
 405              	.LFE152:
 407              		.text
 408              	.Letext0:
 409              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 410              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdarg.h"
 411              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 412              		.file 5 "<built-in>"
 413              		.file 6 "/usr/include/newlib/stdio.h"
ARM GAS  /tmp/ccDE9ekK.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 swo.c
     /tmp/ccDE9ekK.s:17     .text.Debug_IsConnected:0000000000000000 $t
     /tmp/ccDE9ekK.s:25     .text.Debug_IsConnected:0000000000000000 Debug_IsConnected
     /tmp/ccDE9ekK.s:44     .text.Debug_IsConnected:000000000000000c $d
     /tmp/ccDE9ekK.s:49     .text.SWO_Init:0000000000000000 $t
     /tmp/ccDE9ekK.s:56     .text.SWO_Init:0000000000000000 SWO_Init
     /tmp/ccDE9ekK.s:144    .text.SWO_Init:000000000000006c $d
     /tmp/ccDE9ekK.s:153    .text.SWO_WriteChar:0000000000000000 $t
     /tmp/ccDE9ekK.s:160    .text.SWO_WriteChar:0000000000000000 SWO_WriteChar
     /tmp/ccDE9ekK.s:208    .text.SWO_Print:0000000000000000 $t
     /tmp/ccDE9ekK.s:215    .text.SWO_Print:0000000000000000 SWO_Print
     /tmp/ccDE9ekK.s:257    .text.SWO_Printf:0000000000000000 $t
     /tmp/ccDE9ekK.s:264    .text.SWO_Printf:0000000000000000 SWO_Printf
     /tmp/ccDE9ekK.s:365    .text.__io_putchar:0000000000000000 $t
     /tmp/ccDE9ekK.s:372    .text.__io_putchar:0000000000000000 __io_putchar

UNDEFINED SYMBOLS
vsnprintf
