ckid0_0:@|S:U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_clkdiv.CDIVX@|E:U1_CORE.U1_PCIE\.U1_E5.U2_PHY.count_ms[16:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0
ckid0_1:@|S:U1_CORE.U3_CLK.U1_PLL\.PLL_E5.PLLInst_0.CLKOS2@|E:U1_CORE.U7_CFI.U7_CDC_CTL.s_cdc_sync[7:0]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1
ckid0_4:@|S:U1_CORE.U3_CLK.s_rtl_xclk.Q[0]@|E:U1_CORE.U4_UART.U1_UART\.1\.U_16550.U1_UART.U2_RX.s_rx_timer[5:0]@|F:@syn_dgcc_clockid0_4==1@|M:ClockId_0_4
ckid0_6:@|S:U1_CORE.U3_CLK.U1_PLL\.PLL_E5.PLLInst_0.CLKOS@|E:U1_CORE.U3_CLK.s_rtl_xclk@|F:@syn_dgcc_clockid0_6==1@|M:ClockId_0_6
ckid0_8:@|S:U1_CORE.U1_PCIE\.U1_E5.U3_REFCLK.EXTREF0_inst.REFCLKO@|E:U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_rsl_inst.cnt[31:0]@|F:@syn_dgcc_clockid0_8==1@|M:ClockId_0_8
ckid0_9:@|S:U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.DCU0_inst.CH0_FF_TX_PCLK@|E:U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.sll_inst.pcount_diff[21:0]@|F:@syn_dgcc_clockid0_9==1@|M:ClockId_0_9
ckid0_10:@|S:U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_clkdiv.CDIV1@|E:U1_CORE.U1_PCIE\.U1_E5.U2_PHY.cs_reqdet_sm[1]@|F:@syn_dgcc_clockid0_10==1@|M:ClockId_0_10
ckid0_11:@|S:U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pcs_top_0.rx_pclk@|E:U1_CORE.U1_PCIE\.U1_E5.U2_PHY.pipe_top_0.RxValid_chx_reg@|F:@syn_dgcc_clockid0_11==1@|M:ClockId_0_11
