module wait_time(clk,reset,start,s,m,flag);
input clk,reset,start; 
output reg  [7:0]s;
output reg  [3:0]m;
output reg flag;
always @(posedge clk)begin
	if(!reset) begin
		s<=8'd0;
		m<=8'd0;
	end
	else if(!start) begin
		if(s[0:3]==9)begin
			s[0:3]<=4'd0;
			if(s[4:7]==5)begin
				s[4:7]<=4'd0;
				if(m[0:3]==9)begin
					m[0:3]<=4'd0;
				end
				else m[0:3]<=m[0:3]+4'd1;
			end
			else s[4:7]<=s[4:7]+4'd1;
	   end
	   else s[0:3]<=s[0:3]+4'd1;
	end
end
always @(posedge clk)begin
	if((m[3:0]>4'd4)&&s([7:0]==8'd0))
		flag<=0;
end
endmodule



	