Flow report for actividad04
Sun Feb 16 12:38:31 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------+
; Flow Summary                                                        ;
+-----------------------+---------------------------------------------+
; Flow Status           ; Successful - Sun Feb 16 12:38:31 2020       ;
; Quartus Prime Version ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name         ; actividad04                                 ;
; Top-level Entity Name ; adder8B                                     ;
; Family                ; MAX V                                       ;
; Total logic elements  ; 16 / 40 ( 40 % )                            ;
; Total pins            ; 26 / 54 ( 48 % )                            ;
; Total virtual pins    ; 0                                           ;
; UFM blocks            ; 0 / 1 ( 0 % )                               ;
; Device                ; 5M40ZE64C4                                  ;
; Timing Models         ; Final                                       ;
+-----------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/16/2020 12:32:28 ;
; Main task         ; Compilation         ;
; Revision Name     ; actividad04         ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                    ;
+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                 ; Value                           ; Default Value ; Entity Name ; Section Id                        ;
+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID           ; 193904264866843.158187794703842 ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                             ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT          ; Verilog Hdl                     ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL             ; ModelSim-Altera (Verilog)       ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                  ; 1 ps                            ; --            ; --          ; eda_simulation                    ;
; PROJECT_OUTPUT_DIRECTORY        ; output_files                    ; --            ; --          ; --                                ;
; TOP_LEVEL_ENTITY                ; adder8B                         ; actividad04   ; --          ; --                                ;
+---------------------------------+---------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:12     ; 1.0                     ; 902 MB              ; 00:00:29                           ;
; Fitter               ; 00:00:02     ; 1.0                     ; 1083 MB             ; 00:00:02                           ;
; Assembler            ; 00:00:01     ; 1.0                     ; 811 MB              ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 731 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 1034 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 1029 MB             ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 1033 MB             ; 00:00:00                           ;
; Total                ; 00:00:18     ; --                      ; --                  ; 00:00:33                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+-------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                           ;
+----------------------+---------------------------+----------+------------+----------------+
; Module Name          ; Machine Hostname          ; OS Name  ; OS Version ; Processor type ;
+----------------------+---------------------------+----------+------------+----------------+
; Analysis & Synthesis ; jorozco-HP-ProBook-440-G3 ; KDE neon ; 5          ; x86_64         ;
; Fitter               ; jorozco-HP-ProBook-440-G3 ; KDE neon ; 5          ; x86_64         ;
; Assembler            ; jorozco-HP-ProBook-440-G3 ; KDE neon ; 5          ; x86_64         ;
; Timing Analyzer      ; jorozco-HP-ProBook-440-G3 ; KDE neon ; 5          ; x86_64         ;
; EDA Netlist Writer   ; jorozco-HP-ProBook-440-G3 ; KDE neon ; 5          ; x86_64         ;
; EDA Netlist Writer   ; jorozco-HP-ProBook-440-G3 ; KDE neon ; 5          ; x86_64         ;
; EDA Netlist Writer   ; jorozco-HP-ProBook-440-G3 ; KDE neon ; 5          ; x86_64         ;
+----------------------+---------------------------+----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off actividad04 -c actividad04
quartus_fit --read_settings_files=off --write_settings_files=off actividad04 -c actividad04
quartus_asm --read_settings_files=off --write_settings_files=off actividad04 -c actividad04
quartus_sta actividad04 -c actividad04
quartus_eda --read_settings_files=off --write_settings_files=off actividad04 -c actividad04
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off actividad04 -c actividad04 --vector_source=/home/jorozco/Documentos/semArq/actividad04/adder8B.vwf --testbench_file=/home/jorozco/Documentos/semArq/actividad04/simulation/qsim/adder8B.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/jorozco/Documentos/semArq/actividad04/simulation/qsim/ actividad04 -c actividad04



