<inh f='tvm/include/tvm/tir/stmt_functor.h' l='314' c='tvm::tir::StmtExprMutator'/>
<def f='tvm/src/arith/ir_mutator_with_analyzer.h' l='44' ll='66'/>
<ovr f='tvm/src/arith/rewrite_simplify.h' l='47' c='tvm::arith::RewriteSimplifier::Impl'/>
<use f='tvm/src/arith/rewrite_simplify.h' l='47'/>
<use f='tvm/src/arith/rewrite_simplify.h' l='51' c='_ZN3tvm5arith17RewriteSimplifier4ImplC1EPNS0_8AnalyzerE'/>
<size>32</size>
<doc f='tvm/src/arith/ir_mutator_with_analyzer.h' l='35'>/*!
 * \brief IRMutator with an analyzer context.
 *
 * This class can sub-classed by ir mutators that need an analyzer.
 * It will populates scope-related info such as bounds of loop-variables and constraints
 * for the analyzer, so that the child class can do accurate context-dependent analysis.
 *
 * \sa src/arithmetic/ir_mutator_with_analyzer.cc
 */</doc>
<fun r='_ZN3tvm5arith21IRMutatorWithAnalyzerC1EPNS0_8AnalyzerE'/>
<fun r='_ZN3tvm5arith21IRMutatorWithAnalyzer10VisitStmt_EPKNS_3tir7ForNodeE'/>
<fun r='_ZN3tvm5arith21IRMutatorWithAnalyzer10VisitStmt_EPKNS_3tir9BlockNodeE'/>
<fun r='_ZN3tvm5arith21IRMutatorWithAnalyzer10VisitStmt_EPKNS_3tir11LetStmtNodeE'/>
<fun r='_ZN3tvm5arith21IRMutatorWithAnalyzer10VisitStmt_EPKNS_3tir14IfThenElseNodeE'/>
<fun r='_ZN3tvm5arith21IRMutatorWithAnalyzer10VisitStmt_EPKNS_3tir12AttrStmtNodeE'/>
<fun r='_ZN3tvm5arith21IRMutatorWithAnalyzer10VisitStmt_EPKNS_3tir14AssertStmtNodeE'/>
<fun r='_ZN3tvm5arith21IRMutatorWithAnalyzer10VisitExpr_EPKNS_3tir7LetNodeE'/>
<fun r='_ZN3tvm5arith21IRMutatorWithAnalyzer10VisitExpr_EPKNS_3tir10SelectNodeE'/>
<fun r='_ZN3tvm5arith21IRMutatorWithAnalyzer10VisitExpr_EPKNS_3tir8CallNodeE'/>
<fun r='_ZN3tvm5arith21IRMutatorWithAnalyzer10VisitExpr_EPKNS_3tir10ReduceNodeE'/>
<mbr r='tvm::arith::IRMutatorWithAnalyzer::analyzer_' o='192' t='tvm::arith::Analyzer *'/>
<ovr f='tvm/src/tir/schedule/transform.h' l='208' c='tvm::tir::BlockBufferAccessSimplifier'/>
<use f='tvm/src/tir/schedule/transform.h' l='208'/>
<use f='tvm/src/tir/schedule/transform.h' l='223' c='_ZN3tvm3tir27BlockBufferAccessSimplifierC1EPNS_5arith8AnalyzerE'/>
<size>32</size>
<ovr f='tvm/src/tir/analysis/control_flow_graph.cc' l='150' c='tvm::tir::BufferConstraintApply'/>
<use f='tvm/src/tir/analysis/control_flow_graph.cc' l='150'/>
<use f='tvm/src/tir/analysis/control_flow_graph.cc' l='152'/>
<ovr f='tvm/src/tir/analysis/control_flow_graph.cc' l='1118' c='tvm::tir::BufferRegionValueReplacer'/>
<use f='tvm/src/tir/analysis/control_flow_graph.cc' l='1118'/>
<use f='tvm/src/tir/analysis/control_flow_graph.cc' l='1133'/>
<size>32</size>
<ovr f='tvm/src/tir/schedule/primitive/layout_transformation.cc' l='705' c='tvm::tir::TransformLayoutRewriter'/>
<use f='tvm/src/tir/schedule/primitive/layout_transformation.cc' l='705'/>
<use f='tvm/src/tir/schedule/primitive/layout_transformation.cc' l='751' c='_ZN3tvm3tir23TransformLayoutRewriterC1ERKNS0_6BufferES4_RKNS0_8IndexMapERKSt7variantIJNS0_22TransformLayoutPlanner12ProloguePlanENS9_15ReplacementPlan13586267'/>
<use f='tvm/src/tir/schedule/primitive/layout_transformation.cc' l='769'/>
<size>32</size>
<ovr f='tvm/src/tir/transforms/hoist_expression.cc' l='423' c='tvm::tir::ExpressionHoister'/>
<use f='tvm/src/tir/transforms/hoist_expression.cc' l='423'/>
<use f='tvm/src/tir/transforms/hoist_expression.cc' l='436'/>
<size>32</size>
<ovr f='tvm/src/tir/transforms/inject_virtual_thread.cc' l='185' c='tvm::tir::VTInjector'/>
<use f='tvm/src/tir/transforms/inject_virtual_thread.cc' l='185'/>
<use f='tvm/src/tir/transforms/inject_virtual_thread.cc' l='193' c='_ZN3tvm3tir10VTInjectorC1EPNS_5arith8AnalyzerENS0_3VarEiRKSt13unordered_setIPKNS0_7VarNodeESt4hashIS9_ESt8equal_toIS9_ESaIS9_EEb'/>
<ovr f='tvm/src/tir/transforms/inject_virtual_thread.cc' l='505' c='tvm::tir::VirtualThreadInjector'/>
<use f='tvm/src/tir/transforms/inject_virtual_thread.cc' l='505'/>
<size>32</size>
<ovr f='tvm/src/tir/transforms/lower_intrin.cc' l='38' c='tvm::tir::IntrinInjecter'/>
<use f='tvm/src/tir/transforms/lower_intrin.cc' l='38'/>
<use f='tvm/src/tir/transforms/lower_intrin.cc' l='45' c='_ZN3tvm3tir14IntrinInjecterC1EPNS_5arith8AnalyzerENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESA_'/>
<size>32</size>
<ovr f='tvm/src/tir/transforms/reduce_branching_through_overcompute.cc' l='99' c='tvm::tir::BranchReducer'/>
<use f='tvm/src/tir/transforms/reduce_branching_through_overcompute.cc' l='99'/>
<use f='tvm/src/tir/transforms/reduce_branching_through_overcompute.cc' l='108'/>
<size>32</size>
<ovr f='tvm/src/tir/transforms/remove_no_op.cc' l='64' c='tvm::tir::NoOpRemover'/>
<use f='tvm/src/tir/transforms/remove_no_op.cc' l='64'/>
<use f='tvm/src/tir/transforms/remove_no_op.cc' l='73'/>
<size>32</size>
<ovr f='tvm/src/tir/transforms/renormalize_split_pattern.cc' l='51' c='tvm::tir::SplitPatternReNormalizer'/>
<use f='tvm/src/tir/transforms/renormalize_split_pattern.cc' l='51'/>
<use f='tvm/src/tir/transforms/renormalize_split_pattern.cc' l='53' c='_ZN3tvm3tir24SplitPatternReNormalizerC1EPNS_5arith8AnalyzerE'/>
<size>32</size>
<ovr f='tvm/src/tir/transforms/simplify.cc' l='102' c='tvm::arith::StmtSimplifier'/>
<use f='tvm/src/tir/transforms/simplify.cc' l='102'/>
<use f='tvm/src/tir/transforms/simplify.cc' l='120' c='_ZN3tvm5arith14StmtSimplifierC1EPNS0_8AnalyzerENS0_14SimplifyConfigESt8optionalINS_3tir16ControlFlowGraphEE'/>
<use f='tvm/src/tir/transforms/simplify.cc' l='122'/>
<size>32</size>
