// Seed: 3297689713
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 id_5;
  module_2();
  assign id_5 = id_3 == id_4;
  wire id_6;
endmodule
module module_1;
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2
  );
  wire id_3;
  wire id_4;
  wire id_5, id_6;
  tri0 id_7 = id_1 ? 1 : 1'h0 ^ 1;
  wire id_8;
endmodule
module module_2;
  assign id_1 = 1 ? id_1 : 1'b0;
endmodule
