;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP 12, #10
	JMP 12, #10
	JMP @12, #200
	SUB 12, @10
	MOV 215, 31
	MOV 215, 31
	SUB #12, @200
	MOV 215, 31
	SUB #12, @200
	JMP 12, #10
	SUB #12, @200
	JMP 12, #10
	JMP 0, -75
	JMP @12, #200
	JMP 12, #10
	JMP <121, #103
	JMP 12, #10
	ADD <300, 90
	JMP 12, #10
	ADD <300, 90
	SUB 12, @10
	JMP 12, #10
	SUB 12, @-10
	SUB #12, @200
	SUB #12, @200
	JMN @312, #507
	JMP 12, #10
	SUB 12, @10
	DJN -1, @-20
	JMP 12, #10
	MOV -7, <-20
	SUB #12, @200
	MOV -7, <-20
	CMP -207, <-126
	SUB @121, 106
	JMP 12, #10
	SUB #512, @280
	JMP 12, #10
	JMN -1, @-20
	JMP <121, 106
	JMN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	ADD #472, @410
	CMP -207, <-126
